
---------- Begin Simulation Statistics ----------
final_tick                                 1168043200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 170256                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408884                       # Number of bytes of host memory used
host_op_rate                                   299902                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.21                       # Real time elapsed on the host
host_tick_rate                               88420727                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2249076                       # Number of instructions simulated
sim_ops                                       3961716                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001168                       # Number of seconds simulated
sim_ticks                                  1168043200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               483776                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 27                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             26357                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            508716                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             262823                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          483776                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           220953                       # Number of indirect misses.
system.cpu.branchPred.lookups                  545074                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   16259                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13994                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2545062                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2014008                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             26481                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     391728                       # Number of branches committed
system.cpu.commit.bw_lim_events                664243                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             857                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          934478                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2249076                       # Number of instructions committed
system.cpu.commit.committedOps                3961716                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2493702                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.588689                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.733547                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1203705     48.27%     48.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       195442      7.84%     56.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       181634      7.28%     63.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       248678      9.97%     73.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       664243     26.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2493702                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75825                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                14463                       # Number of function calls committed.
system.cpu.commit.int_insts                   3905599                       # Number of committed integer instructions.
system.cpu.commit.loads                        558395                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20808      0.53%      0.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3098976     78.22%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             654      0.02%     78.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38063      0.96%     79.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.08%     79.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.16%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11415      0.29%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.31%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.17%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1273      0.03%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          538507     13.59%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         189766      4.79%     99.18% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.50%     99.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.32%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3961716                       # Class of committed instruction
system.cpu.commit.refs                         760660                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2249076                       # Number of Instructions Simulated
system.cpu.committedOps                       3961716                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.298359                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.298359                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8019                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33653                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48861                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4651                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1036470                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5129101                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   335732                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1262617                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  26543                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88260                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      645342                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2126                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      222314                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           148                       # TLB misses on write requests
system.cpu.fetch.Branches                      545074                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    276875                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2348722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5685                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        3052710                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  135                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           972                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   53086                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.186662                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             373214                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             279082                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045410                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2749622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.970128                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.926638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1276737     46.43%     46.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83231      3.03%     49.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    67141      2.44%     51.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    90457      3.29%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1232056     44.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2749622                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    122889                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    67768                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    236872800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    236872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    236872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    236872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    236872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    236872400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8565600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       601600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       601600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4502800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4488800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4690400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4704000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     88366800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     88383200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     88429600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     88342400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1812682000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          170487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31135                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   423702                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.548008                       # Inst execution rate
system.cpu.iew.exec_refs                       869182                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     222299                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  704614                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                681560                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1462                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               595                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               235149                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4896156                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                646883                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             38910                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4520353                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3300                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9157                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  26543                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15337                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40955                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          286                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       123163                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32883                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             72                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22636                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8499                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6161273                       # num instructions consuming a value
system.cpu.iew.wb_count                       4496701                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573847                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3535626                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.539909                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4504479                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6992691                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3859385                       # number of integer regfile writes
system.cpu.ipc                               0.770203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.770203                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27558      0.60%      0.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3553088     77.93%     78.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  678      0.01%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42150      0.92%     79.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4574      0.10%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1446      0.03%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6979      0.15%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15130      0.33%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14180      0.31%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7300      0.16%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2376      0.05%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               632310     13.87%     94.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              211756      4.64%     99.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26004      0.57%     99.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13737      0.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4559266                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92809                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186975                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89166                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             135901                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4438899                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           11700661                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4407535                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5694755                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4893705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4559266                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2451                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          934429                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19485                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1594                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1392363                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2749622                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.658143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.668897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1207306     43.91%     43.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              191994      6.98%     50.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              329586     11.99%     62.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              374844     13.63%     76.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              645892     23.49%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2749622                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.561334                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      277019                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           406                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13513                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5485                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               681560                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              235149                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1752988                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2920109                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     82                       # Number of system calls
system.cpu.rename.BlockCycles                  849887                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5287233                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               27                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  42924                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   386806                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16592                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4570                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13144475                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5046344                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6744746                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1291574                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76020                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  26543                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                172390                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1457490                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160121                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7990062                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22422                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1005                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    200054                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1067                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6725653                       # The number of ROB reads
system.cpu.rob.rob_writes                    10049281                       # The number of ROB writes
system.cpu.timesIdled                            1745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          430                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38786                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              431                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          640                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            640                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage               92                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23062                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1346                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8123                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1317                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1317                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12276                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36655                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       956096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       956096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  956096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13593                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13593    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13593                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11399008                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29509892                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17992                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4139                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24171                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                937                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2041                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2041                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17992                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9075                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49742                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58817                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       198976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1261760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1460736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10496                       # Total snoops (count)
system.l2bus.snoopTraffic                       86272                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30527                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014872                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121313                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30074     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      452      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30527                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20307198                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19170364                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3733599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       273029                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           273029                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       273029                       # number of overall hits
system.cpu.icache.overall_hits::total          273029                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3846                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3846                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3846                       # number of overall misses
system.cpu.icache.overall_misses::total          3846                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    186302399                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186302399                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186302399                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186302399                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       276875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       276875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       276875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       276875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013891                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013891                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013891                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013891                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48440.561362                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48440.561362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48440.561362                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48440.561362                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          261                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          735                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          735                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          735                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          735                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3111                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3111                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3111                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3111                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    150008799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    150008799                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    150008799                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    150008799                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011236                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011236                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011236                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011236                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48218.836066                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48218.836066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48218.836066                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48218.836066                       # average overall mshr miss latency
system.cpu.icache.replacements                   2855                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       273029                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          273029                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3846                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3846                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186302399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186302399                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       276875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       276875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013891                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48440.561362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48440.561362                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3111                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    150008799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    150008799                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011236                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48218.836066                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48218.836066                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.650233                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              243040                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2855                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.127846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.650233                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990821                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            556861                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           556861                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       770624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           770624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       770624                       # number of overall hits
system.cpu.dcache.overall_hits::total          770624                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34832                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34832                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34832                       # number of overall misses
system.cpu.dcache.overall_misses::total         34832                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1681913200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1681913200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1681913200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1681913200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       805456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       805456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       805456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       805456                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48286.437758                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48286.437758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48286.437758                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48286.437758                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27625                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               719                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.421419                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1761                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2793                       # number of writebacks
system.cpu.dcache.writebacks::total              2793                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22248                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4338                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16922                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    574880400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    574880400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    574880400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251099045                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    825979445                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021009                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45683.439288                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45683.439288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45683.439288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57883.597280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48810.982449                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15898                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       570426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          570426                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1578576400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1578576400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       603181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       603181                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.054304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48193.448328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48193.448328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22212                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474345200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474345200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44991.482500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44991.482500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       200198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         200198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103336800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103336800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       202275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       202275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010268                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49752.912855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49752.912855                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2041                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    100535200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    100535200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010090                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49257.814797                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49257.814797                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4338                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4338                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251099045                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251099045                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57883.597280                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57883.597280                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           980.233990                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              638298                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.149579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.778272                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   230.455718                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.732205                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.225054                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.957260                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          603                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.173828                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1627834                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1627834                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1093                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5012                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          865                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6970                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1093                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5012                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          865                       # number of overall hits
system.l2cache.overall_hits::total               6970                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2016                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7572                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3473                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13061                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2016                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7572                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3473                       # number of overall misses
system.l2cache.overall_misses::total            13061                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    137058800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    517369600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241473630                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    895902030                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    137058800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    517369600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241473630                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    895902030                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3109                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12584                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4338                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20031                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3109                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12584                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4338                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20031                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.648440                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.601716                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800599                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.652039                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.648440                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.601716                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800599                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.652039                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67985.515873                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68326.677232                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69528.830982                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68593.678126                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67985.515873                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68326.677232                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69528.830982                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68593.678126                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1346                       # number of writebacks
system.l2cache.writebacks::total                 1346                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             17                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            17                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2016                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7565                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3463                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13044                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2016                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7565                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3463                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          549                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13593                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120930800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    456574800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213411639                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    790917239                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120930800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    456574800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213411639                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32616296                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    823533535                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.648440                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.601160                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.798294                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.651191                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.648440                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.601160                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.798294                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.678598                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59985.515873                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60353.575677                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61626.231302                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60634.562941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59985.515873                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60353.575677                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61626.231302                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59410.375228                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60585.119915                       # average overall mshr miss latency
system.l2cache.replacements                      9557                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2793                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2793                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          343                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          549                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32616296                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32616296                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59410.375228                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59410.375228                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          724                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              724                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1317                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     91944000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     91944000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2041                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2041                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.645272                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.645272                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69813.211845                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69813.211845                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1317                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81408000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81408000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.645272                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.645272                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61813.211845                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61813.211845                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1093                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4288                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          865                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6246                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2016                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6255                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3473                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11744                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    137058800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425425600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241473630                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    803958030                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3109                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10543                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4338                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17990                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.648440                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.593285                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800599                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.652807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67985.515873                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68013.685052                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69528.830982                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68456.916723                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           17                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2016                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3463                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11727                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120930800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375166800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213411639                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    709509239                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.648440                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592621                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.798294                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.651862                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59985.515873                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60045.902689                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61626.231302                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60502.194849                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3737.744567                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26264                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9557                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.748143                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.922797                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   333.651142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2318.133724                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   932.726825                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   138.310080                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003643                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.081458                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.565951                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.227717                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.912535                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1103                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2993                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           29                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1067                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2497                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.269287                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.730713                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               323781                       # Number of tag accesses
system.l2cache.tags.data_accesses              323781                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1168043200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        35136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              869952                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129024                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86144                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86144                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2016                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7565                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3463                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          549                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13593                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1346                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1346                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          110461668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          414505217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    189746407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30081079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              744794371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     110461668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         110461668                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        73750697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              73750697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        73750697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         110461668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         414505217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    189746407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30081079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             818545068                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                15301530800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 337976                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409908                       # Number of bytes of host memory used
host_op_rate                                   535165                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.44                       # Real time elapsed on the host
host_tick_rate                               68131492                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70111232                       # Number of instructions simulated
sim_ops                                     111016968                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014133                       # Number of seconds simulated
sim_ticks                                 14133487600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2199380                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             97176                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           6773469                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             548774                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2199380                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1650606                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6784849                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5654                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37411                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 130949921                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50979894                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             97176                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    6564168                       # Number of branches committed
system.cpu.commit.bw_lim_events              23092820                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1941029                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             67862156                       # Number of instructions committed
system.cpu.commit.committedOps              107055252                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     34815063                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.074969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.363036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       350979      1.01%      1.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      9597998     27.57%     28.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       233824      0.67%     29.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1539442      4.42%     33.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     23092820     66.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     34815063                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                 104098753                       # Number of committed integer instructions.
system.cpu.commit.loads                       9488163                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      2956335      2.76%      2.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         91669515     85.63%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         9488041      8.86%     97.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2940877      2.75%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         107055252                       # Class of committed instruction
system.cpu.commit.refs                       12429112                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    67862156                       # Number of Instructions Simulated
system.cpu.committedOps                     107055252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.520669                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.520669                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           59                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           80                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                420867                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              110089081                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  5815744                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  28893324                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  97255                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                103802                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     9563137                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2940988                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     6784849                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4859365                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      30315163                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 27387                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       69971089                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  194510                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.192022                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4918574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             554428                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.980292                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           35330992                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.129887                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.566716                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6146190     17.40%     17.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1081270      3.06%     20.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1244274      3.52%     23.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   424844      1.20%     25.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 26434414     74.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             35330992                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       851                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      529                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   6170531600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   6170532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   6170532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   6170532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   6170532000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   6170531600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        31600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        32000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        32800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   1227190400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   1279592800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   1223403200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   1279614000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    42033185600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2727                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               102045                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6582500                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.055380                       # Inst execution rate
system.cpu.iew.exec_refs                     12504123                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2940988                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  419674                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9672810                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2974816                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           108996282                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               9563135                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            115341                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             107957926                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  97255                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    17                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10477                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       184647                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        33868                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             79                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        74454                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27591                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 189383256                       # num instructions consuming a value
system.cpu.iew.wb_count                     107927244                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.500221                       # average fanout of values written-back
system.cpu.iew.wb_producers                  94733407                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.054511                       # insts written-back per cycle
system.cpu.iew.wb_sent                      107936546                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                178387294                       # number of integer regfile reads
system.cpu.int_regfile_writes                95426919                       # number of integer regfile writes
system.cpu.ipc                               1.920606                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.920606                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2990303      2.77%      2.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              92557980     85.64%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    74      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  56      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   41      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   90      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   94      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  38      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 60      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              9583286      8.87%     97.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2940922      2.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             218      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             73      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              108073267                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     708                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1425                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          665                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1322                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              105082256                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          251532038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    107926579                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         110936068                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  108996261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 108073267                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1941029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             55937                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4367828                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      35330992                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.058880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.977497                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              645511      1.83%      1.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2115686      5.99%      7.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5680379     16.08%     23.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12960841     36.68%     60.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            13928575     39.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        35330992                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.058644                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     4859365                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           1819455                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              339                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9672810                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2974816                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                31969077                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         35333719                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  420108                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             145219226                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    112                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5908906                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     37                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    16                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             347715012                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              109720130                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           148839717                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  28892863                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    251                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  97255                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 11570                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3620489                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1344                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        181671878                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            290                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     44847                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    120718524                       # The number of ROB reads
system.cpu.rob.rob_writes                   218508615                       # The number of ROB writes
system.cpu.timesIdled                              22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           80                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            156                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           41                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            86                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 45                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict               39                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            45                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    131                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                45                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      45    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  45                       # Request fanout histogram
system.membus.reqLayer2.occupancy               37604                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              97496                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  73                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               106                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                10                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               10                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             73                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          131                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     239                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3008                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     5312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                45                       # Total snoops (count)
system.l2bus.snoopTraffic                         128                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                128                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.062500                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.243013                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      120     93.75%     93.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                        8      6.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  128                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               48400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                72786                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               43200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4859313                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4859313                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4859313                       # number of overall hits
system.cpu.icache.overall_hits::total         4859313                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           52                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             52                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           52                       # number of overall misses
system.cpu.icache.overall_misses::total            52                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2477200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2477200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2477200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2477200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4859365                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4859365                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4859365                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4859365                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47638.461538                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47638.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47638.461538                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47638.461538                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1821200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1821200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1821200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1821200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50588.888889                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50588.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50588.888889                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50588.888889                       # average overall mshr miss latency
system.cpu.icache.replacements                     36                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4859313                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4859313                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           52                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            52                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2477200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2477200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4859365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4859365                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47638.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47638.461538                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1821200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1821200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50588.888889                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50588.888889                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.000582                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4493                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                38                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            118.236842                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.000582                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992190                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992190                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9718766                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9718766                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     12493515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12493515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12493515                       # number of overall hits
system.cpu.dcache.overall_hits::total        12493515                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           93                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             93                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           93                       # number of overall misses
system.cpu.dcache.overall_misses::total            93                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      3009600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3009600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      3009600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3009600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     12493608                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12493608                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     12493608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     12493608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000007                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000007                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32361.290323                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32361.290323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32361.290323                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32361.290323                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 5                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           10                       # number of writebacks
system.cpu.dcache.writebacks::total                10                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           41                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           41                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            6                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1365600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1365600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1365600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       169586                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1535186                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33307.317073                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33307.317073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33307.317073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28264.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32663.531915                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      9552576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9552576                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            83                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2900000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2900000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9552659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9552659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34939.759036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34939.759036                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1264000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1264000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40774.193548                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40774.193548                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2940939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2940939                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       109600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       109600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2940949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2940949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10960                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       101600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       101600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        10160                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        10160                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       169586                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       169586                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 28264.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 28264.333333                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7755                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            209.594595                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   847.000078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   176.999922                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.827149                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.172851                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          177                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          847                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          24987253                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         24987253                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  28                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 28                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            26                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                45                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           26                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            2                       # number of overall misses
system.l2cache.overall_misses::total               45                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1694000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1108400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       130396                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2932796                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1694000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1108400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       130396                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2932796                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           36                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            6                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              73                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           36                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            6                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             73                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.722222                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.548387                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.616438                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.722222                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.548387                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.616438                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65153.846154                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        65200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65198                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65173.244444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65153.846154                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        65200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65198                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65173.244444                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              2                       # number of writebacks
system.l2cache.writebacks::total                    2                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           26                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1486000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       972400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       114396                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2572796                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1486000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       972400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       114396                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2572796                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.722222                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.616438                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.722222                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.616438                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57153.846154                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        57200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57198                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57173.244444                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57153.846154                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        57200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57198                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57173.244444                       # average overall mshr miss latency
system.l2cache.replacements                        45                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           10                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           10                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data           10                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              10                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           28                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           26                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           17                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1694000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1108400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       130396                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2932796                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           73                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.722222                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.548387                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.616438                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65153.846154                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        65200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65198                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65173.244444                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           26                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           17                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1486000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       972400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       114396                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2572796                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.722222                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.548387                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.616438                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57153.846154                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        57200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57198                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57173.244444                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   45                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.977778                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           40                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1111.994824                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1853.003995                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   980.001150                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   111.000031                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.271483                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452394                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.239258                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1094                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3002                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1094                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3002                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.267090                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.732910                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1285                       # Number of tag accesses
system.l2cache.tags.data_accesses                1285                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  14133487600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1664                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          128                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              128                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   45                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             2                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   2                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             117735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              76980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher         9057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 203771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        117735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            117735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            9057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  9057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            9057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            117735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             76980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher         9057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                212828                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                15388950800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               33824581                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                 53598369                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.08                       # Real time elapsed on the host
host_tick_rate                               42042476                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    70329941                       # Number of instructions simulated
sim_ops                                     111447744                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000087                       # Number of seconds simulated
sim_ticks                                    87420000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                51299                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2618                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             48289                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              24632                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           51299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            26667                       # Number of indirect misses.
system.cpu.branchPred.lookups                   60039                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    5557                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2060                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    204004                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   107066                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2640                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      51460                       # Number of branches committed
system.cpu.commit.bw_lim_events                 78413                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           43650                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               218709                       # Number of instructions committed
system.cpu.commit.committedOps                 430776                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       190075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.266347                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.707454                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        52070     27.39%     27.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        23877     12.56%     39.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        13898      7.31%     47.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21817     11.48%     58.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        78413     41.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       190075                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 5380                       # Number of function calls committed.
system.cpu.commit.int_insts                    430289                       # Number of committed integer instructions.
system.cpu.commit.loads                         72741                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          167      0.04%      0.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           322550     74.88%     74.92% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             636      0.15%     75.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.03%     75.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.02%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.03%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.02%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.02%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.02%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.01%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           72413     16.81%     92.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          33814      7.85%     99.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.08%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            430776                       # Class of committed instruction
system.cpu.commit.refs                         106817                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      218709                       # Number of Instructions Simulated
system.cpu.committedOps                        430776                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.999273                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.999273                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           30                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           82                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          141                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            31                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 16871                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 491321                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    46295                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    134768                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2652                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2277                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       75756                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            54                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       35228                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       60039                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     40133                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        150149                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   532                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         247839                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           153                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    5304                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.274715                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              49876                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              30189                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.134015                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             202863                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.469603                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.791539                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    61331     30.23%     30.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    10166      5.01%     35.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     9404      4.64%     39.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    15831      7.80%     47.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   106131     52.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               202863                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1548                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      970                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     23019200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     23019200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     23018800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     23018800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     23018800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     23019200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       156000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       155200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        48000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        47600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     11257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     11258000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     11241600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     11247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      183716400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2850                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    53293                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.081784                       # Inst execution rate
system.cpu.iew.exec_refs                       110993                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      35227                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   12323                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 78604                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                572                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                41                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                37650                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              474415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 75766                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5183                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                454974                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2652                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    33                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2143                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         5865                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3574                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2725                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            125                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    454109                       # num instructions consuming a value
system.cpu.iew.wb_count                        453216                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.665765                       # average fanout of values written-back
system.cpu.iew.wb_producers                    302330                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.073741                       # insts written-back per cycle
system.cpu.iew.wb_sent                         453912                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   697685                       # number of integer regfile reads
system.cpu.int_regfile_writes                  364473                       # number of integer regfile writes
system.cpu.ipc                               1.000728                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.000728                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               866      0.19%      0.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                345282     75.04%     75.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  637      0.14%     75.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   141      0.03%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 127      0.03%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.02%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   53      0.01%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  144      0.03%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  114      0.02%     75.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 107      0.02%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 60      0.01%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                76232     16.57%     92.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               35452      7.70%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             475      0.10%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            352      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 460154                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1569                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3146                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1467                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2496                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 457719                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1120775                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       451749                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            515583                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     472902                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    460154                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1513                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           43650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               747                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1424                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        63966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        202863                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.268299                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.503308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               42136     20.77%     20.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23136     11.40%     32.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               35526     17.51%     49.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               42294     20.85%     70.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               59771     29.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          202863                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.105486                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       40160                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               585                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1622                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                78604                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               37650                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  219060                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           218550                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     26                       # Number of system calls
system.cpu.rename.BlockCycles                   13840                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                449246                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    306                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    48348                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    119                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    43                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1207146                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 484322                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              500471                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    134908                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    688                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2652                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1302                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    51250                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2279                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           743607                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1813                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                100                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1571                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            107                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       586088                       # The number of ROB reads
system.cpu.rob.rob_writes                      962102                       # The number of ROB writes
system.cpu.timesIdled                             250                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          610                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1221                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               38                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           13                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 4                       # Transaction distribution
system.membus.trans_dist::ReadExResp                4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           247                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   16896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               251                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     251    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 251                       # Request fanout histogram
system.membus.reqLayer2.occupancy              210816                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             539384                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 603                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            50                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               814                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            604                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1306                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          516                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1822                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    40832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               265                       # Total snoops (count)
system.l2bus.snoopTraffic                        1472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                867                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.056517                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.231050                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      818     94.35%     94.35% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      5.65%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  867                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              206400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               525575                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              526800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        87420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        39607                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            39607                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        39607                       # number of overall hits
system.cpu.icache.overall_hits::total           39607                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          526                       # number of overall misses
system.cpu.icache.overall_misses::total           526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     17943600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     17943600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     17943600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     17943600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        40133                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        40133                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        40133                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        40133                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013106                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013106                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013106                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013106                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34113.307985                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34113.307985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34113.307985                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34113.307985                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           86                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           86                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           86                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          440                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          440                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          440                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13664800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13664800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13664800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     13664800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010964                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010964                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010964                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010964                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31056.363636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31056.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31056.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31056.363636                       # average overall mshr miss latency
system.cpu.icache.replacements                    437                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        39607                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           39607                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     17943600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     17943600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        40133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        40133                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013106                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34113.307985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34113.307985                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13664800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13664800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010964                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31056.363636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31056.363636                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.898476                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4928002                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               693                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7111.113997                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.898476                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999603                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             80705                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            80705                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107373                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107373                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107373                       # number of overall hits
system.cpu.dcache.overall_hits::total          107373                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          286                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            286                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          286                       # number of overall misses
system.cpu.dcache.overall_misses::total           286                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     12399200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     12399200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     12399200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     12399200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107659                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002657                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002657                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002657                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002657                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43353.846154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43353.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43353.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43353.846154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          168                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    33.600000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                23                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.dcache.writebacks::total                37                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          136                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           22                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          172                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      6316800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      6316800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      6316800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1026375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7343175                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001598                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        42112                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        42112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        42112                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 46653.409091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42692.877907                       # average overall mshr miss latency
system.cpu.dcache.replacements                    172                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        73304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           73304                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12025200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12025200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        73582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        73582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43256.115108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43256.115108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5949200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5949200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001930                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41895.774648                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41895.774648                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        34069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          34069                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       374000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        34077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        34077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        46750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        46750                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       367600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       367600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        45950                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        45950                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           22                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           22                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1026375                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1026375                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 46653.409091                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 46653.409091                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12742610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1196                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          10654.356187                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   854.129453                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   169.870547                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.834111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.165889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          130                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          735                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.147461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            215490                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           215490                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             275                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              67                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 350                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            275                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             67                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                350                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           155                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            83                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               252                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          155                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           83                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           14                       # number of overall misses
system.l2cache.overall_misses::total              252                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10813600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      5569600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       945584                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     17328784                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10813600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      5569600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       945584                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     17328784                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          430                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          150                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           22                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             602                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          430                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          150                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           22                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            602                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.360465                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.553333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.636364                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.418605                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.360465                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.553333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.636364                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.418605                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69765.161290                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67103.614458                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67541.714286                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68765.015873                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69765.161290                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67103.614458                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67541.714286                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68765.015873                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             13                       # number of writebacks
system.l2cache.writebacks::total                   13                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          155                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           83                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          252                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          155                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           83                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          252                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9581600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4905600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       833584                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     15320784                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9581600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4905600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       833584                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     15320784                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.360465                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.553333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.636364                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.418605                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.360465                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.553333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.636364                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.418605                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 61816.774194                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59103.614458                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59541.714286                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60796.761905                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 61816.774194                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59103.614458                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59541.714286                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60796.761905                       # average overall mshr miss latency
system.l2cache.replacements                       255                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           37                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           37                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           37                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           37                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            7                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            4                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              4                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       324400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.500000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        81100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        81100                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            4                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       292400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       292400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        73100                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        73100                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          275                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           63                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          346                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          155                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           79                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10813600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      5245200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       945584                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     17004384                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          430                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          142                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          594                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.360465                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.556338                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.636364                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.417508                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69765.161290                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66394.936709                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67541.714286                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68566.064516                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           79                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9581600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      4613200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       833584                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     15028384                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.360465                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.556338                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.417508                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 61816.774194                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58394.936709                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59541.714286                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60598.322581                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13860                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4351                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.185475                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.995452                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1142.084650                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1835.353351                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   968.811869                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   110.754679                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009520                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278829                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.448084                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.236526                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.027040                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1028                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3068                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1014                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2827                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.250977                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.749023                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 9879                       # Number of tag accesses
system.l2cache.tags.data_accesses                9879                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     87420000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            9856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            5312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               16064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         9856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           9856                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          832                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              832                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              154                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               83                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  251                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            13                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  13                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          112743079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           60764127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     10249371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              183756577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     112743079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         112743079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         9517273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               9517273                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         9517273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         112743079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          60764127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     10249371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             193273850                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
