$date
	Sun Oct 23 06:58:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#420831
b10001 !
1"
#420834
b10001 &
b10001 %
1$
#420835
0"
#420838
b110100 &
b110100 %
#420842
b11010 &
b11010 %
#420846
b1101 &
b1101 %
#420850
b101000 &
b101000 %
#420854
b10100 &
b10100 %
#420858
b1010 &
b1010 %
#420862
b101 &
b101 %
#420866
b10000 &
b10000 %
#420870
b1000 &
b1000 %
#420874
b100 &
b100 %
#420878
b10 &
b10 %
#420882
b1 &
b1 %
1#
#420886
b0 &
0#
b0 %
0$
#1497002
b11101 &
b11101 %
1$
b11101 !
1"
#1497003
0"
#1497006
b1011000 &
b1011000 %
#1497010
b101100 &
b101100 %
#1497014
b10110 &
b10110 %
#1497018
b1011 &
b1011 %
#1497022
b100010 &
b100010 %
#1497026
b10001 &
b10001 %
#1497030
b110100 &
b110100 %
#1497034
b11010 &
b11010 %
#1497038
b1101 &
b1101 %
#1497042
b101000 &
b101000 %
#1497046
b10100 &
b10100 %
#1497050
b1010 &
b1010 %
#1497054
b101 &
b101 %
#1497058
b10000 &
b10000 %
#1497062
b1000 &
b1000 %
#1497066
b100 &
b100 %
#1497070
b10 &
b10 %
#1497074
b1 &
b1 %
1#
#1497078
b0 &
0#
b0 %
0$
#2474708
b1000 !
1"
#2474710
b1000 &
b1000 %
1$
#2474711
0"
#2474714
b100 &
b100 %
#2474718
b10 &
b10 %
#2474722
b1 &
b1 %
1#
#2474726
b0 &
0#
b0 %
0$
#4500012
