Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Nov  3 23:28:49 2024
| Host         : bondi.eecs.uci.edu running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   469 |
|    Minimum number of control sets                        |   469 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   560 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   469 |
| >= 0 to < 4        |    94 |
| >= 4 to < 6        |    62 |
| >= 6 to < 8        |    31 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |    20 |
| >= 16              |   211 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6519 |          990 |
| No           | No                    | Yes                    |             141 |           41 |
| No           | Yes                   | No                     |             964 |          351 |
| Yes          | No                    | No                     |            4801 |          615 |
| Yes          | No                    | Yes                    |             120 |           22 |
| Yes          | Yes                   | No                     |            3799 |          641 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                                Set/Reset Signal                                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U84/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U76/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U77/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U78/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U81/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U82/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                    | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/push                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/push_0                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U69/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U72/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U74/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U75/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_2_in10_out                                                |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/raddr[1]_i_1_n_2                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                     |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/select_ln25_reg_10760                                                                                                                |                                                                                                                                                                                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/flow_control_loop_pipe_sequential_init_U/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg_reg_1                                              |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/int_ier10_out                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/S00_AXI_rready[0]                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.gen_fwft_latency_1.empty_r_reg_0[0]                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_payload_i_reg[0][0]                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__4_n_2                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                          | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                  | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/raddr[2]_i_1__7_n_2                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                            | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                                                                          | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__1_n_2                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/flow_control_loop_pipe_sequential_init_U/i_1_fu_1641                                                                                                                          | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/flow_control_loop_pipe_sequential_init_U/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg_reg                                                                        |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/push                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__8_n_2                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__4_n_2                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_2                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__0_n_2                                                                                                                                                                                          | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__6_n_2                                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__11_n_2                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_200                                                                                                                | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308_ap_start_reg_reg                                                                        |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                     | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__2_n_2                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/empty_n_reg[0]                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__3_n_2                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                              |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                     | design_1_i/axi_smc_2/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                             | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                                 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_2                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__6_n_2                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__4_n_2                                                                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__5_n_2                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1_n_2                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__8_n_2                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__3_n_2                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__9_n_2                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/E[0]                                                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                            | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__0_n_2                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1_n_2                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/flow_control_loop_pipe_sequential_init_U/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg_reg_1                                              | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/flow_control_loop_pipe_sequential_init_U/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366_ap_start_reg_reg_0                                                                      |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                                                                                                      | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.loop_cnt[5]_i_1__1_n_2                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/waddr                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/select_ln25_reg_10760                                                                                                                | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/icmp_ln25_reg_1072_reg[0]                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[10].srl_nx1/shift                                                                              |                                                                                                                                                                                                                                                                                                               |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.load_mesg                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/E[0]                                                                                                                                                                                              | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_1[0]                                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__1_n_2                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__0_n_2                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                4 |             10 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                     | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1__0_n_2                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                            | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/sect_addr_buf[11]_i_1__1_n_2                                                                                                                                                                                                      |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.sect_handling_reg                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                                          |                                                                                                                                                                                                                                                                                                               |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                     | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/sect_addr_buf[11]_i_1_n_2                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                              | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                            | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                        | design_1_i/axi_smc_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                             |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                               |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                   |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/flow_control_loop_pipe_sequential_init_U/i_1_fu_1641                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/indvar_flatten_fu_200                                                                                                                |                                                                                                                                                                                                                                                                                                               |                6 |             14 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U67/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U54/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U53/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U55/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U56/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                2 |             15 |         7.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U57/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U68/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U58/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U66/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U65/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U64/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U63/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U62/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U61/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U60/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fadd_32ns_32ns_32_4_full_dsp_1_U59/matmul_optimized_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                           |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_1/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                         |                5 |             18 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                6 |             19 |         3.17 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |                7 |             19 |         2.71 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/axi_smc_2/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                                                                                                                                                                         |                7 |             21 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U74/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U81/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U82/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U83/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U69/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U70/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U71/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U72/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U73/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U80/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U75/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U76/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U77/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U84/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U79/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/fmul_32ns_32ns_32_3_max_dsp_1_U78/matmul_optimized_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                              |                6 |             22 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                               |                3 |             28 |         9.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                                                               |                3 |             28 |         9.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                                                                               |                9 |             28 |         3.11 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                               |                3 |             29 |         9.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                                               |                7 |             29 |         4.14 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                                                                               |                6 |             29 |         4.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                                                               |                3 |             29 |         9.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                      |                7 |             30 |         4.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__9                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__8                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__20                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__32                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__26                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__27                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]_6                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__0                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__1                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__10                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__28                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__11                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__29                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__30                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__31                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__25                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__22                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__23                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__24                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__33                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__34                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__35                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__36                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__12                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__13                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__17                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__6                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__5                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__4                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__38                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__3                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__21                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/flow_control_loop_pipe_sequential_init_U/p_0_in__37                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__2                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__19                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__18                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__7                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__16                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__15                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/p_0_in__14                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]                                                                                                                                                             |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]_1                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]_4                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]_2                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]_3                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/ap_CS_fsm_reg[10]_5                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |                2 |             32 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/int_AB[63]_i_1_n_2                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/int_B[63]_i_1_n_2                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/int_B[31]_i_1_n_2                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/int_A[63]_i_1_n_2                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/int_A[31]_i_1_n_2                                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/int_AB[31]_i_1_n_2                                                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ctrl_s_axi_U/ar_hs                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                                                           |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               12 |             33 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               11 |             33 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               13 |             33 |         2.54 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               12 |             33 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                               |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                               |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                                                               |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                                                               |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |                5 |             34 |         6.80 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               11 |             35 |         3.18 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                6 |             35 |         5.83 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |                5 |             35 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                                                               |                5 |             35 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               11 |             36 |         3.27 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum61_out                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               12 |             36 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               10 |             36 |         3.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                3 |             37 |        12.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                9 |             37 |         4.11 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                9 |             37 |         4.11 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                9 |             37 |         4.11 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                                    | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                3 |             37 |        12.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                8 |             37 |         4.62 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               19 |             43 |         2.26 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               18 |             43 |         2.39 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |               11 |             43 |         3.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               10 |             43 |         4.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/E[0]                                                                                                                                                                                               | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                8 |             52 |         6.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                7 |             52 |         7.43 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/E[0]                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                9 |             52 |         5.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               12 |             53 |         4.42 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/p_13_in                                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               10 |             53 |         5.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push_0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                5 |             63 |        12.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                5 |             63 |        12.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                               |                5 |             63 |        12.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                                   | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                5 |             63 |        12.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/p_13_in                                                                                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               17 |             63 |         3.71 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                                 | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                5 |             63 |        12.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/flow_control_loop_pipe_sequential_init_U/push                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                5 |             63 |        12.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/A_local_ce0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/bitcast_ln27_reg_11090                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               10 |             64 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_9_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_10_ce0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_8_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/store_unit/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               10 |             64 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               11 |             64 |         5.82 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_7_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_6_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_5_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_4_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               12 |             64 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_11_ce0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               13 |             64 |         4.92 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_12_ce0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_13_ce0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_14_ce0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_2_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_15_ce0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_1_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_34_3_VITIS_LOOP_35_4_fu_366/A_local_3_ce0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |                4 |             64 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/load_p2                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               16 |             64 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               15 |             66 |         4.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                                     | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |                5 |             66 |        13.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                               |                5 |             66 |        13.20 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/could_multi_bursts.burst_valid_reg[0]                                                                                                                                                                | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               13 |             66 |         5.08 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/full_n_reg[0]                                                                                                                                                                                      | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               16 |             66 |         4.12 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               17 |             66 |         3.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_vld_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |               17 |             66 |         3.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               20 |             67 |         3.35 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               24 |             67 |         2.79 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                                               |               24 |             67 |         2.79 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                                                               |               19 |             67 |         3.53 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                 |                                                                                                                                                                                                                                                                                                               |               11 |             74 |         6.73 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                               |               17 |             74 |         4.35 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                                                                                               |               14 |             74 |         5.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                                               |               19 |             74 |         3.89 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                                                               |               11 |             74 |         6.73 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                               |                                                                                                                                                                                                                                                                                                               |               17 |             74 |         4.35 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                            |               12 |             85 |         7.08 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               25 |             89 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               25 |             89 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               24 |             89 |         3.71 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               26 |             89 |         3.42 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                              |               12 |             90 |         7.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                    | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                            |               11 |             90 |         8.18 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataAB_m_axi_U/bus_write/wreq_burst_conv/rs_req/next_req                                                                                                                                                                                           | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               26 |            136 |         5.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataA_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               24 |            136 |         5.67 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/dataB_m_axi_U/bus_read/rreq_burst_conv/rs_req/next_req                                                                                                                                                                                             | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |               23 |            136 |         5.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                       | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                               |               13 |            139 |        10.69 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |               14 |            139 |         9.93 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                                                                                                                               |                9 |            144 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                9 |            144 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                                                                                               |                9 |            144 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                             |               13 |            151 |        11.62 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |               11 |            176 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                                                                                                                               |               11 |            176 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                           |                                                                                                                                                                                                                                                                                                               |               11 |            176 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                               |               52 |            186 |         3.58 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                             |              104 |            240 |         2.31 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_25_1_VITIS_LOOP_26_2_fu_308/AB_local_9_ce0                                                                                                                                                                |                                                                                                                                                                                                                                                                                                               |               32 |            512 |        16.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/matmul_optimized_0/inst/grp_matmul_optimized_Pipeline_VITIS_LOOP_47_6_fu_418/AB_local_10_load_reg_7100                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                               |               66 |            512 |         7.76 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                               |              990 |           6670 |         6.74 |
+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


