//===- ArcPasses.td - Arc dialect passes -------------------*- tablegen -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//

#ifndef CIRCT_DIALECT_ARC_ARCPASSES_TD
#define CIRCT_DIALECT_ARC_ARCPASSES_TD

include "mlir/IR/EnumAttr.td"
include "mlir/Pass/PassBase.td"

def AddTaps : Pass<"arc-add-taps", "mlir::ModuleOp"> {
  let summary = "Add taps to ports and wires such that they remain observable";
  let constructor = "circt::arc::createAddTapsPass()";
  let dependentDialects = ["arc::ArcDialect", "seq::SeqDialect"];
  let options = [
    Option<"tapPorts", "ports", "bool", "true", "Make module ports observable">,
    Option<"tapWires", "wires", "bool", "true", "Make wires observable">,
    Option<"tapNamedValues", "named-values", "bool", "false",
           "Make values with `sv.namehint` observable">
  ];
}

def AllocateState : Pass<"arc-allocate-state", "arc::ModelOp"> {
  let summary = "Allocate and layout the global simulation state";
  let constructor = "circt::arc::createAllocateStatePass()";
  let dependentDialects = ["arc::ArcDialect"];
}

def ArcCanonicalizer : Pass<"arc-canonicalizer", "mlir::ModuleOp"> {
  let summary = "Simulation centric canonicalizations";
  let constructor = "createArcCanonicalizerPass()";
  let dependentDialects = ["hw::HWDialect",
                           "comb::CombDialect",
                           "arc::ArcDialect"];
  let statistics = [
    Statistic<"numArcArgsRemoved", "num-arc-args-removed",
      "Number of arguments removed from DefineOps">,
  ];
}

def Dedup : Pass<"arc-dedup", "mlir::ModuleOp"> {
  let summary = "Deduplicate identical arc definitions";
  let description = [{
    This pass deduplicates identical arc definitions. If two arcs differ only by
    constants, the constants are outlined such that the arc can be deduplicated.
  }];
  let constructor = "circt::arc::createDedupPass()";
  let dependentDialects = ["arc::ArcDialect"];
  let statistics = [
    Statistic<"dedupPassNumArcsDeduped", "dedupPassNumArcsDeduped",
      "Number of arcs deduped">,
    Statistic<"dedupPassTotalOps", "dedupPassTotalOps",
      "Total number of ops deduped">,
  ];
}

def GroupResetsAndEnables : Pass<"arc-group-resets-and-enables",
                                 "mlir::ModuleOp"> {
  let summary = "Group reset and enable conditions of lowered states";
  let constructor = "circt::arc::createGroupResetsAndEnablesPass()";
  let dependentDialects = ["arc::ArcDialect", "mlir::scf::SCFDialect"];
}

def InferMemories : Pass<"arc-infer-memories", "mlir::ModuleOp"> {
  let summary = "Convert `FIRRTL_Memory` instances to dedicated memory ops";
  let constructor = "circt::arc::createInferMemoriesPass()";
  let dependentDialects = [
    "arc::ArcDialect", "comb::CombDialect", "seq::SeqDialect"
  ];
  let options = [
    Option<"tapPorts", "tap-ports", "bool", "true",
      "Make memory ports observable">,
    Option<"tapMemories", "tap-memories", "bool", "true",
      "Make memory contents observable">,
  ];
}

def InlineArcs : Pass<"arc-inline" , "mlir::ModuleOp"> {
  let summary = "Inline very small arcs";
  let constructor = "circt::arc::createInlineArcsPass()";
  let statistics = [
    Statistic<"numInlinedArcs", "inlined-arcs", "Arcs inlined at a use site">,
    Statistic<"numRemovedArcs", "removed-arcs",
      "Arcs removed after full inlining">,
    Statistic<"numTrivialArcs", "trivial-arcs", "Arcs with very few ops">,
    Statistic<"numSingleUseArcs", "single-use-arcs", "Arcs with a single use">,
  ];
  let options = [
    Option<"intoArcsOnly", "into-arcs-only", "bool", "false",
           "Call operations to inline">,
    Option<"maxNonTrivialOpsInBody", "max-body-ops", "unsigned", "3",
           "Max number of non-trivial ops in the region to be inlined">,
  ];
}

def InlineModules : Pass<"arc-inline-modules", "mlir::ModuleOp"> {
  let summary = "Eagerly inline private modules";
  let description = [{
    This pass eagerly inlines private HW modules into their instantiation sites.
    After outlining combinational logic and registers into arcs, module bodies
    become fairly lightweight. Since arc definitions now fulfill the purpose of
    code reuse by allowing a single definition to be called multiple times, the
    module hierarchy degenerates into a purely cosmetic construct. At that point
    it is beneficial to fully flatten the module hierarchy to simplify further
    analysis and optimization of state transfer arcs.
  }];
  let constructor = "circt::arc::createInlineModulesPass()";
}

def InferStateProperties : Pass<"arc-infer-state-properties",
                                "mlir::ModuleOp"> {
  let summary = "Add resets and enables explicitly to the state operations";
  let dependentDialects = ["circt::hw::HWDialect", "circt::comb::CombDialect"];
  let options = [
    Option<"detectEnables", "enables", "bool", "true", "Infer enable signals">,
    Option<"detectResets", "resets", "bool", "true", "Infer reset signals">,
  ];
  let statistics = [
    Statistic<"addedEnables", "added-enables",
      "Enables added explicitly to a StateOp">,
    Statistic<"addedResets", "added-resets",
      "Resets added explicitly to a StateOp">,
    Statistic<"missedEnables", "missed-enables",
      "Detected enables that could not be added explicitly to a StateOp">,
    Statistic<"missedResets", "missed-resets",
      "Detected resets that could not be added explicitly to a StateOp">,
  ];
}

def IsolateClocks : Pass<"arc-isolate-clocks", "mlir::ModuleOp"> {
  let summary = "Group clocked operations into clock domains";
  let constructor = "circt::arc::createIsolateClocksPass()";
  let dependentDialects = ["arc::ArcDialect"];
}

def LatencyRetiming : Pass<"arc-latency-retiming", "mlir::ModuleOp"> {
  let summary = "Push latencies through the design";
  let constructor = "circt::arc::createLatencyRetimingPass()";
  let dependentDialects = ["arc::ArcDialect"];

  let statistics = [
    Statistic<"numOpsRemoved", "num-ops-removed",
      "Number of zero-latency passthrough states removed">,
    Statistic<"latencyUnitsSaved", "latency-units-saved",
      "Number of latency units saved by merging them in a successor state">
  ];
}

def LegalizeStateUpdate : Pass<"arc-legalize-state-update", "mlir::ModuleOp"> {
  let summary = "Insert temporaries such that state reads don't see writes";
  let constructor = "circt::arc::createLegalizeStateUpdatePass()";
  let dependentDialects = ["arc::ArcDialect"];
}

def LowerArcsToFuncs : Pass<"arc-lower-arcs-to-funcs", "mlir::ModuleOp"> {
  let summary = "Lower arc definitions into functions";
  let constructor = "circt::arc::createLowerArcsToFuncsPass()";
  let dependentDialects = ["mlir::func::FuncDialect", "mlir::LLVM::LLVMDialect"];
}

def LowerClocksToFuncs : Pass<"arc-lower-clocks-to-funcs", "mlir::ModuleOp"> {
  let summary = "Lower clock trees into functions";
  let constructor = "circt::arc::createLowerClocksToFuncsPass()";
  let dependentDialects = ["mlir::func::FuncDialect", "mlir::scf::SCFDialect"];
}

def LowerLUT : Pass<"arc-lower-lut", "arc::DefineOp"> {
  let summary = "Lowers arc.lut into a comb and hw only representation.";
  let constructor = "circt::arc::createLowerLUTPass()";
  let dependentDialects = ["hw::HWDialect", "comb::CombDialect"];
}

def LowerState : Pass<"arc-lower-state", "mlir::ModuleOp"> {
  let summary = "Split state into read and write ops grouped by clock tree";
  let constructor = "circt::arc::createLowerStatePass()";
  let dependentDialects = [
    "arc::ArcDialect", "mlir::scf::SCFDialect", "mlir::func::FuncDialect",
    "mlir::LLVM::LLVMDialect", "comb::CombDialect", "seq::SeqDialect"
  ];
}

def LowerVectorizationsMode : I32EnumAttr<
  "LowerVectorizationsModeEnum", "Lowering Mode", [
    I32EnumAttrCase<"Boundary", 0, "boundary">,
    I32EnumAttrCase<"Body", 1, "body">,
    I32EnumAttrCase<"InlineBody", 2, "inline-body">,
    I32EnumAttrCase<"Full", 3>,
  ]> {
  let cppNamespace = "circt::arc";
}

def LowerVectorizations : Pass<"arc-lower-vectorizations", "mlir::ModuleOp"> {
  let summary = "lower `arc.vectorize` operations";
  let description = [{
    This pass lowers `arc.vectorize` operations. By default, the operation will
    be fully lowered (i.e., the op disappears in the IR). Alternatively, it can
    be partially lowered.
    
    The "mode" pass option allows to only lower the boundary, only the body, or
    only inline the body given that both the boundary and the body are already
    lowered.

    The pass supports vectorization within scalar registers and SIMD
    vectorization and prioritizes vectorization by packing the vector elements
    into a scalar value if it can fit into 64 bits.

    Example:
    ```mlir
    hw.module @example(%in0: i8, %in1: i8, %in2: i8) -> (out0: i8, out1: i8) {
      %0:2 = arc.vectorize (%in0, %in1), (%in2, %in2) :
        (i8, i8, i8, i8) -> (i8, i8) {
      ^bb0(%arg0: i8, %arg1: i8):
        %1 = comb.and %arg0, %arg1 : i8
        arc.vectorize.return %1 : i8
      }
      hw.output %0#0, %0#1 : i8, i8
    }
    ```
    This piece of IR is lowered to the following fully vectorized IR:
    ```mlir
    hw.module @example(%in0: i8, %in1: i8, %in2: i8) -> (out0: i8, out1: i8) {
      %0 = comb.concat %in0, %in1 : i8, i8
      %1 = comb.concat %in2, %in2 : i8, i8
      %2 = comb.and %0, %1 : i16
      %3 = comb.extract %2 from 0 : (i16) -> i8
      %4 = comb.extract %2 from 8 : (i16) -> i8
      hw.output %3, %4 : i8, i8
    }
    ```
  }];
  let constructor = "circt::arc::createLowerVectorizationsPass()";

  let options = [
    Option<"mode", "mode", "circt::arc::LowerVectorizationsModeEnum",
           /*default=*/"circt::arc::LowerVectorizationsModeEnum::Full",
           "Select what should be lowered.",
           [{::llvm::cl::values(
             clEnumValN(circt::arc::LowerVectorizationsModeEnum::Boundary,
             "boundary", "Lower boundary only."),
             clEnumValN(circt::arc::LowerVectorizationsModeEnum::Body,
             "body", "Lower body only."),
             clEnumValN(circt::arc::LowerVectorizationsModeEnum::InlineBody,
             "inline-body", "Inline already vectorized ops only."),
             clEnumValN(circt::arc::LowerVectorizationsModeEnum::Full,
             "full", "Perform the complete lowering.")
           )}]>,
  ];

  let dependentDialects = [
    "arc::ArcDialect", "circt::comb::CombDialect", "mlir::arith::ArithDialect",
    "mlir::vector::VectorDialect",
  ];
}

def MakeTables : Pass<"arc-make-tables", "mlir::ModuleOp"> {
  let summary = "Transform appropriate arc logic into lookup tables";
  let constructor = "circt::arc::createMakeTablesPass()";
  let dependentDialects = ["arc::ArcDialect"];
}

def MuxToControlFlow : Pass<"arc-mux-to-control-flow", "mlir::ModuleOp"> {
  let summary = "Convert muxes with large independent fan-ins to if-statements";
  let constructor = "circt::arc::createMuxToControlFlowPass()";
  let dependentDialects = ["mlir::scf::SCFDialect"];
}

def SimplifyVariadicOps : Pass<"arc-simplify-variadic-ops", "mlir::ModuleOp"> {
  let summary = "Convert variadic ops into distributed binary ops";
  let constructor = "circt::arc::createSimplifyVariadicOpsPass()";
  let statistics = [
    Statistic<"numOpsSkippedMultipleBlocks", "skipped-multiple-blocks",
      "Ops skipped due to operands in different blocks">,
    Statistic<"numOpsSimplified", "simplified",
      "Ops simplified into binary ops">,
    Statistic<"numOpsCreated", "created",
      "Ops created as part of simplification">,
    Statistic<"numOpsReordered", "reordered",
      "Ops where simplification reordered operands">,
  ];
}

def SplitLoops : Pass<"arc-split-loops", "mlir::ModuleOp"> {
  let summary = "Split arcs to break zero latency loops";
  let constructor = "circt::arc::createSplitLoopsPass()";
  let dependentDialects = ["arc::ArcDialect"];
}

def StripSV : Pass<"arc-strip-sv", "mlir::ModuleOp"> {
  let summary = "Remove SV wire, reg, and assigns";
  let constructor = "circt::arc::createStripSVPass()";
  let dependentDialects = ["arc::ArcDialect", "comb::CombDialect",
                           "hw::HWDialect", "seq::SeqDialect"];
}

#endif // CIRCT_DIALECT_ARC_ARCPASSES_TD
