Vivado Simulator 2018.3
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    5000
CLKIN1_PERIOD    =   5.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       4
VCO_PERIOD       =  1250.0
CLKOUT0_DIVIDE_F =       1
CLKOUT1_DIVIDE   =       2
CLKOUT2_DIVIDE   =      32
CLKOUT3_DIVIDE   =       8
CLKOUT0_PERIOD   =    1250
CLKOUT1_PERIOD   =    2500
CLKOUT2_PERIOD   =   40000
CLKOUT3_PERIOD   =   10000
CLKOUT4_PERIOD   =    5000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 800.000
MMCM_VCO_PERIOD       = 1250.000
#################################################

sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 4 DATA_CTL_B0 = 1 DATA_CTL_B1 = 4
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           7 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           3
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 2500 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1219.75 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 615.23 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 1172.00 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 63 
sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
WARNING: sim_tb_top.u_ip_top.u_mig_16b.u_mig_16b_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy: The required delay though the phaser_in to internally match the aux_out clock  to ddr clock exceeds the maximum allowable delay. The clock edge  will occur at the output registers of aux_out 556.77 ps before the ddr clock  edge. If aux_out is used for memory inputs, this may violate setup or hold time.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.reset at time 1347600.0 ps WARNING: 200 us is required before RST_N goes inactive.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task at time 1413314.0 ps WARNING: 500 us is required after RST_N goes inactive before CKE goes active.
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1825814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1825814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1825814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1825814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1825814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 1825814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3125814.0 ps INFO: Load Mode 3
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3125814.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 3125814.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 4425814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 5725814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7025814.0 ps INFO: ZQ        long = 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 7025814.0 ps INFO: Initialization Sequence is complete
PHY_INIT: Memory Initialization completed at 9497600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 9605814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10905814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10915814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10925814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10935814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10945814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10965814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10975814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 10995814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 10999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11005814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11015814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11025814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11035814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
PHY_INIT: Phaser_In Phase Locked at 11037600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11045814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11055814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11065814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11075814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11085814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11095814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 11105814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 11128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12405814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 12405814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 13705814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 15005814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 16305814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 17605814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 18905814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 20205814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 21505814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 22805814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 24105814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25405814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25415814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25425814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 25435814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 25458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26735814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26745814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26755814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 26765814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 26788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 28065814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 28075814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 28085814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 28095814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 28118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29395814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29405814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29415814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 29425814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 29448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30725814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30735814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30745814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 30755814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 30778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32055814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32065814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32075814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 32085814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 32108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33385814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33395814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33405814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 33415814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 33438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34715814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34725814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34735814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 34745814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 34768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
PHY_INIT: Phaser_In DQSFOUND completed at 34857600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 36045814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 36045814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 37345814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1 Write Levelization = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 38645814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 38780814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39044736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39044736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39047236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39047236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39049736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39049736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39052236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39052236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39054736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39054736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39174736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39174736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39177236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39177236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39179736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39179736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39182236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39182236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39184736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39184736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39304736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39304736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39307236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39307236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39309736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39309736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39312236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39312236.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39314736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39314736.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39434755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39434755.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39437255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39437255.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39439765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39439765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39442265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39442265.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39444765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39444765.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39564823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39564823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39567323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39567323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39569823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39569823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39572323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39572323.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39574823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39574823.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39694882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39694882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39697382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39697382.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39699882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39699882.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39702392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39702392.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39704892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39704892.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39824950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39824950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39827450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39827450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39829950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39829950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39832450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39832450.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39834950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39834950.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39955009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39955009.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39957509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39957509.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39960019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39960019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39962519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39962519.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39965019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 39965019.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40085077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40085077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40087577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40087577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40090077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40090077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40092577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40092577.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40095077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40095077.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40215136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40215136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40217636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40217636.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40220136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40220136.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40222646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40222646.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40225146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40225146.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40345498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40345498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40347998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40347998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40350498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40350498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40352998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40352998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40355498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40355498.0 ps Write Leveling @ DQS ck = 0
PHY_INIT: Write Leveling completed at 40437600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40475498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40475498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40477998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40477998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40480498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40480498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40482998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40482998.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40485498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.dqs_pos_timing_check: at time 40485498.0 ps Write Leveling @ DQS ck = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 40510814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1 DLL Enable = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1 Additive Latency = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1 Write Levelization = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 40565814.0 ps INFO: Load Mode 1 Qoff = Enabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41865814.0 ps INFO: Load Mode 2
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41865814.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41865814.0 ps INFO: Load Mode 2 CAS Write Latency =           5
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41865814.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41865814.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 41865814.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 44445814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 45745814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 47045814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48345814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 48350814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48355814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48365814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 48375814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 48398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 49675814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 49680814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 49698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50975814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 50975814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 52275814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 53575814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 54967600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56155814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 56155814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 57455814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 58755814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 60055814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 61355814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 62655814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 63955814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 65255814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 66555814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 67855814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69155814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 69160814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69165814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69175814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 69185814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 69208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 70490814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71995814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 71995814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 73295814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 74595814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 75895814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 77195814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 78495814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 79795814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 81095814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 82395814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 83695814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Read Leveling Stage 1 completed at 85077600.0 ps
PHY_INIT : PRBS/PER_BIT calibration completed at 85077600.0 ps
PHY_INIT : COMPLEX OCLKDELAY calibration completed at 85077600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87555814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 87555814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88855814.0 ps INFO: Load Mode 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88855814.0 ps INFO: Load Mode 0 Burst Length =  8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88855814.0 ps INFO: Load Mode 0 Burst Order = Sequential
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88855814.0 ps INFO: Load Mode 0 CAS Latency =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88855814.0 ps INFO: Load Mode 0 DLL Reset = Normal
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88855814.0 ps INFO: Load Mode 0 Write Recovery =           6
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 88855814.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 90155814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 91455814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92755814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 92755814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 94055814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 95355814.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96655814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 96660814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96665814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96675814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 96685814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 96708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 97985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 97990814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 97999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 98435814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 98458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 99735814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 99735814.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 101035814.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 102335814.0 ps INFO: Activate  bank 0 row 0000
PHY_INIT: Write Calibration completed at 103887600.0 ps
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 104915814.0 ps INFO: Precharge All
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 104915814.0 ps INFO: Precharge bank   0
Calibration Done
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106313314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106573314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106645814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106675814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106680814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106685814.0 ps INFO: Write     bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106710814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106723314.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106753314.0 ps INFO: ZQ        long = 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106913314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106935814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 106940814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106945814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106955814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106965814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106975814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106985814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 106995814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 106999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107005814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107015814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107025814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107035814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107045814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107055814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107065814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107075814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107085814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107095814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107105814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107115814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107125814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107135814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107145814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107155814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107165814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107175814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107185814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107195814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107205814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107215814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107225814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107235814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107245814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107255814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107265814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107275814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107285814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107295814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107305814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107315814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107325814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107335814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107345814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107355814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107365814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107375814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107385814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107395814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107405814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107415814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107425814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107435814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107445814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107455814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107465814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107475814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107485814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107495814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107505814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107515814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107525814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107535814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107545814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 107570814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107585814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 107590814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107595814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107605814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107615814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107625814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107635814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107645814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107655814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107665814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107675814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000240 data = 0240
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000241 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000242 data = 0240
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000243 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000244 data = 0240
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000245 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107685814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000246 data = 0240
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000247 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000248 data = 0248
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000249 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024a data = 0248
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024c data = 0248
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107695814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024e data = 0248
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000024f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000250 data = 0250
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000251 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000252 data = 0250
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000253 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000254 data = 0250
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000255 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107705814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000256 data = 0250
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000257 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000258 data = 0258
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000259 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025a data = 0258
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025c data = 0258
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107715814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025e data = 0258
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000025f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000260 data = 0260
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000261 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000262 data = 0260
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000263 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000264 data = 0260
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000265 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107725814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000266 data = 0260
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000267 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000268 data = 0268
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000269 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026a data = 0268
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026c data = 0268
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107735814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026e data = 0268
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000026f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000270 data = 0270
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000271 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000272 data = 0270
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000273 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000274 data = 0270
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000275 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107745814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000276 data = 0270
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000277 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000278 data = 0278
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000279 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027a data = 0278
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027c data = 0278
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107755814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027e data = 0278
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000027f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000280 data = 0280
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000281 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000282 data = 0280
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000283 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000284 data = 0280
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000285 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107765814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000286 data = 0280
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000287 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000288 data = 0288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000289 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028a data = 0288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028c data = 0288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107775814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028e data = 0288
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000028f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000290 data = 0290
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000291 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000292 data = 0290
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000293 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000294 data = 0290
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000295 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107785814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000296 data = 0290
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000297 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000298 data = 0298
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000299 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029a data = 0298
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029c data = 0298
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107795814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029e data = 0298
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000029f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a0 data = 02a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a2 data = 02a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a4 data = 02a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107805814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a6 data = 02a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a8 data = 02a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002aa data = 02a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ac data = 02a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107815814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ae data = 02a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b0 data = 02b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b2 data = 02b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b4 data = 02b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107825814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b6 data = 02b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b8 data = 02b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ba data = 02b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bc data = 02b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107835814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002be data = 02b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c0 data = 02c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c2 data = 02c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c4 data = 02c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107845814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c6 data = 02c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c8 data = 02c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ca data = 02c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cc data = 02c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107855814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ce data = 02c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d0 data = 02d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d2 data = 02d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d4 data = 02d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107865814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d6 data = 02d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d8 data = 02d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002da data = 02d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dc data = 02d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107875814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002de data = 02d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e0 data = 02e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e2 data = 02e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e4 data = 02e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107885814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e6 data = 02e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e8 data = 02e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ea data = 02e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ec data = 02e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107895814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ee data = 02e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f0 data = 02f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f2 data = 02f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f4 data = 02f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107905814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f6 data = 02f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f8 data = 02f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fa data = 02f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fc data = 02f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107915814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002fe data = 02f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000300 data = 0300
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000302 data = 0300
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000304 data = 0300
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107925814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000306 data = 0300
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000308 data = 0308
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030a data = 0308
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030c data = 0308
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107935814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030e data = 0308
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000310 data = 0310
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000312 data = 0310
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000314 data = 0310
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107945814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000316 data = 0310
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000318 data = 0318
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031a data = 0318
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031c data = 0318
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107955814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031e data = 0318
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000320 data = 0320
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000322 data = 0320
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000324 data = 0320
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107965814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000326 data = 0320
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000328 data = 0328
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032a data = 0328
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032c data = 0328
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107975814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032e data = 0328
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000330 data = 0330
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000332 data = 0330
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000334 data = 0330
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107985814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000336 data = 0330
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000338 data = 0338
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000339 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033a data = 0338
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033c data = 0338
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 107995814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033e data = 0338
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000033f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 107999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000340 data = 0340
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000341 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000342 data = 0340
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000343 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000344 data = 0340
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000345 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108005814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000346 data = 0340
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000347 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000348 data = 0348
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034a data = 0348
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034c data = 0348
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108015814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034e data = 0348
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000350 data = 0350
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000351 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000352 data = 0350
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000353 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000354 data = 0350
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000355 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108025814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000356 data = 0350
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000357 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000358 data = 0358
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000359 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035a data = 0358
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035c data = 0358
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108035814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035e data = 0358
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000035f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000360 data = 0360
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000361 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000362 data = 0360
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000363 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000364 data = 0360
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000365 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108045814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000366 data = 0360
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000367 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000368 data = 0368
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036a data = 0368
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036c data = 0368
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108055814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036e data = 0368
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000370 data = 0370
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000372 data = 0370
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000374 data = 0370
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108065814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000376 data = 0370
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000378 data = 0378
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037a data = 0378
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037c data = 0378
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108075814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037e data = 0378
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000380 data = 0380
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000382 data = 0380
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000384 data = 0380
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108085814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000386 data = 0380
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000388 data = 0388
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038a data = 0388
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038c data = 0388
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108095814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038e data = 0388
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000390 data = 0390
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000392 data = 0390
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000394 data = 0390
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108105814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000396 data = 0390
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000398 data = 0398
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000399 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039a data = 0398
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039c data = 0398
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108115814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039e data = 0398
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000039f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a0 data = 03a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a2 data = 03a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a4 data = 03a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108125814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a6 data = 03a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a8 data = 03a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003aa data = 03a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ac data = 03a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108135814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ae data = 03a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b0 data = 03b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b2 data = 03b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b4 data = 03b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108145814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b6 data = 03b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b8 data = 03b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ba data = 03b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bc data = 03b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108155814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003be data = 03b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c0 data = 03c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c2 data = 03c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c4 data = 03c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108165814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c6 data = 03c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c8 data = 03c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ca data = 03c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cc data = 03c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108175814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ce data = 03c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d0 data = 03d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d2 data = 03d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d4 data = 03d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108185814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d6 data = 03d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d8 data = 03d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003da data = 03d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dc data = 03d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108195814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003de data = 03d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e0 data = 03e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e2 data = 03e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e4 data = 03e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108205814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e6 data = 03e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e8 data = 03e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ea data = 03e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ec data = 03e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108215814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ee data = 03e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f0 data = 03f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f2 data = 03f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f4 data = 03f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f6 data = 03f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f8 data = 03f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fa data = 03f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fc data = 03f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003fe data = 03f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108240814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108268314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108293314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108315814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108320814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108325814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108335814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108345814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108355814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108365814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108375814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108385814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108395814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108405814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000040 data = 0440
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000041 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000042 data = 0440
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000043 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000044 data = 0440
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000045 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108415814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000046 data = 0440
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000047 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000048 data = 0448
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000049 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004a data = 0448
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004c data = 0448
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108425814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004e data = 0448
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000004f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000050 data = 0450
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000051 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000052 data = 0450
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000053 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000054 data = 0450
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000055 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108435814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000056 data = 0450
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000057 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000058 data = 0458
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000059 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005a data = 0458
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005c data = 0458
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108445814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005e data = 0458
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000005f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000060 data = 0460
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000061 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000062 data = 0460
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000063 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000064 data = 0460
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000065 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108455814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000066 data = 0460
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000067 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000068 data = 0468
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006a data = 0468
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006c data = 0468
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108465814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006e data = 0468
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000070 data = 0470
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000072 data = 0470
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000074 data = 0470
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108475814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000076 data = 0470
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000078 data = 0478
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007a data = 0478
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007c data = 0478
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108485814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007e data = 0478
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000080 data = 0480
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000082 data = 0480
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000084 data = 0480
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108495814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000086 data = 0480
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000088 data = 0488
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008a data = 0488
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008c data = 0488
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108505814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008e data = 0488
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000090 data = 0490
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000092 data = 0490
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000094 data = 0490
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108515814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000096 data = 0490
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000098 data = 0498
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009a data = 0498
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009c data = 0498
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108525814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009e data = 0498
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000009f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a0 data = 04a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a2 data = 04a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a4 data = 04a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108535814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a6 data = 04a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a8 data = 04a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000aa data = 04a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ac data = 04a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108545814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ae data = 04a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b0 data = 04b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b2 data = 04b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b4 data = 04b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108555814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b6 data = 04b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b8 data = 04b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ba data = 04b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bc data = 04b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108565814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000be data = 04b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c0 data = 04c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c2 data = 04c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c4 data = 04c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108575814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c6 data = 04c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c8 data = 04c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ca data = 04c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cc data = 04c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108585814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ce data = 04c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d0 data = 04d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d2 data = 04d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d4 data = 04d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108595814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d6 data = 04d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d8 data = 04d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000da data = 04d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000dc data = 04d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108605814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000de data = 04d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e0 data = 04e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e2 data = 04e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e4 data = 04e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108615814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e6 data = 04e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e8 data = 04e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ea data = 04e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ec data = 04e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108625814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ee data = 04e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f0 data = 04f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f2 data = 04f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f4 data = 04f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108635814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f6 data = 04f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f8 data = 04f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fa data = 04f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fc data = 04f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108645814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000fe data = 04f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000100 data = 0500
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000102 data = 0500
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000104 data = 0500
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108655814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000106 data = 0500
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000108 data = 0508
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010a data = 0508
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010c data = 0508
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108665814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010e data = 0508
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000110 data = 0510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000112 data = 0510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000114 data = 0510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108675814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000116 data = 0510
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000118 data = 0518
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011a data = 0518
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011c data = 0518
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108685814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011e data = 0518
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000120 data = 0520
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000122 data = 0520
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000124 data = 0520
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108695814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000126 data = 0520
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000128 data = 0528
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012a data = 0528
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012c data = 0528
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108705814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012e data = 0528
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000130 data = 0530
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000132 data = 0530
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000134 data = 0530
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108715814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000136 data = 0530
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000138 data = 0538
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000139 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013a data = 0538
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013c data = 0538
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108725814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013e data = 0538
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000013f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000140 data = 0540
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000141 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000142 data = 0540
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000143 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000144 data = 0540
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000145 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108735814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000146 data = 0540
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000147 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000148 data = 0548
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000149 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014a data = 0548
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014c data = 0548
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108745814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014e data = 0548
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000014f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000150 data = 0550
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000151 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000152 data = 0550
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000153 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000154 data = 0550
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000155 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108755814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000156 data = 0550
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000157 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000158 data = 0558
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000159 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015a data = 0558
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015c data = 0558
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108765814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015e data = 0558
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000015f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000160 data = 0560
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000161 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000162 data = 0560
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000163 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000164 data = 0560
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000165 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108775814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000166 data = 0560
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000167 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000168 data = 0568
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016a data = 0568
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016c data = 0568
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108785814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016e data = 0568
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000170 data = 0570
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000172 data = 0570
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000174 data = 0570
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108795814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000176 data = 0570
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000178 data = 0578
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017a data = 0578
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017c data = 0578
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108805814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017e data = 0578
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000180 data = 0580
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000182 data = 0580
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000184 data = 0580
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108815814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000186 data = 0580
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000188 data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018a data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018c data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108825814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018e data = 0588
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000190 data = 0590
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000192 data = 0590
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000194 data = 0590
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108835814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000196 data = 0590
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000198 data = 0598
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000199 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019a data = 0598
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019c data = 0598
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108845814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019e data = 0598
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000019f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a0 data = 05a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a2 data = 05a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a4 data = 05a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108855814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a6 data = 05a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a8 data = 05a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001aa data = 05a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ac data = 05a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108865814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ae data = 05a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b0 data = 05b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b2 data = 05b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b4 data = 05b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108875814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b6 data = 05b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b8 data = 05b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ba data = 05b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bc data = 05b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108885814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001be data = 05b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c0 data = 05c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c2 data = 05c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c4 data = 05c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108895814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c6 data = 05c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c8 data = 05c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ca data = 05c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cc data = 05c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108905814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ce data = 05c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d0 data = 05d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d2 data = 05d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d4 data = 05d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108915814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d6 data = 05d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d8 data = 05d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001da data = 05d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001dc data = 05d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108925814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001de data = 05d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e0 data = 05e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e2 data = 05e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e4 data = 05e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108935814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e6 data = 05e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e8 data = 05e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ea data = 05e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ec data = 05e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108945814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ee data = 05e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f0 data = 05f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f2 data = 05f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f4 data = 05f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f6 data = 05f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f8 data = 05f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fa data = 05f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fc data = 05f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001fe data = 05f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108970814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108985814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 108990814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 108995814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 108999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109005814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109015814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109025814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109035814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109045814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109055814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109065814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109075814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000240 data = 0640
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000241 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000242 data = 0640
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000243 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000244 data = 0640
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000245 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109085814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000246 data = 0640
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000247 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000248 data = 0648
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000249 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024a data = 0648
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024c data = 0648
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109095814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024e data = 0648
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000024f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000250 data = 0650
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000251 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000252 data = 0650
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000253 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000254 data = 0650
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000255 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109105814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000256 data = 0650
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000257 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000258 data = 0658
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000259 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025a data = 0658
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025c data = 0658
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109115814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025e data = 0658
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000025f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000260 data = 0660
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000261 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000262 data = 0660
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000263 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000264 data = 0660
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000265 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109125814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000266 data = 0660
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000267 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000268 data = 0668
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000269 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026a data = 0668
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026c data = 0668
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109135814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026e data = 0668
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000026f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000270 data = 0670
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000271 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000272 data = 0670
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000273 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000274 data = 0670
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000275 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109145814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000276 data = 0670
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000277 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000278 data = 0678
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000279 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027a data = 0678
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027c data = 0678
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109155814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027e data = 0678
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000027f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000280 data = 0680
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000281 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000282 data = 0680
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000283 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000284 data = 0680
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000285 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109165814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000286 data = 0680
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000287 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000288 data = 0688
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000289 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028a data = 0688
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028c data = 0688
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109175814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028e data = 0688
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000028f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000290 data = 0690
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000291 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000292 data = 0690
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000293 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000294 data = 0690
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000295 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109185814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000296 data = 0690
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000297 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000298 data = 0698
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000299 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029a data = 0698
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029c data = 0698
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109195814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029e data = 0698
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000029f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a0 data = 06a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a2 data = 06a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a4 data = 06a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109205814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a6 data = 06a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a8 data = 06a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002aa data = 06a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ac data = 06a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109215814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ae data = 06a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b0 data = 06b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b2 data = 06b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b4 data = 06b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109225814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b6 data = 06b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b8 data = 06b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ba data = 06b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bc data = 06b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109235814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002be data = 06b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c0 data = 06c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c2 data = 06c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c4 data = 06c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109245814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c6 data = 06c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c8 data = 06c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ca data = 06c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cc data = 06c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109255814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ce data = 06c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d0 data = 06d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d2 data = 06d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d4 data = 06d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109265814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d6 data = 06d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d8 data = 06d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002da data = 06d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002dc data = 06d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109275814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002de data = 06d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e0 data = 06e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e2 data = 06e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e4 data = 06e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109285814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e6 data = 06e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e8 data = 06e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ea data = 06e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ec data = 06e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109295814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ee data = 06e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f0 data = 06f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f2 data = 06f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f4 data = 06f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109305814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f6 data = 06f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f8 data = 06f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fa data = 06f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fc data = 06f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109315814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002fe data = 06f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000300 data = 0700
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000302 data = 0700
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000304 data = 0700
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109325814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000306 data = 0700
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000308 data = 0708
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030a data = 0708
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030c data = 0708
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109335814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030e data = 0708
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000310 data = 0710
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000312 data = 0710
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000314 data = 0710
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109345814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000316 data = 0710
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000318 data = 0718
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031a data = 0718
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031c data = 0718
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109355814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031e data = 0718
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000320 data = 0720
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000322 data = 0720
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000324 data = 0720
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109365814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000326 data = 0720
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000328 data = 0728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032a data = 0728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032c data = 0728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109375814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032e data = 0728
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000330 data = 0730
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000332 data = 0730
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000334 data = 0730
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109385814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000336 data = 0730
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000338 data = 0738
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000339 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033a data = 0738
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033c data = 0738
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109395814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033e data = 0738
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000033f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000340 data = 0740
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000341 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000342 data = 0740
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000343 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000344 data = 0740
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000345 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109405814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000346 data = 0740
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000347 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000348 data = 0748
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034a data = 0748
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034c data = 0748
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109415814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034e data = 0748
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000350 data = 0750
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000351 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000352 data = 0750
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000353 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000354 data = 0750
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000355 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109425814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000356 data = 0750
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000357 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000358 data = 0758
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000359 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035a data = 0758
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035c data = 0758
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109435814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035e data = 0758
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000035f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000360 data = 0760
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000361 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000362 data = 0760
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000363 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000364 data = 0760
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000365 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109445814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000366 data = 0760
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000367 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000368 data = 0768
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036a data = 0768
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036c data = 0768
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109455814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036e data = 0768
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000370 data = 0770
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000372 data = 0770
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000374 data = 0770
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109465814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000376 data = 0770
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000378 data = 0778
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037a data = 0778
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037c data = 0778
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109475814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037e data = 0778
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000380 data = 0780
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000382 data = 0780
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000384 data = 0780
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109485814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000386 data = 0780
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000388 data = 0788
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038a data = 0788
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038c data = 0788
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109495814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038e data = 0788
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000390 data = 0790
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000392 data = 0790
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000394 data = 0790
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109505814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000396 data = 0790
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000398 data = 0798
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000399 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039a data = 0798
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039c data = 0798
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109515814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039e data = 0798
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000039f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a0 data = 07a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a2 data = 07a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a4 data = 07a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109525814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a6 data = 07a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a8 data = 07a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003aa data = 07a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ac data = 07a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109535814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ae data = 07a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b0 data = 07b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b2 data = 07b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b4 data = 07b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109545814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b6 data = 07b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b8 data = 07b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ba data = 07b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bc data = 07b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109555814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003be data = 07b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c0 data = 07c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c2 data = 07c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c4 data = 07c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109565814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c6 data = 07c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c8 data = 07c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ca data = 07c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cc data = 07c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109575814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ce data = 07c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d0 data = 07d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d2 data = 07d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d4 data = 07d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109585814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d6 data = 07d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d8 data = 07d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003da data = 07d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003dc data = 07d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109595814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003de data = 07d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e0 data = 07e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e2 data = 07e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e4 data = 07e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109605814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e6 data = 07e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e8 data = 07e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ea data = 07e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ec data = 07e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109615814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ee data = 07e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f0 data = 07f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f2 data = 07f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f4 data = 07f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f6 data = 07f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f8 data = 07f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fa data = 07f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fc data = 07f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003fe data = 07f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 109640814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109668314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109693314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109715814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 109720814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109725814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109735814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109745814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109755814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109765814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109775814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109785814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109795814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109805814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000040 data = 0840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000041 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000042 data = 0840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000043 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000044 data = 0840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000045 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109815814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000046 data = 0840
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000047 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000048 data = 0848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000049 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004a data = 0848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004c data = 0848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109825814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004e data = 0848
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000004f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000050 data = 0850
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000051 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000052 data = 0850
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000053 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000054 data = 0850
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000055 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109835814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000056 data = 0850
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000057 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000058 data = 0858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000059 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005a data = 0858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005c data = 0858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109845814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005e data = 0858
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000005f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000060 data = 0860
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000061 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000062 data = 0860
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000063 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000064 data = 0860
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000065 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109855814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000066 data = 0860
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000067 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000068 data = 0868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006a data = 0868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006c data = 0868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109865814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006e data = 0868
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000070 data = 0870
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000072 data = 0870
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000074 data = 0870
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109875814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000076 data = 0870
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000078 data = 0878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007a data = 0878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007c data = 0878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109885814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007e data = 0878
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000080 data = 0880
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000082 data = 0880
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000084 data = 0880
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109895814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000086 data = 0880
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000088 data = 0888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008a data = 0888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008c data = 0888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109905814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008e data = 0888
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000090 data = 0890
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000092 data = 0890
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000094 data = 0890
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109915814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000096 data = 0890
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000098 data = 0898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009a data = 0898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009c data = 0898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109925814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009e data = 0898
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000009f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a0 data = 08a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a2 data = 08a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a4 data = 08a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109935814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a6 data = 08a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a8 data = 08a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000aa data = 08a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ac data = 08a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109945814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ae data = 08a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b0 data = 08b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b2 data = 08b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b4 data = 08b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109955814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b6 data = 08b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b8 data = 08b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ba data = 08b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bc data = 08b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109965814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000be data = 08b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c0 data = 08c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c2 data = 08c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c4 data = 08c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109975814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c6 data = 08c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c8 data = 08c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ca data = 08c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cc data = 08c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109985814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ce data = 08c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d0 data = 08d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d2 data = 08d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d4 data = 08d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 109995814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d6 data = 08d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 109999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d8 data = 08d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000da data = 08d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000dc data = 08d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110005814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000de data = 08d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e0 data = 08e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e2 data = 08e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e4 data = 08e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110015814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e6 data = 08e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e8 data = 08e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ea data = 08e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ec data = 08e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110025814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ee data = 08e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f0 data = 08f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f2 data = 08f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f4 data = 08f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110035814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f6 data = 08f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f8 data = 08f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fa data = 08f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fc data = 08f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110045814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000fe data = 08f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000100 data = 0900
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000102 data = 0900
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000104 data = 0900
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110055814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000106 data = 0900
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000108 data = 0908
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010a data = 0908
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010c data = 0908
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110065814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010e data = 0908
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000110 data = 0910
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000112 data = 0910
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000114 data = 0910
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110075814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000116 data = 0910
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000118 data = 0918
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011a data = 0918
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011c data = 0918
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110085814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011e data = 0918
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000120 data = 0920
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000122 data = 0920
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000124 data = 0920
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110095814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000126 data = 0920
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000128 data = 0928
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012a data = 0928
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012c data = 0928
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110105814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012e data = 0928
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000130 data = 0930
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000132 data = 0930
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000134 data = 0930
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110115814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000136 data = 0930
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000138 data = 0938
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000139 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013a data = 0938
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013c data = 0938
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110125814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013e data = 0938
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000013f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000140 data = 0940
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000141 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000142 data = 0940
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000143 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000144 data = 0940
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000145 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110135814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000146 data = 0940
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000147 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000148 data = 0948
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000149 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014a data = 0948
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014c data = 0948
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110145814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014e data = 0948
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000014f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000150 data = 0950
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000151 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000152 data = 0950
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000153 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000154 data = 0950
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000155 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110155814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000156 data = 0950
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000157 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000158 data = 0958
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000159 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015a data = 0958
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015c data = 0958
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110165814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015e data = 0958
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000015f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000160 data = 0960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000161 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000162 data = 0960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000163 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000164 data = 0960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000165 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110175814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000166 data = 0960
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000167 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000168 data = 0968
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016a data = 0968
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016c data = 0968
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110185814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016e data = 0968
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000170 data = 0970
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000172 data = 0970
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000174 data = 0970
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110195814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000176 data = 0970
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000178 data = 0978
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017a data = 0978
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017c data = 0978
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110205814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017e data = 0978
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000180 data = 0980
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000182 data = 0980
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000184 data = 0980
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110215814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000186 data = 0980
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000188 data = 0988
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018a data = 0988
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018c data = 0988
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110225814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018e data = 0988
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000190 data = 0990
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000192 data = 0990
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000194 data = 0990
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110235814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000196 data = 0990
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000198 data = 0998
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000199 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019a data = 0998
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019c data = 0998
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110245814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019e data = 0998
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000019f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a0 data = 09a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a2 data = 09a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a4 data = 09a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110255814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a6 data = 09a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a8 data = 09a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001aa data = 09a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ac data = 09a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110265814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ae data = 09a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b0 data = 09b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b2 data = 09b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b4 data = 09b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110275814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b6 data = 09b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b8 data = 09b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ba data = 09b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bc data = 09b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110285814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001be data = 09b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c0 data = 09c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c2 data = 09c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c4 data = 09c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110295814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c6 data = 09c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c8 data = 09c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ca data = 09c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cc data = 09c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110305814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ce data = 09c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d0 data = 09d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d2 data = 09d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d4 data = 09d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110315814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d6 data = 09d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d8 data = 09d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001da data = 09d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001dc data = 09d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110325814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001de data = 09d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e0 data = 09e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e2 data = 09e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e4 data = 09e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110335814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e6 data = 09e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e8 data = 09e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ea data = 09e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ec data = 09e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110345814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ee data = 09e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f0 data = 09f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f2 data = 09f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f4 data = 09f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f6 data = 09f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f8 data = 09f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fa data = 09f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fc data = 09f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001fe data = 09f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 110370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110385814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 110390814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110395814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110405814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110415814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110425814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110435814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110445814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110455814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110465814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110475814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000240 data = 0a40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000241 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000242 data = 0a40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000243 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000244 data = 0a40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000245 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110485814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000246 data = 0a40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000247 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000248 data = 0a48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000249 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024a data = 0a48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024c data = 0a48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110495814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024e data = 0a48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000024f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000250 data = 0a50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000251 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000252 data = 0a50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000253 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000254 data = 0a50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000255 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110505814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000256 data = 0a50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000257 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000258 data = 0a58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000259 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025a data = 0a58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025c data = 0a58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110515814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025e data = 0a58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000025f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000260 data = 0a60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000261 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000262 data = 0a60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000263 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000264 data = 0a60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000265 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110525814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000266 data = 0a60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000267 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000268 data = 0a68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000269 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026a data = 0a68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026c data = 0a68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110535814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026e data = 0a68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000026f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000270 data = 0a70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000271 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000272 data = 0a70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000273 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000274 data = 0a70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000275 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110545814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000276 data = 0a70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000277 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000278 data = 0a78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000279 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027a data = 0a78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027c data = 0a78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110555814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027e data = 0a78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000027f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000280 data = 0a80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000281 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000282 data = 0a80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000283 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000284 data = 0a80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000285 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110565814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000286 data = 0a80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000287 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000288 data = 0a88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000289 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028a data = 0a88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028c data = 0a88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110575814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028e data = 0a88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000028f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000290 data = 0a90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000291 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000292 data = 0a90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000293 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000294 data = 0a90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000295 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110585814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000296 data = 0a90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000297 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000298 data = 0a98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000299 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029a data = 0a98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029c data = 0a98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110595814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029e data = 0a98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000029f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a0 data = 0aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a2 data = 0aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a4 data = 0aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110605814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a6 data = 0aa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a8 data = 0aa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002aa data = 0aa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ac data = 0aa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110615814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ae data = 0aa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b0 data = 0ab0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b2 data = 0ab0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b4 data = 0ab0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110625814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b6 data = 0ab0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b8 data = 0ab8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ba data = 0ab8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bc data = 0ab8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110635814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002be data = 0ab8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c0 data = 0ac0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c2 data = 0ac0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c4 data = 0ac0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110645814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c6 data = 0ac0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c8 data = 0ac8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ca data = 0ac8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cc data = 0ac8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110655814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ce data = 0ac8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d0 data = 0ad0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d2 data = 0ad0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d4 data = 0ad0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110665814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d6 data = 0ad0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d8 data = 0ad8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002da data = 0ad8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002dc data = 0ad8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110675814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002de data = 0ad8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e0 data = 0ae0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e2 data = 0ae0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e4 data = 0ae0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110685814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e6 data = 0ae0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e8 data = 0ae8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ea data = 0ae8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ec data = 0ae8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110695814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ee data = 0ae8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f0 data = 0af0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f2 data = 0af0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f4 data = 0af0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110705814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f6 data = 0af0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f8 data = 0af8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fa data = 0af8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fc data = 0af8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110715814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002fe data = 0af8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000300 data = 0b00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000302 data = 0b00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000304 data = 0b00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110725814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000306 data = 0b00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000308 data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030a data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030c data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110735814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030e data = 0b08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000310 data = 0b10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000312 data = 0b10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000314 data = 0b10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110745814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000316 data = 0b10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000318 data = 0b18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031a data = 0b18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031c data = 0b18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110755814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031e data = 0b18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000320 data = 0b20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000322 data = 0b20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000324 data = 0b20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110765814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000326 data = 0b20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000328 data = 0b28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032a data = 0b28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032c data = 0b28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110775814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032e data = 0b28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000330 data = 0b30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000332 data = 0b30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000334 data = 0b30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110785814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000336 data = 0b30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000338 data = 0b38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000339 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033a data = 0b38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033c data = 0b38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110795814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033e data = 0b38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000033f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000340 data = 0b40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000341 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000342 data = 0b40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000343 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000344 data = 0b40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000345 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110805814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000346 data = 0b40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000347 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000348 data = 0b48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034a data = 0b48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034c data = 0b48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110815814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034e data = 0b48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000350 data = 0b50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000351 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000352 data = 0b50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000353 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000354 data = 0b50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000355 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110825814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000356 data = 0b50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000357 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000358 data = 0b58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000359 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035a data = 0b58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035c data = 0b58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110835814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035e data = 0b58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000035f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000360 data = 0b60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000361 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000362 data = 0b60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000363 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000364 data = 0b60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000365 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110845814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000366 data = 0b60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000367 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000368 data = 0b68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036a data = 0b68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036c data = 0b68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110855814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036e data = 0b68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000370 data = 0b70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000372 data = 0b70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000374 data = 0b70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110865814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000376 data = 0b70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000378 data = 0b78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037a data = 0b78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037c data = 0b78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110875814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037e data = 0b78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000380 data = 0b80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000382 data = 0b80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000384 data = 0b80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110885814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000386 data = 0b80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000388 data = 0b88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038a data = 0b88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038c data = 0b88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110895814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038e data = 0b88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000390 data = 0b90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000392 data = 0b90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000394 data = 0b90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110905814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000396 data = 0b90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000398 data = 0b98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000399 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039a data = 0b98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039c data = 0b98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110915814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039e data = 0b98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000039f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a0 data = 0ba0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a2 data = 0ba0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a4 data = 0ba0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110925814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a6 data = 0ba0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a8 data = 0ba8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003aa data = 0ba8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ac data = 0ba8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110935814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ae data = 0ba8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b0 data = 0bb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b2 data = 0bb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b4 data = 0bb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110945814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b6 data = 0bb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b8 data = 0bb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ba data = 0bb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bc data = 0bb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110955814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003be data = 0bb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c0 data = 0bc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c2 data = 0bc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c4 data = 0bc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110965814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c6 data = 0bc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c8 data = 0bc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ca data = 0bc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cc data = 0bc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110975814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ce data = 0bc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d0 data = 0bd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d2 data = 0bd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d4 data = 0bd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110985814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d6 data = 0bd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d8 data = 0bd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003da data = 0bd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003dc data = 0bd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 110995814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003de data = 0bd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 110999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e0 data = 0be0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e2 data = 0be0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e4 data = 0be0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111005814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e6 data = 0be0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e8 data = 0be8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ea data = 0be8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ec data = 0be8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111015814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ee data = 0be8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f0 data = 0bf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f2 data = 0bf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f4 data = 0bf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f6 data = 0bf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f8 data = 0bf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fa data = 0bf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fc data = 0bf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003fe data = 0bf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111040814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111068314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111093314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111115814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111120814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111125814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111135814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111145814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111155814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111165814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111175814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111185814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111195814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111205814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000040 data = 0c40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000041 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000042 data = 0c40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000043 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000044 data = 0c40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000045 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111215814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000046 data = 0c40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000047 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000048 data = 0c48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000049 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004a data = 0c48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004c data = 0c48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111225814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004e data = 0c48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000004f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000050 data = 0c50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000051 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000052 data = 0c50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000053 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000054 data = 0c50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000055 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111235814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000056 data = 0c50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000057 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000058 data = 0c58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000059 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005a data = 0c58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005c data = 0c58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111245814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005e data = 0c58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000005f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000060 data = 0c60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000061 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000062 data = 0c60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000063 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000064 data = 0c60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000065 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111255814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000066 data = 0c60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000067 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000068 data = 0c68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006a data = 0c68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006c data = 0c68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111265814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006e data = 0c68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000070 data = 0c70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000072 data = 0c70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000074 data = 0c70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111275814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000076 data = 0c70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000078 data = 0c78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007a data = 0c78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007c data = 0c78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111285814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007e data = 0c78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000080 data = 0c80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000082 data = 0c80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000084 data = 0c80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111295814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000086 data = 0c80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000088 data = 0c88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008a data = 0c88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008c data = 0c88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111305814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008e data = 0c88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000090 data = 0c90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000092 data = 0c90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000094 data = 0c90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111315814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000096 data = 0c90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000098 data = 0c98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009a data = 0c98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009c data = 0c98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111325814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009e data = 0c98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000009f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a0 data = 0ca0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a2 data = 0ca0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a4 data = 0ca0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111335814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a6 data = 0ca0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a8 data = 0ca8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000aa data = 0ca8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ac data = 0ca8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111345814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ae data = 0ca8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b0 data = 0cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b2 data = 0cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b4 data = 0cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111355814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b6 data = 0cb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b8 data = 0cb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ba data = 0cb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bc data = 0cb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111365814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000be data = 0cb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c0 data = 0cc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c2 data = 0cc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c4 data = 0cc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111375814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c6 data = 0cc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c8 data = 0cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ca data = 0cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cc data = 0cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111385814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ce data = 0cc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d0 data = 0cd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d2 data = 0cd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d4 data = 0cd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111395814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d6 data = 0cd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d8 data = 0cd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000da data = 0cd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000dc data = 0cd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111405814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000de data = 0cd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e0 data = 0ce0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e2 data = 0ce0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e4 data = 0ce0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111415814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e6 data = 0ce0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e8 data = 0ce8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ea data = 0ce8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ec data = 0ce8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111425814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ee data = 0ce8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f0 data = 0cf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f2 data = 0cf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f4 data = 0cf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111435814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f6 data = 0cf0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f8 data = 0cf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fa data = 0cf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fc data = 0cf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111445814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000fe data = 0cf8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000100 data = 0d00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000102 data = 0d00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000104 data = 0d00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111455814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000106 data = 0d00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000108 data = 0d08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010a data = 0d08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010c data = 0d08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111465814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010e data = 0d08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000110 data = 0d10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000112 data = 0d10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000114 data = 0d10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111475814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000116 data = 0d10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000118 data = 0d18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011a data = 0d18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011c data = 0d18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111485814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011e data = 0d18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000120 data = 0d20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000122 data = 0d20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000124 data = 0d20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111495814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000126 data = 0d20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000128 data = 0d28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012a data = 0d28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012c data = 0d28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111505814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012e data = 0d28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000130 data = 0d30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000132 data = 0d30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000134 data = 0d30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111515814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000136 data = 0d30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000138 data = 0d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000139 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013a data = 0d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013c data = 0d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111525814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013e data = 0d38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000013f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000140 data = 0d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000141 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000142 data = 0d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000143 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000144 data = 0d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000145 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111535814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000146 data = 0d40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000147 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000148 data = 0d48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000149 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014a data = 0d48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014c data = 0d48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111545814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014e data = 0d48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000014f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000150 data = 0d50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000151 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000152 data = 0d50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000153 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000154 data = 0d50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000155 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111555814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000156 data = 0d50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000157 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000158 data = 0d58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000159 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015a data = 0d58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015c data = 0d58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111565814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015e data = 0d58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000015f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000160 data = 0d60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000161 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000162 data = 0d60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000163 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000164 data = 0d60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000165 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111575814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000166 data = 0d60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000167 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000168 data = 0d68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016a data = 0d68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016c data = 0d68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111585814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016e data = 0d68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000170 data = 0d70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000172 data = 0d70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000174 data = 0d70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111595814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000176 data = 0d70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000178 data = 0d78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017a data = 0d78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017c data = 0d78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111605814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017e data = 0d78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000180 data = 0d80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000182 data = 0d80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000184 data = 0d80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111615814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000186 data = 0d80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000188 data = 0d88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018a data = 0d88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018c data = 0d88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111625814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018e data = 0d88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000190 data = 0d90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000192 data = 0d90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000194 data = 0d90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111635814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000196 data = 0d90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000198 data = 0d98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000199 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019a data = 0d98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019c data = 0d98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111645814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019e data = 0d98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000019f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a0 data = 0da0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a2 data = 0da0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a4 data = 0da0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111655814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a6 data = 0da0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a8 data = 0da8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001aa data = 0da8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ac data = 0da8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111665814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ae data = 0da8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b0 data = 0db0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b2 data = 0db0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b4 data = 0db0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111675814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b6 data = 0db0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b8 data = 0db8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ba data = 0db8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bc data = 0db8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111685814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001be data = 0db8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c0 data = 0dc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c2 data = 0dc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c4 data = 0dc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111695814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c6 data = 0dc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c8 data = 0dc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ca data = 0dc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cc data = 0dc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111705814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ce data = 0dc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d0 data = 0dd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d2 data = 0dd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d4 data = 0dd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111715814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d6 data = 0dd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d8 data = 0dd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001da data = 0dd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001dc data = 0dd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111725814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001de data = 0dd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e0 data = 0de0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e2 data = 0de0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e4 data = 0de0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111735814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e6 data = 0de0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e8 data = 0de8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ea data = 0de8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ec data = 0de8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111745814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ee data = 0de8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f0 data = 0df0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f2 data = 0df0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f4 data = 0df0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f6 data = 0df0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f8 data = 0df8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fa data = 0df8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fc data = 0df8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001fe data = 0df8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111770814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111785814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 111790814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111795814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111805814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111815814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111825814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111835814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111845814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111855814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111865814.0 ps INFO: Write     bank 0 col 240, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111875814.0 ps INFO: Write     bank 0 col 248, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000240 data = 0e40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000241 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000242 data = 0e40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000243 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000244 data = 0e40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000245 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111885814.0 ps INFO: Write     bank 0 col 250, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000246 data = 0e40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000247 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000248 data = 0e48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000249 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024a data = 0e48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024c data = 0e48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111895814.0 ps INFO: Write     bank 0 col 258, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024e data = 0e48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000024f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000250 data = 0e50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000251 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000252 data = 0e50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000253 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000254 data = 0e50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000255 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111905814.0 ps INFO: Write     bank 0 col 260, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000256 data = 0e50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000257 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000258 data = 0e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000259 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025a data = 0e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025c data = 0e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111915814.0 ps INFO: Write     bank 0 col 268, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025e data = 0e58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000025f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000260 data = 0e60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000261 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000262 data = 0e60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000263 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000264 data = 0e60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000265 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111925814.0 ps INFO: Write     bank 0 col 270, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000266 data = 0e60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000267 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000268 data = 0e68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000269 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026a data = 0e68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026c data = 0e68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111935814.0 ps INFO: Write     bank 0 col 278, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026e data = 0e68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000026f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000270 data = 0e70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000271 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000272 data = 0e70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000273 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000274 data = 0e70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000275 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111945814.0 ps INFO: Write     bank 0 col 280, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000276 data = 0e70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000277 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000278 data = 0e78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000279 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027a data = 0e78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027c data = 0e78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111955814.0 ps INFO: Write     bank 0 col 288, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027e data = 0e78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000027f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000280 data = 0e80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000281 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000282 data = 0e80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000283 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000284 data = 0e80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000285 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111965814.0 ps INFO: Write     bank 0 col 290, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000286 data = 0e80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000287 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000288 data = 0e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000289 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028a data = 0e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028c data = 0e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111975814.0 ps INFO: Write     bank 0 col 298, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028e data = 0e88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000028f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000290 data = 0e90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000291 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000292 data = 0e90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000293 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000294 data = 0e90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000295 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111985814.0 ps INFO: Write     bank 0 col 2a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000296 data = 0e90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000297 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000298 data = 0e98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000299 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029a data = 0e98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029c data = 0e98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 111995814.0 ps INFO: Write     bank 0 col 2a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029e data = 0e98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000029f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 111999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a0 data = 0ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a2 data = 0ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a4 data = 0ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112005814.0 ps INFO: Write     bank 0 col 2b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a6 data = 0ea0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a8 data = 0ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002aa data = 0ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ac data = 0ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112015814.0 ps INFO: Write     bank 0 col 2b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ae data = 0ea8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b0 data = 0eb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b2 data = 0eb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b4 data = 0eb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112025814.0 ps INFO: Write     bank 0 col 2c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b6 data = 0eb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b8 data = 0eb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ba data = 0eb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bc data = 0eb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112035814.0 ps INFO: Write     bank 0 col 2c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002be data = 0eb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c0 data = 0ec0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c2 data = 0ec0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c4 data = 0ec0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112045814.0 ps INFO: Write     bank 0 col 2d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c6 data = 0ec0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c8 data = 0ec8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ca data = 0ec8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cc data = 0ec8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112055814.0 ps INFO: Write     bank 0 col 2d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ce data = 0ec8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d0 data = 0ed0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d2 data = 0ed0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d4 data = 0ed0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112065814.0 ps INFO: Write     bank 0 col 2e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d6 data = 0ed0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d8 data = 0ed8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002da data = 0ed8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002dc data = 0ed8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112075814.0 ps INFO: Write     bank 0 col 2e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002de data = 0ed8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e0 data = 0ee0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e2 data = 0ee0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e4 data = 0ee0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112085814.0 ps INFO: Write     bank 0 col 2f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e6 data = 0ee0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e8 data = 0ee8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ea data = 0ee8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ec data = 0ee8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112095814.0 ps INFO: Write     bank 0 col 2f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ee data = 0ee8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f0 data = 0ef0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f2 data = 0ef0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f4 data = 0ef0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112105814.0 ps INFO: Write     bank 0 col 300, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f6 data = 0ef0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f8 data = 0ef8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fa data = 0ef8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fc data = 0ef8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112115814.0 ps INFO: Write     bank 0 col 308, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002fe data = 0ef8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000002ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000300 data = 0f00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000301 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000302 data = 0f00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000303 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000304 data = 0f00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000305 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112125814.0 ps INFO: Write     bank 0 col 310, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000306 data = 0f00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000307 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000308 data = 0f08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000309 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030a data = 0f08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030c data = 0f08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112135814.0 ps INFO: Write     bank 0 col 318, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030e data = 0f08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000030f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000310 data = 0f10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000311 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000312 data = 0f10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000313 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000314 data = 0f10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000315 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112145814.0 ps INFO: Write     bank 0 col 320, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000316 data = 0f10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000317 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000318 data = 0f18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000319 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031a data = 0f18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031c data = 0f18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112155814.0 ps INFO: Write     bank 0 col 328, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031e data = 0f18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000031f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000320 data = 0f20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000321 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000322 data = 0f20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000323 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000324 data = 0f20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000325 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112165814.0 ps INFO: Write     bank 0 col 330, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000326 data = 0f20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000327 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000328 data = 0f28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000329 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032a data = 0f28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032c data = 0f28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112175814.0 ps INFO: Write     bank 0 col 338, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032e data = 0f28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000032f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000330 data = 0f30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000331 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000332 data = 0f30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000333 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000334 data = 0f30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000335 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112185814.0 ps INFO: Write     bank 0 col 340, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000336 data = 0f30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000337 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000338 data = 0f38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000339 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033a data = 0f38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033c data = 0f38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112195814.0 ps INFO: Write     bank 0 col 348, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033e data = 0f38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000033f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000340 data = 0f40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000341 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000342 data = 0f40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000343 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000344 data = 0f40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000345 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112205814.0 ps INFO: Write     bank 0 col 350, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000346 data = 0f40
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000347 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000348 data = 0f48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000349 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034a data = 0f48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034c data = 0f48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112215814.0 ps INFO: Write     bank 0 col 358, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034e data = 0f48
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000034f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000350 data = 0f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000351 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000352 data = 0f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000353 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000354 data = 0f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000355 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112225814.0 ps INFO: Write     bank 0 col 360, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000356 data = 0f50
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000357 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000358 data = 0f58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000359 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035a data = 0f58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035c data = 0f58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112235814.0 ps INFO: Write     bank 0 col 368, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035e data = 0f58
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000035f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000360 data = 0f60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000361 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000362 data = 0f60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000363 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000364 data = 0f60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000365 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112245814.0 ps INFO: Write     bank 0 col 370, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000366 data = 0f60
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000367 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000368 data = 0f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000369 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036a data = 0f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036c data = 0f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112255814.0 ps INFO: Write     bank 0 col 378, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036e data = 0f68
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000036f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000370 data = 0f70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000371 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000372 data = 0f70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000373 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000374 data = 0f70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000375 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112265814.0 ps INFO: Write     bank 0 col 380, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000376 data = 0f70
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000377 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000378 data = 0f78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000379 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037a data = 0f78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037c data = 0f78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112275814.0 ps INFO: Write     bank 0 col 388, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037e data = 0f78
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000037f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000380 data = 0f80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000381 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000382 data = 0f80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000383 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000384 data = 0f80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000385 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112285814.0 ps INFO: Write     bank 0 col 390, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000386 data = 0f80
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000387 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000388 data = 0f88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000389 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038a data = 0f88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038c data = 0f88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112295814.0 ps INFO: Write     bank 0 col 398, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038e data = 0f88
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000038f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000390 data = 0f90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000391 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000392 data = 0f90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000393 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000394 data = 0f90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000395 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112305814.0 ps INFO: Write     bank 0 col 3a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000396 data = 0f90
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000397 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000398 data = 0f98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000399 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039a data = 0f98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039c data = 0f98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112315814.0 ps INFO: Write     bank 0 col 3a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039e data = 0f98
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000039f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a0 data = 0fa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a2 data = 0fa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a4 data = 0fa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112325814.0 ps INFO: Write     bank 0 col 3b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a6 data = 0fa0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a8 data = 0fa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003aa data = 0fa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ac data = 0fa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112335814.0 ps INFO: Write     bank 0 col 3b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ae data = 0fa8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b0 data = 0fb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b2 data = 0fb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b4 data = 0fb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112345814.0 ps INFO: Write     bank 0 col 3c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b6 data = 0fb0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b8 data = 0fb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ba data = 0fb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bc data = 0fb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112355814.0 ps INFO: Write     bank 0 col 3c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003be data = 0fb8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c0 data = 0fc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c2 data = 0fc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c4 data = 0fc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112365814.0 ps INFO: Write     bank 0 col 3d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c6 data = 0fc0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c8 data = 0fc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ca data = 0fc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cc data = 0fc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112375814.0 ps INFO: Write     bank 0 col 3d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ce data = 0fc8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d0 data = 0fd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d2 data = 0fd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d4 data = 0fd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112385814.0 ps INFO: Write     bank 0 col 3e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d6 data = 0fd0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d8 data = 0fd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003da data = 0fd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003dc data = 0fd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112395814.0 ps INFO: Write     bank 0 col 3e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003de data = 0fd8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e0 data = 0fe0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e2 data = 0fe0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e4 data = 0fe0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112405814.0 ps INFO: Write     bank 0 col 3f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e6 data = 0fe0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e8 data = 0fe8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ea data = 0fe8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ec data = 0fe8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112415814.0 ps INFO: Write     bank 0 col 3f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ee data = 0fe8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f0 data = 0ff0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f2 data = 0ff0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f4 data = 0ff0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f6 data = 0ff0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f8 data = 0ff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fa data = 0ff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fc data = 0ff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003fe data = 0ff8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 000003ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 112440814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112468314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112493314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112515814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 112520814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112525814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112535814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112545814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112555814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112565814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112575814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112585814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112595814.0 ps INFO: Write     bank 0 col 040, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112605814.0 ps INFO: Write     bank 0 col 048, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000040 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000041 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000042 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000043 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000044 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000045 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112615814.0 ps INFO: Write     bank 0 col 050, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000046 data = 0040
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000047 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000048 data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000049 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004a data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004c data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112625814.0 ps INFO: Write     bank 0 col 058, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004e data = 0048
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000004f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000050 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000051 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000052 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000053 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000054 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000055 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112635814.0 ps INFO: Write     bank 0 col 060, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000056 data = 0050
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000057 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000058 data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000059 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005a data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005c data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112645814.0 ps INFO: Write     bank 0 col 068, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005e data = 0058
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000005f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000060 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000061 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000062 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000063 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000064 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000065 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112655814.0 ps INFO: Write     bank 0 col 070, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000066 data = 0060
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000067 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000068 data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000069 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006a data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006c data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112665814.0 ps INFO: Write     bank 0 col 078, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006e data = 0068
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000006f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000070 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000071 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000072 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000073 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000074 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000075 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112675814.0 ps INFO: Write     bank 0 col 080, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000076 data = 0070
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000077 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000078 data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000079 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007a data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007c data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112685814.0 ps INFO: Write     bank 0 col 088, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007e data = 0078
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000007f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000080 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000081 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000082 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000083 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000084 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000085 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112695814.0 ps INFO: Write     bank 0 col 090, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000086 data = 0080
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000087 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000088 data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000089 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008a data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008c data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112705814.0 ps INFO: Write     bank 0 col 098, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008e data = 0088
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000008f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000090 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000091 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000092 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000093 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000094 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000095 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112715814.0 ps INFO: Write     bank 0 col 0a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000096 data = 0090
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000097 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000098 data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000099 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009a data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009c data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112725814.0 ps INFO: Write     bank 0 col 0a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009e data = 0098
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000009f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a0 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a2 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a4 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112735814.0 ps INFO: Write     bank 0 col 0b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a6 data = 00a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a8 data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000aa data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ac data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112745814.0 ps INFO: Write     bank 0 col 0b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ae data = 00a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b0 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b2 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b4 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112755814.0 ps INFO: Write     bank 0 col 0c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b6 data = 00b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b8 data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ba data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bc data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112765814.0 ps INFO: Write     bank 0 col 0c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000be data = 00b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c0 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c2 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c4 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112775814.0 ps INFO: Write     bank 0 col 0d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c6 data = 00c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c8 data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ca data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cc data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112785814.0 ps INFO: Write     bank 0 col 0d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ce data = 00c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d0 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d2 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d4 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112795814.0 ps INFO: Write     bank 0 col 0e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d6 data = 00d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d8 data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000da data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dc data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112805814.0 ps INFO: Write     bank 0 col 0e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000de data = 00d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e0 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e2 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e4 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112815814.0 ps INFO: Write     bank 0 col 0f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e6 data = 00e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e8 data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ea data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ec data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112825814.0 ps INFO: Write     bank 0 col 0f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ee data = 00e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f0 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f2 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f4 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112835814.0 ps INFO: Write     bank 0 col 100, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f6 data = 00f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f8 data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fa data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fc data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112845814.0 ps INFO: Write     bank 0 col 108, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000fe data = 00f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000000ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000100 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000101 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000102 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000103 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000104 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000105 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112855814.0 ps INFO: Write     bank 0 col 110, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000106 data = 0100
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000107 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000108 data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000109 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010a data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010c data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112865814.0 ps INFO: Write     bank 0 col 118, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010e data = 0108
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000010f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000110 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000111 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000112 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000113 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000114 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000115 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112875814.0 ps INFO: Write     bank 0 col 120, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000116 data = 0110
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000117 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000118 data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000119 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011a data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011c data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112885814.0 ps INFO: Write     bank 0 col 128, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011e data = 0118
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000011f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000120 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000121 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000122 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000123 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000124 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000125 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112895814.0 ps INFO: Write     bank 0 col 130, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000126 data = 0120
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000127 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000128 data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000129 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012a data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012c data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112905814.0 ps INFO: Write     bank 0 col 138, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012e data = 0128
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000012f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000130 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000131 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000132 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000133 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000134 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000135 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112915814.0 ps INFO: Write     bank 0 col 140, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000136 data = 0130
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000137 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000138 data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000139 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013a data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013c data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112925814.0 ps INFO: Write     bank 0 col 148, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013e data = 0138
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000013f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000140 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000141 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000142 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000143 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000144 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000145 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112935814.0 ps INFO: Write     bank 0 col 150, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000146 data = 0140
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000147 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000148 data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000149 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014a data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014c data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112945814.0 ps INFO: Write     bank 0 col 158, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014e data = 0148
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000014f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000150 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000151 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000152 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000153 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000154 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000155 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112955814.0 ps INFO: Write     bank 0 col 160, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000156 data = 0150
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000157 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000158 data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000159 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015a data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015c data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112965814.0 ps INFO: Write     bank 0 col 168, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015e data = 0158
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000015f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000160 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000161 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000162 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000163 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000164 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000165 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112975814.0 ps INFO: Write     bank 0 col 170, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000166 data = 0160
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000167 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000168 data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000169 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016a data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016c data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112985814.0 ps INFO: Write     bank 0 col 178, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016e data = 0168
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000016f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000170 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000171 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000172 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000173 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000174 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000175 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 112995814.0 ps INFO: Write     bank 0 col 180, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000176 data = 0170
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000177 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 112999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000178 data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000179 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017a data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017c data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113005814.0 ps INFO: Write     bank 0 col 188, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017e data = 0178
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000017f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000180 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000181 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000182 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000183 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000184 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000185 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113015814.0 ps INFO: Write     bank 0 col 190, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000186 data = 0180
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000187 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000188 data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000189 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018a data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018c data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113025814.0 ps INFO: Write     bank 0 col 198, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018e data = 0188
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000018f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000190 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000191 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000192 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000193 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000194 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000195 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113035814.0 ps INFO: Write     bank 0 col 1a0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000196 data = 0190
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000197 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000198 data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000199 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019a data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019c data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113045814.0 ps INFO: Write     bank 0 col 1a8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019e data = 0198
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000019f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a0 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a2 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a4 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113055814.0 ps INFO: Write     bank 0 col 1b0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a6 data = 01a0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a8 data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001a9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001aa data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ab data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ac data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ad data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113065814.0 ps INFO: Write     bank 0 col 1b8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ae data = 01a8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001af data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b0 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b2 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b4 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113075814.0 ps INFO: Write     bank 0 col 1c0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b6 data = 01b0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b8 data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001b9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ba data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bc data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113085814.0 ps INFO: Write     bank 0 col 1c8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001be data = 01b8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001bf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c0 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c2 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c4 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113095814.0 ps INFO: Write     bank 0 col 1d0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c6 data = 01c0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c8 data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001c9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ca data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cc data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113105814.0 ps INFO: Write     bank 0 col 1d8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ce data = 01c8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001cf data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d0 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d2 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d4 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113115814.0 ps INFO: Write     bank 0 col 1e0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d6 data = 01d0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d8 data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001d9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001da data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001db data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dc data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001dd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113125814.0 ps INFO: Write     bank 0 col 1e8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001de data = 01d8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001df data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e0 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e2 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e4 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113135814.0 ps INFO: Write     bank 0 col 1f0, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e6 data = 01e0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e8 data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001e9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ea data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001eb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ec data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ed data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113145814.0 ps INFO: Write     bank 0 col 1f8, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ee data = 01e8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ef data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f0 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f1 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f2 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f3 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f4 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f5 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f6 data = 01f0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f7 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f8 data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001f9 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fa data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fb data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fc data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fd data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001fe data = 01f8
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 000001ff data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 113170814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113185814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113195814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113205814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113215814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113225814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113235814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113245814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113255814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113298314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113323314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113345814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113355814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113359564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113360814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113362064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113363314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113364564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113365814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113365814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113367064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113368314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113369564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113370814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113372064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113373314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113374564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113375814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113375814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113377064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113378314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113379564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113380814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113382064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113383314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113384564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113385814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113385814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113387064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113388314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113389564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113390814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113392064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113393314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113394564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113395814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113395814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113397064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113398314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113399564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113400814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113402064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113403314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113404564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113405814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113405814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113407064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113408314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113409564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113410814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113412064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113413314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113414564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113415814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113415814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113417064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113418314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113419564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113420814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113422064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113423314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113424564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113425814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113427064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113428314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113429564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113430814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113432064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113433314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113434564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113435814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113437064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113438314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113458314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113483314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113505814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113515814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113519564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113520814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113522064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113523314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113524564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113525814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113525814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113527064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113528314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113529564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113530814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113532064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113533314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113534564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113535814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113535814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113537064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113538314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113539564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113540814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113542064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113543314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113544564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113545814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113545814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113547064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113548314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113549564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113550814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113552064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113553314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113554564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113555814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113555814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113557064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113558314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113559564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113560814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113562064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113563314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113564564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113565814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113565814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113567064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113568314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113569564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113570814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113572064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113573314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113574564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113575814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113575814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113577064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113578314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113579564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113580814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113582064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113583314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113584564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113585814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113587064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113588314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113589564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113590814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113592064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113593314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113594564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113595814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113597064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113598314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113618314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113643314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113675814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113679564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113680814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113682064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113683314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113684564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113685814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113685814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113687064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113688314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113689564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113690814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113692064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113693314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113694564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113695814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113695814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113697064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113698314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113699564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113700814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113702064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113703314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113704564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113705814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113705814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113707064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113708314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113709564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113710814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113712064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113713314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113714564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113715814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113715814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113717064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113718314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113719564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113720814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113722064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113723314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113724564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113725814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113725814.0 ps INFO: Read      bank 0 col 030, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113727064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113728314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113729564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113730814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113732064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113733314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113734564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113735814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 113735814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113737064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113738314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113739564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113740814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113742064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113743314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113744564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113745814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113747064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 113748314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 113783314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114043314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114065814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114075814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114079564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114080814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114082064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114083314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114084564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114085814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114085814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114087064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114088314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114089564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114090814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114092064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114093314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114094564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114095814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114095814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114097064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114098314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114099564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114100814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114102064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114103314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114104564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114105814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114105814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114107064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114108314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114109564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114110814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114112064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114113314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114114564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114115814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114115814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114117064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114118314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114119564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114120814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114122064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114123314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114124564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114125814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114125814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114127064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114128314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114129564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114130814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114132064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114133314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114134564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114135814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114135814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114137064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114138314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114139564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114140814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114142064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114143314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114144564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114145814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114145814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114147064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114148314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114149564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114150814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114152064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114153314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114154564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114155814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114157064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114158314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114159564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114160814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114162064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114163314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114164564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114165814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114167064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114168314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114188314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114213314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114235814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114245814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114249564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114250814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114252064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114253314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114254564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114255814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114255814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114257064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114258314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114259564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114260814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114262064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114263314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114264564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114265814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114265814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114267064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114268314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114269564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114270814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114272064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114273314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114274564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114275814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114275814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114277064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114278314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114279564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114280814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114282064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114283314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114284564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114285814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114285814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114287064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114288314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114289564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114290814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114292064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114293314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114294564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114295814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114295814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114297064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114298314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114299564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114300814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114302064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114303314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114304564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114305814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114305814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114307064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114308314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114348314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114373314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114395814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114405814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114409564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114410814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114412064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114413314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114414564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114415814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114415814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114417064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114418314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114419564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114420814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114422064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114423314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114424564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114425814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114425814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114427064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114428314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114429564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114430814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114432064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114433314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114434564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114435814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114435814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114437064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114438314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114439564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114440814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114442064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114443314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114444564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114445814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114445814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114447064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114448314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114449564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114450814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114452064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114453314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114454564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114455814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114455814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114457064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114458314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114459564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114460814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114462064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114463314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114464564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114465814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114465814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114467064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114468314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114469564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114470814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114472064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114473314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114474564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114475814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114477064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114478314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114508314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114533314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114555814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114565814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114575814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114585814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114595814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114605814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114615814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114625814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114668314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114693314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114715814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 114720814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114725814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114735814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114745814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114755814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114765814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114775814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114785814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 114810814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114838314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114863314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114885814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114895814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114899564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114900814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114902064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114903314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114904564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114905814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114905814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114907064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114908314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114909564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114910814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114912064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114913314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114914564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114915814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114915814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114917064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114918314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114919564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114920814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114922064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114923314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114924564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114925814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114925814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114927064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114928314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114929564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114930814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114932064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114933314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114934564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114935814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114935814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114937064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114938314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114939564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114940814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114942064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114943314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114944564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114945814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114945814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114947064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114948314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114949564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114950814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114952064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114953314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114954564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114955814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114955814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114957064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114958314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114959564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114960814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114962064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114963314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114964564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114965814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114967064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114968314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114969564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114970814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114972064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114973314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114974564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114975814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114977064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 114978314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 114998314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115023314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115045814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115050814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115055814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115065814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115075814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115085814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115095814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115105814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115115814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115140814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115168314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115193314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115215814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115225814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115229564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115230814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115232064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115233314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115234564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115235814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115235814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115237064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115238314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115239564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115240814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115242064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115243314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115244564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115245814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115245814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115247064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115248314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115249564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115250814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115252064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115253314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115254564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115255814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115255814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115257064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115258314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115259564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115260814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115262064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115263314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115264564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115265814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115265814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115267064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115268314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115269564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115270814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115272064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115273314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115274564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115275814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115275814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115277064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115278314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115279564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115280814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115282064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115283314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115284564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115285814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115285814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115287064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115288314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115289564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115290814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115292064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115293314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115294564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115295814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115297064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115298314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115299564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115300814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115302064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115303314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115304564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115305814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115307064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115308314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115328314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115353314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115375814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115380814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115385814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115395814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115405814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115415814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115425814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115435814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115445814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 115470814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115498314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115523314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115545814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115555814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115559564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115560814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115562064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115563314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115564564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115565814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115565814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115567064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115568314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115569564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115570814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115572064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115573314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115574564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115575814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115575814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115577064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115578314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115579564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115580814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115582064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115583314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115584564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115585814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115585814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115587064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115588314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115589564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115590814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115592064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115593314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115594564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115595814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115595814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115597064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115598314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115599564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115600814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115602064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115603314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115604564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115605814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115605814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115607064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115608314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115609564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115610814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115612064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115613314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115614564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115615814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115615814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115617064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115618314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115619564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115620814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115622064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115623314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115624564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115625814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115627064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115628314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115629564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115630814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115632064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115633314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115634564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115635814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115637064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115638314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115658314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115683314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115705814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115715814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115719564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115720814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115722064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115723314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115724564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115725814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115725814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115727064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115728314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115729564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115730814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115732064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115733314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115734564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115735814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115735814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115737064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115738314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115739564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115740814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115742064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115743314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115744564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115745814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115745814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115747064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115748314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115749564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115750814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115752064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115753314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115754564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115755814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115755814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115757064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115758314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115759564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115760814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115762064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115763314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115764564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115765814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115765814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115767064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115768314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115769564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115770814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115772064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115773314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115774564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115775814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115775814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115777064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115778314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115779564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115780814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115782064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115783314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115784564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115785814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115787064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115788314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115789564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115790814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115792064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115793314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115794564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115795814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115797064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115798314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115818314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115843314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115865814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115875814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115885814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115895814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115905814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115915814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115925814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115935814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 115958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 115978314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116003314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116025814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116035814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116045814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116055814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116065814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116075814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116085814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116095814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116138314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116163314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116185814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116195814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116199564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116200814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116202064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116203314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116204564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116205814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116205814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116207064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116208314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116209564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116210814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116212064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116213314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116214564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116215814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116215814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116217064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116218314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116219564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116220814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116222064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116223314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116224564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116225814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116225814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116227064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116228314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116229564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116230814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116232064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116233314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116234564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116235814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116235814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116237064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116238314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116239564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116240814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116242064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116243314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116244564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116245814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116245814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116247064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116248314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116249564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116250814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116252064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116253314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116254564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116255814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116255814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116257064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116258314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116259564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116260814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116262064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116263314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116264564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116265814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116267064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116268314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116269564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116270814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116272064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116273314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116274564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116275814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116277064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116278314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116298314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116323314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116345814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116355814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116359564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116360814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116362064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116363314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116364564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116365814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116365814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116367064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116368314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116369564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116370814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116372064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116373314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116374564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116375814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116375814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116377064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116378314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116379564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116380814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116382064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116383314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116384564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116385814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116385814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116387064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116388314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116389564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116390814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116392064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116393314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116394564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116395814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116395814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116397064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116398314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116399564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116400814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116402064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116403314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116404564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116405814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116405814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116407064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116408314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116409564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116410814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116412064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116413314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116414564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116415814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116415814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116417064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116418314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116419564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116420814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116422064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116423314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116424564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116425814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116427064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116428314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116429564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116430814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116432064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116433314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116434564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116435814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116437064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116438314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116458314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116483314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116505814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116515814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116519564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116520814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116522064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116523314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116524564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116525814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116525814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116527064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116528314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116529564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116530814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116532064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116533314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116534564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116535814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116535814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116537064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116538314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116539564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116540814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116542064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116543314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116544564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116545814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116545814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116547064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116548314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116549564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116550814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116552064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116553314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116554564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116555814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116555814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116557064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116558314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116559564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116560814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116562064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116563314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116564564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116565814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116565814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116567064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116568314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116569564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116570814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116572064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116573314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116574564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116575814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116575814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116577064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116578314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116579564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116580814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116582064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116583314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116584564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116585814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116587064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116588314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116589564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116590814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116592064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116593314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116594564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116595814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116597064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116598314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116618314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116643314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116665814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116675814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116679564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116680814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116682064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116683314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116684564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116685814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116685814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116687064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116688314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116689564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116690814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116692064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116693314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116694564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116695814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116695814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116697064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116698314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116699564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116700814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116702064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116703314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116704564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116705814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116705814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116707064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116708314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116709564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116710814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116712064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116713314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116714564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116715814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116715814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116717064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116718314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116719564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116720814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116722064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116723314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116724564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116725814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116725814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116727064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116728314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116729564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116730814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116732064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116733314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116734564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116735814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116735814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116737064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116738314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116739564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116740814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116742064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116743314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116744564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116745814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116747064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116748314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116749564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116750814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116752064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116753314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116754564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116755814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116757064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116758314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116778314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116803314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116825814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116835814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116839564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116840814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116842064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116843314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116844564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116845814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116845814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116847064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116848314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116849564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116850814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116852064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116853314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116854564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116855814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116855814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116857064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116858314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116859564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116860814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116862064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116863314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116864564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116865814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116865814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116867064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116868314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116869564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116870814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116872064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116873314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116874564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116875814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116875814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116877064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116878314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116879564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116880814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116882064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116883314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116884564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116885814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116885814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116887064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116888314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116889564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116890814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116892064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116893314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116894564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116895814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116895814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116897064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116898314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116899564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116900814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116902064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116903314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116904564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116905814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116907064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116908314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116909564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116910814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116912064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116913314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116914564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116915814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116917064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116918314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116938314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116963314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116985814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 116995814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 116999564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117000814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117002064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117003314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117004564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117005814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117005814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117007064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117008314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117009564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117010814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117012064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117013314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117014564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117015814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117015814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117017064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117018314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117019564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117020814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117022064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117023314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117024564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117025814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117025814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117027064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117028314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117029564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117030814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117032064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117033314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117034564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117035814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117035814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117037064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117038314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117039564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117040814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117042064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117043314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117044564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117045814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117045814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117047064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117048314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117049564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117050814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117052064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117053314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117054564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117055814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117055814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117057064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117058314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117059564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117060814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117062064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117063314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117064564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117065814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117067064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117068314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117069564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117070814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117072064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117073314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117074564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117075814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117077064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117078314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117098314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117123314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117145814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117150814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117155814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117165814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117175814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117185814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117195814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117205814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117215814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117240814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117255814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117260814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117265814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117275814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117285814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117295814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117305814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117315814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117325814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117350814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117378314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117403314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117425814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117430814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117435814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117445814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117455814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117465814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117475814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117485814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117495814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117520814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117535814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117545814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117549564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117550814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117552064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117553314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117554564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117555814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117555814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117557064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117558314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117559564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117560814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117562064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117563314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117564564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117565814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117565814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117567064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117568314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117569564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117570814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117572064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117573314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117574564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117575814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117575814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117577064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117578314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117579564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117580814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117582064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117583314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117584564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117585814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117585814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117587064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117588314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117589564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117590814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117592064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117593314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117594564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117595814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117595814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117597064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117598314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117599564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117600814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117602064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117603314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117604564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117605814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117605814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117607064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117608314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117609564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117610814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117612064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117613314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117614564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117615814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117617064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117618314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117619564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117620814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117622064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117623314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117624564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117625814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117627064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117628314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117648314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117673314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117695814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117705814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117709564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117710814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117712064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117713314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117714564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117715814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117715814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117717064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117718314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117719564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117720814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117722064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117723314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117724564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117725814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117725814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117727064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117728314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117729564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117730814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117732064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117733314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117734564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117735814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117735814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117737064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117738314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117739564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117740814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117742064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117743314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117744564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117745814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117745814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117747064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117748314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117749564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117750814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117752064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117753314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117754564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117755814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117755814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117757064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117758314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117759564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117760814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117762064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117763314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117764564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117765814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117765814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117767064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117768314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117769564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117770814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117772064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117773314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117774564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117775814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117777064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117778314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117779564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117780814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117782064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117783314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117784564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117785814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117787064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117788314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117808314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117833314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117855814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117860814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117865814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117875814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117885814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117895814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117905814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117915814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117925814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 117948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 117950814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 117978314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118003314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118025814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 118030814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118035814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118045814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118055814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118065814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118075814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118085814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118095814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 118120814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118135814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118145814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118149564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118150814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118152064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118153314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118154564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118155814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118155814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118157064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118158314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118159564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118160814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118162064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118163314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118164564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118165814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118165814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118167064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118168314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118169564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118170814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118172064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118173314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118174564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118175814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118175814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118177064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118178314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118179564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118180814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118182064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118183314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118184564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118185814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118185814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118187064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118188314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118189564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118190814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118192064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118193314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118194564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118195814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118195814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118197064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118198314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118199564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118200814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118202064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118203314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118204564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118205814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118205814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118207064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118208314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118209564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118210814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118212064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118213314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118214564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118215814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118217064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118218314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118219564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118220814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118222064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118223314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118224564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118225814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118227064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118228314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118248314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118273314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118295814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118305814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118315814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118325814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118335814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118345814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118355814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118365814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118408314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118433314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118455814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118465814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118475814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118485814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118495814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118505814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118515814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118525814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118568314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118593314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118615814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118625814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118629564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118630814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118632064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118633314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118634564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118635814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118635814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118637064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118638314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118639564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118640814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118642064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118643314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118644564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118645814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118645814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118647064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118648314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118649564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118650814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118652064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118655814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118665814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118675814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118685814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118688314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118689564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118690814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118692064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118693314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118694564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118695814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118697064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118698314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118699564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118700814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118702064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118703314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118704564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118705814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118707064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118708314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118728314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118753314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118775814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118785814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118789564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118790814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118792064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118793314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118794564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118795814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118795814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118797064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118798314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118799564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118800814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118802064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118803314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118804564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118805814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118805814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118807064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118808314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118809564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118810814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118812064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118813314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118814564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118815814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118815814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118817064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118818314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118819564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118820814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118822064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118823314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118824564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118825814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118825814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118827064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118828314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118829564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118830814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118832064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118833314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118834564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118835814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118835814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118837064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118838314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118845814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118859564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118860814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118862064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118863314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118864564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118865814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118867064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118868314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118888314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118913314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118935814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118945814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118949564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118950814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118952064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118953314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118954564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118955814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118955814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118957064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118958314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118959564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118960814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118962064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118963314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118964564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118965814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118965814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118967064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118968314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118969564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118970814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118972064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118973314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118974564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118975814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118975814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118977064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118978314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118979564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118980814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118982064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118983314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118984564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118985814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118985814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118987064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118988314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118989564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118990814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118992064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118993314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118994564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118995814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 118995814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118997064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118998314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 118999564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119000814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119002064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119003314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119004564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119005814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119005814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119007064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119008314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119009564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119010814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119012064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119013314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119014564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119015814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119017064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119018314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119019564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119020814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119022064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119023314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119024564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119025814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119027064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119028314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119048314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119073314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119095814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119105814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119109564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119110814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119112064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119113314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119114564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119115814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119115814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119117064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119118314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119119564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119120814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119122064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119123314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119124564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119125814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119125814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119127064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119128314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119129564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119130814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119132064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119133314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119134564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119135814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119135814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119137064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119138314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119139564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119140814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119142064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119143314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119144564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119145814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119145814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119147064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119148314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119149564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119150814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119152064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119153314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119154564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119155814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119155814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119157064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119158314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119159564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119160814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119162064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119163314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119164564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119165814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119165814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119167064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119168314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119169564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119170814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119172064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119173314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119174564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119175814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119177064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119178314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119179564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119180814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119182064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119183314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119184564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119185814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119187064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119188314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119208314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119233314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119255814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119265814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119269564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119270814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119272064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119273314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119274564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119275814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119275814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119277064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119278314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119279564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119280814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119282064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119283314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119284564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119285814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119285814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119287064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119288314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119289564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119290814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119292064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119293314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119294564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119295814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119295814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119297064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119298314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119299564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119300814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119302064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119303314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119304564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119305814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119305814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119307064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119308314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119315814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119325814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119329564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119330814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119332064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119333314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119334564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119335814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119337064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119338314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119339564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119340814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119342064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119343314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119344564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119345814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119347064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119348314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119368314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119393314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119415814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119425814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119429564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119430814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119432064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119433314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119434564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119435814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119435814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119437064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119438314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119439564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119440814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119442064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119443314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119444564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119445814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119445814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119447064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119448314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119449564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119450814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119452064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119453314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119454564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119455814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119455814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119457064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119458314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119459564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119460814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119462064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119463314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119464564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119465814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119465814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119467064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119468314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119469564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119470814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119472064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119473314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119474564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119475814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119475814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119477064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119478314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119485814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119499564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119500814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119502064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119503314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119504564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119505814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119507064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119508314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119528314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119553314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119575814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119585814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119595814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119605814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119615814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119625814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119635814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119645814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119688314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119713314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119735814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119745814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119755814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119765814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119775814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119785814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119795814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119805814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119848314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119873314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119895814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 119900814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119905814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119915814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119925814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119935814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119945814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119955814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 119965814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 119988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 119990814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120005814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120015814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120019564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120020814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120022064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120023314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120024564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120025814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120025814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120027064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120028314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120029564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120030814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120032064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120033314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120034564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120035814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120035814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120037064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120038314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120039564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120040814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120042064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120043314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120044564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120045814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120045814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120047064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120048314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120049564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120050814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120052064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120053314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120054564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120055814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120055814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120057064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120058314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120059564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120060814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120062064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120063314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120064564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120065814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120065814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120067064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120068314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120069564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120070814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120072064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120073314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120074564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120075814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120075814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120077064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120078314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120079564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120080814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120082064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120083314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120084564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120085814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120087064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120088314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120089564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120090814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120092064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120093314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120094564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120095814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120097064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120098314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120118314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120143314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120165814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120175814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120179564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120180814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120182064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120183314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120184564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120185814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120185814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120187064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120188314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120189564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120190814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120192064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120193314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120194564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120195814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120195814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120197064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120198314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120199564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120200814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120202064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120203314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120204564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120205814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120205814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120207064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120208314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120209564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120210814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120212064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120213314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120214564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120215814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120215814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120217064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120218314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120219564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120220814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120222064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120223314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120224564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120225814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120225814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120227064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120228314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120229564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120230814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120232064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120233314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120234564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120235814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120235814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120237064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120238314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120239564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120240814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120242064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120243314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120244564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120245814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120247064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120248314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120249564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120250814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120252064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120253314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120254564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120255814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120257064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120258314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120278314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120303314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120325814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 120330814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120335814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120345814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120355814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120365814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120375814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120385814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120395814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 120420814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120448314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120473314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120495814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120505814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120509564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120510814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120512064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120513314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120514564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120515814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120515814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120517064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120518314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120519564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120520814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120522064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120523314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120524564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120525814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120525814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120527064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120528314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120529564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120530814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120532064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120533314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120534564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120535814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120535814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120537064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120538314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120539564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120540814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120542064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120543314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120544564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120545814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120545814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120547064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120548314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120549564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120550814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120552064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120553314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120554564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120555814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120555814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120557064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120558314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120559564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120560814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120562064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120563314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120564564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120565814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120565814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120567064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120568314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120569564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120570814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120572064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120573314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120574564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120575814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120577064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120578314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120579564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120580814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120582064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120583314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120584564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120585814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120587064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120588314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120608314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120633314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120655814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 120660814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120665814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120675814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120685814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120695814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120705814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120715814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120725814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 120750814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120778314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120803314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120825814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120835814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120845814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120855814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120865814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120875814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120885814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120895814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120938314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120963314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120985814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 120995814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 120999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121005814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121015814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121025814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121035814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121045814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121055814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121098314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121123314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121145814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121155814.0 ps INFO: Read      bank 0 col 008, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121159564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121160814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121162064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121163314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121164564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121165814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 121165814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121167064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121168314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121169564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121170814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121172064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121173314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121174564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121175814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121177064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121178314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121213314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121473314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121495814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121505814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121509564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121510814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121512064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121513314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121514564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121515814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121515814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121517064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121518314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121519564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121520814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121522064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121523314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121524564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121525814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121525814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121527064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121528314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121529564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121530814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121532064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121533314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121534564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121535814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121535814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121537064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121538314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121539564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121540814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121542064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121543314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121544564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121545814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121545814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121547064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121548314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121549564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121550814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121552064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121553314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121554564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121555814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121557064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121558314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121559564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121560814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121562064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121563314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121564564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121565814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121567064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121568314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121588314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121613314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121635814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121645814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121649564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121650814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121652064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121655814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121665814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121675814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121685814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121688314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121689564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121690814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121692064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121693314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121694564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121695814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121695814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121697064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121698314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121699564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121700814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121702064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121703314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121704564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121705814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121705814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121707064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121708314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121709564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121710814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121712064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121713314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121714564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121715814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121717064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121718314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121719564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121720814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121722064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121723314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121724564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121725814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121727064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121728314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121748314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121773314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121795814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121805814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121809564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121810814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121812064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121813314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121814564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121815814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121815814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121817064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121818314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121819564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121820814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121822064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121823314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121824564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121825814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121825814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121827064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121828314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121829564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121830814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121832064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121833314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121834564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121835814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121835814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121837064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121838314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121839564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121840814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121842064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121843314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121844564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121845814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121845814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121847064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121848314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121849564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121850814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121852064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121853314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121854564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121855814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121855814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121857064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121858314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121859564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121860814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121862064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121863314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121864564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121865814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121865814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121867064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121868314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121869564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121870814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121872064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121873314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121874564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121875814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121877064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121878314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121879564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121880814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121882064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121883314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121884564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121885814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121887064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121888314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121908314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121933314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121955814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121965814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121969564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121970814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121972064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121973314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121974564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121975814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121975814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121977064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121978314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121979564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121980814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121982064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121983314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121984564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121985814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121985814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121987064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121988314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121989564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121990814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121992064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121993314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121994564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121995814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 121995814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121997064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121998314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 121999564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122000814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122002064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122003314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122004564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122005814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122005814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122007064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122008314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122009564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122010814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122012064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122013314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122014564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122015814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122015814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122017064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122018314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122019564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122020814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122022064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122023314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122024564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122025814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122025814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122027064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122028314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122029564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122030814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122032064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122033314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122034564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122035814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122037064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122038314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122039564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122040814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122042064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122043314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122044564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122045814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122047064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122048314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122068314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122093314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122115814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122125814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122129564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122130814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122132064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122133314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122134564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122135814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122135814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122137064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122138314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122139564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122140814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122142064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122143314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122144564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122145814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122145814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122147064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122148314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122149564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122150814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122152064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122153314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122154564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122155814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122155814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122157064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122158314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122159564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122160814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122162064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122163314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122164564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122165814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122165814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122167064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122168314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122169564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122170814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122172064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122173314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122174564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122175814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122175814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122177064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122178314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122179564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122180814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122182064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122183314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122184564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122185814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122185814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122187064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122188314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122189564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122190814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122192064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122193314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122194564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122195814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122197064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122198314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122199564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122200814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122202064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122203314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122204564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122205814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122207064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122208314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122228314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122253314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122275814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122285814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122289564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122290814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122292064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122293314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122294564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122295814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122295814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122297064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122298314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122299564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122300814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122302064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122303314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122304564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122305814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122305814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122307064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122308314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122315814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122325814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122329564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122330814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122332064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122333314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122334564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122335814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122335814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122337064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122338314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122339564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122340814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122342064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122343314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122344564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122345814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122345814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122347064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122348314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122349564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122350814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122352064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122353314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122354564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122355814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122357064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122358314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122359564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122360814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122362064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122363314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122364564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122365814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122367064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122368314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122388314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122413314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122435814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 122440814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122445814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122455814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122465814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122475814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122485814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122495814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122505814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 122530814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122545814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122555814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122565814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122575814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122585814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122595814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122605814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122615814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122658314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122683314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122705814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122715814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122719564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122720814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122722064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122723314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122724564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122725814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122725814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122727064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122728314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122729564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122730814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122732064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122733314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122734564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122735814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122735814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122737064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122738314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122739564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122740814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122742064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122743314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122744564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122745814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122745814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122747064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122748314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122749564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122750814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122752064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122753314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122754564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122755814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122755814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122757064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122758314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122759564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122760814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122762064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122763314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122764564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122765814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122765814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122767064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122768314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122769564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122770814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122772064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122773314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122774564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122775814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122775814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122777064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122778314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122779564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122780814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122782064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122783314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122784564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122785814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122787064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122788314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122789564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122790814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122792064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122793314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122794564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122795814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122797064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122798314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122818314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122843314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122865814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 122870814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122875814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122885814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122895814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122905814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122915814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122925814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122935814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 122958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 122960814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 122988314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123013314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123035814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 123040814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123045814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123055814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123065814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123075814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123085814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123095814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123105814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 123130814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123145814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 123150814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123155814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123165814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123175814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123185814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123195814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123205814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123215814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 123240814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123268314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123293314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123315814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 123320814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123325814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123335814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123345814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123355814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123365814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123375814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123385814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 123410814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123425814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123435814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123439564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123440814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123442064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123443314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123444564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123445814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123445814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123447064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123448314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123449564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123450814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123452064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123453314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123454564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123455814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123455814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123457064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123458314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123459564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123460814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123462064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123463314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123464564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123465814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123465814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123467064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123468314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123469564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123470814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123472064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123473314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123474564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123475814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123475814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123477064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123478314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123485814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123495814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123499564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123500814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123502064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123503314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123504564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123505814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123507064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123508314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123509564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123510814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123512064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123513314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123514564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123515814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123517064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123518314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123538314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123563314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123585814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123595814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123605814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123615814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123625814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123635814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123645814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123655814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123698314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123723314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123745814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123755814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123765814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123775814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123785814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123795814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123805814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123815814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123858314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123883314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123905814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123915814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123919564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123920814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123922064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123923314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123924564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123925814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123925814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123927064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123928314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123929564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123930814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123932064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123933314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123934564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123935814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123935814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123937064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123938314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123939564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123940814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123942064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123943314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123944564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123945814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123945814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123947064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123948314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123949564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123950814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123952064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123953314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123954564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123955814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123955814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123957064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123958314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123959564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123960814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123962064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123963314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123964564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123965814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123965814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123967064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123968314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123969564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123970814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123972064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123973314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123974564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123975814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 123975814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123977064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123978314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123979564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123980814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123982064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123983314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123984564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123985814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123987064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123988314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123989564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123990814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123992064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123993314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123994564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123995814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123997064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 123998314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124018314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124043314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124065814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124075814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124079564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124080814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124082064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124083314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124084564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124085814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124085814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124087064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124088314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124089564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124090814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124092064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124093314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124094564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124095814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124095814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124097064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124098314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124099564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124100814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124102064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124103314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124104564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124105814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124105814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124107064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124108314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124109564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124110814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124112064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124113314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124114564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124115814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124115814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124117064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124118314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124119564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124120814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124122064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124123314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124124564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124125814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124125814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124127064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124128314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124129564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124130814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124132064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124133314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124134564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124135814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124135814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124137064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124138314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124139564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124140814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124142064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124143314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124144564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124145814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124147064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124148314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124149564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124150814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124152064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124153314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124154564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124155814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124157064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124158314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124178314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124203314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124225814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124235814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124239564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124240814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124242064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124243314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124244564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124245814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124245814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124247064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124248314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124249564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124250814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124252064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124253314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124254564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124255814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124255814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124257064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124258314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124259564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124260814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124262064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124263314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124264564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124265814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124265814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124267064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124268314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124269564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124270814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124272064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124273314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124274564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124275814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124275814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124277064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124278314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124279564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124280814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124282064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124283314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124284564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124285814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124285814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124287064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124288314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124289564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124290814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124292064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124293314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124294564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124295814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124295814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124297064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124298314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124299564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124300814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124302064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124303314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124304564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124305814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124307064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124308314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124309564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124310814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124312064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124313314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124314564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124315814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124317064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124318314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124338314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124363314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124385814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124395814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124399564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124400814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124402064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124403314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124404564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124405814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124405814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124407064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124408314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124409564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124410814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124412064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124413314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124414564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124415814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124415814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124417064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124418314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124419564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124420814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124422064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124423314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124424564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124425814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124425814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124427064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124428314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124429564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124430814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124432064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124433314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124434564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124435814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124435814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124437064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124438314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124439564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124440814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124442064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124443314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124444564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124445814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124445814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124447064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124448314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124449564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124450814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124452064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124453314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124454564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124455814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124455814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124457064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124458314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124459564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124460814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124462064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124463314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124464564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124465814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124467064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124468314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124469564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124470814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124472064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124473314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124474564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124475814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124477064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124478314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124498314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124523314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124545814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124555814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124559564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124560814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124562064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124563314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124564564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124565814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124565814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124567064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124568314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124569564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124570814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124572064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124573314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124574564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124575814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124575814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124577064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124578314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124579564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124580814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124582064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124583314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124584564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124585814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124585814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124587064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124588314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124589564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124590814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124592064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124593314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124594564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124595814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124595814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124597064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124598314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124599564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124600814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124602064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124603314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124604564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124605814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124605814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124607064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124608314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124609564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124610814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124612064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124613314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124614564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124615814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124615814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124617064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124618314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124619564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124620814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124622064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124623314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124624564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124625814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124627064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124628314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124629564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124630814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124632064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124633314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124634564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124635814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124637064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124638314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124658314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124683314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124705814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124715814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124719564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124720814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124722064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124723314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124724564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124725814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124725814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124727064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124728314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124729564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124730814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124732064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124733314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124734564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124735814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124735814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124737064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124738314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124739564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124740814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124742064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124743314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124744564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124745814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124745814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124747064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124748314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124749564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124750814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124752064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124753314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124754564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124755814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124755814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124757064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124758314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124759564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124760814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124762064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124763314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124764564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124765814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124765814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124767064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124768314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124769564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124770814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124772064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124773314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124774564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124775814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124775814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124777064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124778314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124779564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124780814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124782064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124783314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124784564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124785814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124787064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124788314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124789564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124790814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124792064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124793314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124794564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124795814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124797064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124798314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124818314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124843314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124865814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124875814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124885814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124895814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124905814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124915814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124925814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124935814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 124958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 124978314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125003314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125025814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125035814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125045814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125055814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125065814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125075814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125085814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125095814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125138314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125163314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125185814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125195814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125199564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125200814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125202064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125203314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125204564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125205814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125205814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125207064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125208314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125209564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125210814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125212064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125213314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125214564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125215814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125215814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125217064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125218314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125219564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125220814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125222064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125223314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125224564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125225814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125225814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125227064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125228314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125229564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125230814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125232064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125233314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125234564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125235814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125235814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125237064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125238314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125239564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125240814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125242064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125243314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125244564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125245814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125245814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125247064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125248314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125249564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125250814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125252064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125253314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125254564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125255814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125255814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125257064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125258314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125259564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125260814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125262064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125263314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125264564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125265814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125267064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125268314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125269564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125270814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125272064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125273314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125274564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125275814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125277064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125278314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125298314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125323314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125345814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125355814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125359564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125360814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125362064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125363314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125364564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125365814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125365814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125367064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125368314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125369564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125370814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125372064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125373314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125374564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125375814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125375814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125377064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125378314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125379564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125380814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125382064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125383314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125384564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125385814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125385814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125387064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125388314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125389564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125390814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125392064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125393314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125394564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125395814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125395814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125397064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125398314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125399564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125400814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125402064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125403314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125404564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125405814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125405814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125407064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125408314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125409564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125410814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125412064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125413314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125414564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125415814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125415814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125417064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125418314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125419564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125420814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125422064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125423314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125424564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125425814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125427064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125428314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125429564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125430814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125432064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125433314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125434564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125435814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125437064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125438314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125458314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125483314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125505814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125515814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125519564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125520814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125522064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125523314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125524564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125525814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125525814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125527064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125528314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125529564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125530814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125532064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125533314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125534564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125535814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125535814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125537064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125538314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125539564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125540814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125542064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125543314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125544564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125545814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125545814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125547064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125548314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125549564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125550814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125552064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125553314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125554564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125555814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125555814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125557064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125558314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125559564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125560814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125562064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125563314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125564564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125565814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125565814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125567064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125568314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125569564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125570814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125572064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125573314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125574564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125575814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125575814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125577064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125578314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125579564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125580814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125582064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125583314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125584564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125585814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125587064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125588314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125589564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125590814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125592064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125593314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125594564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125595814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125597064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125598314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125618314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125643314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125665814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 125670814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125675814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125685814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125695814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125705814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125715814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125725814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125735814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 125760814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125788314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125813314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125835814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 125840814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125845814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125855814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125865814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125875814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125885814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125895814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125905814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 125930814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125945814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125955814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125959564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125960814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125962064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125963314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125964564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125965814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125965814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125967064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125968314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125969564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125970814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125972064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125973314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125974564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125975814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125975814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125977064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125978314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125979564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125980814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125982064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125983314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125984564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125985814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125985814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125987064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125988314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125989564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125990814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125992064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125993314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125994564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125995814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 125995814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125997064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125998314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 125999564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126000814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126002064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126003314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126004564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126005814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126005814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126007064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126008314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126009564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126010814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126012064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126013314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126014564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126015814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126015814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126017064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126018314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126019564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126020814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126022064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126023314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126024564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126025814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126027064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126028314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126029564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126030814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126032064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126033314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126034564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126035814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126037064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126038314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126058314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126083314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126105814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126115814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126125814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126135814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126145814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126155814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126165814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126175814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126218314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126243314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126265814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126275814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126285814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126295814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126305814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126315814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126325814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126335814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126378314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126403314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126425814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126435814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126439564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126440814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126442064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126443314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126444564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126445814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126445814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126447064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126448314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126449564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126450814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126452064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126453314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126454564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126455814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126455814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126457064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126458314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126459564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126460814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126462064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126463314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126464564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126465814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126465814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126475814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126485814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126487064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126488314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126489564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126490814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126492064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126493314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126494564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126495814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126495814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126497064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126498314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126499564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126500814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126502064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126503314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126504564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126505814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126507064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126508314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126509564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126510814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126512064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126513314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126514564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126515814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126517064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126518314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126538314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126563314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126585814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126595814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126599564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126600814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126602064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126603314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126604564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126605814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126605814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126607064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126608314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126609564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126610814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126612064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126613314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126614564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126615814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126615814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126617064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126618314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126619564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126620814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126622064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126623314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126624564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126625814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126625814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126627064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126628314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126629564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126630814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126632064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126633314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126634564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126635814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126635814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126637064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126638314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126639564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126640814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126642064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126643314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126644564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126645814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126645814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126647064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126648314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126649564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126650814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126652064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126655814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126698314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126723314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126745814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126755814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126759564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126760814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126762064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126763314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126764564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126765814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126765814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126767064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126768314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126769564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126770814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126772064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126773314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126774564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126775814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126775814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126777064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126778314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126779564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126780814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126782064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126783314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126784564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126785814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126785814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126787064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126788314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126789564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126790814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126792064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126793314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126794564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126795814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126795814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126797064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126798314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126799564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126800814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126802064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126803314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126804564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126805814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126805814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126807064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126808314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126809564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126810814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126812064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126813314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126814564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126815814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126815814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126817064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126818314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126819564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126820814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126822064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126823314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126824564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126825814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126827064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126828314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126829564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126830814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126832064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126833314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126834564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126835814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126837064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126838314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126858314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126883314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126905814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126915814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126919564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126920814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126922064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126923314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126924564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126925814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126925814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126927064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126928314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126929564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126930814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126932064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126933314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126934564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126935814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126935814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126937064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126938314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126939564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126940814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126942064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126943314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126944564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126945814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126945814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126947064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126948314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126949564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126950814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126952064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126953314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126954564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126955814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126955814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126957064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126958314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126959564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126960814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126962064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126963314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126964564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126965814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126965814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126967064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126968314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126969564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126970814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126972064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126973314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126974564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126975814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 126975814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126977064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126978314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126979564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126980814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126982064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126983314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126984564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126985814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126987064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126988314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126989564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126990814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126992064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126993314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126994564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126995814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126997064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 126998314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127018314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127043314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127065814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127075814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127079564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127080814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127082064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127083314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127084564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127085814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127085814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127087064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127088314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127089564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127090814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127092064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127093314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127094564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127095814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127095814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127097064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127098314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127099564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127100814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127102064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127103314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127104564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127105814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127105814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127107064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127108314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127109564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127110814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127112064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127113314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127114564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127115814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127115814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127117064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127118314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127119564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127120814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127122064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127123314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127124564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127125814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127125814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127127064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127128314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127129564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127130814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127132064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127133314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127134564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127135814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127135814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127137064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127138314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127139564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127140814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127142064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127143314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127144564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127145814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127147064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127148314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127149564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127150814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127152064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127153314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127154564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127155814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127157064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127158314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127178314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127203314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127225814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127235814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127239564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127240814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127242064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127243314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127244564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127245814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127245814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127247064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127248314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127249564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127250814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127252064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127253314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127254564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127255814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127255814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127257064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127258314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127259564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127260814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127262064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127263314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127264564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127265814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127265814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127267064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127268314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127269564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127270814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127272064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127273314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127274564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127275814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127275814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127277064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127278314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127279564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127280814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127282064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127283314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127284564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127285814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127285814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127287064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127288314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127289564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127290814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127292064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127293314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127294564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127295814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127295814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127297064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127298314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127299564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127300814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127302064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127303314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127304564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127305814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127307064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127308314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127338314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127363314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127385814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 127390814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127395814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127405814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127415814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127425814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127435814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127445814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127455814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 127480814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127495814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 127500814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127505814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127515814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127525814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127535814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127545814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127555814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127565814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 127590814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127618314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127643314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127675814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127685814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127688314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127689564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127690814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127692064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127693314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127694564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127695814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127695814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127697064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127698314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127699564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127700814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127702064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127703314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127704564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127705814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127705814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127707064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127708314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127709564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127710814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127712064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127713314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127714564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127715814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127715814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127717064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127718314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127719564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127720814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127722064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127723314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127724564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127725814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127725814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127727064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127728314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127729564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127730814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127732064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127733314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127734564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127735814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127735814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127737064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127738314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127739564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127740814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127742064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127743314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127744564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127745814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127747064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127748314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127749564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127750814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127752064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127753314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127754564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127755814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127757064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127758314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127778314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127803314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127825814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127835814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127845814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127855814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127859564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127860814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127862064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127863314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127864564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127865814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127865814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127867064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127868314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127869564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127870814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127872064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127873314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127874564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127875814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127875814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127877064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127878314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127879564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127880814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127882064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127883314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127884564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127885814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127885814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127887064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127888314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127889564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127890814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127892064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127893314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127894564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127895814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127895814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127897064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127898314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127899564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127900814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127902064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127903314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127904564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127905814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127907064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127908314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127909564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127910814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127912064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127913314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127914564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127915814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127917064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127918314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127938314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127963314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 127995814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 127999564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128000814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128002064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128003314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128004564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128005814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128005814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128007064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128008314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128009564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128010814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128012064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128013314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128014564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128015814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128015814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128017064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128018314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128019564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128020814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128022064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128023314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128024564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128025814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128025814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128027064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128028314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128029564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128030814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128032064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128033314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128034564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128035814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128035814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128037064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128038314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128039564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128040814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128042064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128043314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128044564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128045814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128045814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128047064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128048314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128049564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128050814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128052064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128053314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128054564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128055814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128055814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128057064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128058314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128059564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128060814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128062064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128063314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128064564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128065814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128067064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128068314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128069564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128070814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128072064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128073314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128074564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128075814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128077064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128078314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128098314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128123314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128145814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128150814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128155814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128165814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128175814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128185814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128195814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128205814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128215814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128240814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128268314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128293314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128315814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128320814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128325814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128335814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128345814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128355814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128365814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128375814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128385814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128410814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128425814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128430814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128435814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128445814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128455814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128465814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128475814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128485814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128495814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 128520814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128548314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128573314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128833314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128855814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128865814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128875814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128885814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128895814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128905814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128915814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128925814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 128948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128968314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 128993314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129015814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129025814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129035814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129045814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129053314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129054564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129055814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129055814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129057064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129058314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129059564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129060814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129062064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129063314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129064564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129065814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129065814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129067064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129068314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129069564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129070814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129072064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129073314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129074564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129075814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129075814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129077064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129078314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129079564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129080814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129082064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129083314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129084564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129085814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129085814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129087064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129088314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129128314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129153314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129175814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129185814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129189564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129190814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129192064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129193314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129194564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129195814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129195814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129197064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129198314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129199564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129200814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129202064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129203314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129204564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129205814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129205814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129207064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129208314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129209564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129210814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129212064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129213314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129214564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129215814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129215814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129217064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129218314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129219564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129220814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129222064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129223314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129224564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129225814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129225814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129227064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129228314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129229564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129230814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129232064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129233314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129234564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129235814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129235814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129237064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129238314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129239564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129240814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129242064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129243314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129244564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129245814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129245814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129247064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129248314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129249564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129250814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129252064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129253314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129254564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129255814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129257064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129258314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129259564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129260814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129262064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129263314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129264564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129265814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129267064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129268314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129288314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129313314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129335814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129345814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129349564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129350814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129352064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129353314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129354564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129355814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129355814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129357064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129358314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129359564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129360814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129362064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129363314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129364564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129365814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129365814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129367064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129368314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129369564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129370814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129372064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129373314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129374564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129375814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129375814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129377064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129378314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129379564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129380814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129382064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129383314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129384564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129385814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129385814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129387064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129388314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129389564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129390814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129392064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129393314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129394564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129395814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129395814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129397064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129398314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129399564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129400814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129402064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129403314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129404564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129405814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129405814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129407064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129408314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129409564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129410814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129412064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129413314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129414564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129415814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129417064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129418314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129419564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129420814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129422064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129423314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129424564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129425814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129427064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129428314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129448314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129473314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129495814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129505814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129509564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129510814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129512064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129513314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129514564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129515814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129515814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129517064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129518314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129519564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129520814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129522064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129523314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129524564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129525814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129525814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129527064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129528314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129529564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129530814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129532064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129533314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129534564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129535814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129535814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129537064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129538314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129539564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129540814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129542064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129543314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129544564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129545814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129545814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129547064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129548314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129549564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129550814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129552064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129553314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129554564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129555814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129555814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129557064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129558314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129559564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129560814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129562064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129563314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129564564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129565814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129565814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129567064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129568314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129569564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129570814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129572064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129573314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129574564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129575814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129577064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129578314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129579564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129580814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129582064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129583314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129584564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129585814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129587064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129588314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129608314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129633314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129655814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129665814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129669564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129670814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129672064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129673314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129674564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129675814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129675814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129677064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129678314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129679564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129680814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129682064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129683314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129684564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129685814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129685814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129687064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129688314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129689564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129690814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129692064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129693314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129694564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129695814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129695814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129697064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129698314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129699564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129700814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129702064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129703314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129704564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129705814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129705814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129707064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129708314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129709564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129710814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129712064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129713314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129714564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129715814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129715814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129717064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129718314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129719564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129720814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129722064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129723314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129724564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129725814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129725814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129727064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129728314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129729564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129730814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129732064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129733314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129734564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129735814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129737064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129738314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129739564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129740814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129742064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129743314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129744564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129745814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129747064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129748314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129768314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129793314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129815814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129825814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129829564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129830814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129832064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129833314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129834564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129835814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129835814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129837064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129838314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129839564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129840814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129842064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129843314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129844564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129845814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129845814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129847064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129848314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129849564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129850814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129852064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129853314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129854564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129855814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129855814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129857064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129858314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129859564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129860814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129862064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129863314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129864564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129865814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129865814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129867064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129868314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129869564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129870814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129872064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129873314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129874564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129875814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129875814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129877064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129878314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129879564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129880814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129882064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129883314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129884564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129885814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129885814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129887064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129888314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129889564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129890814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129892064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129893314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129894564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129895814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129897064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129898314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129899564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129900814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129902064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129903314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129904564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129905814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129907064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129908314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129928314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129953314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129975814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129985814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129989564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129990814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129992064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129993314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129994564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129995814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 129995814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129997064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129998314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 129999564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130000814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130002064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130003314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130004564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130005814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130005814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130007064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130008314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130009564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130010814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130012064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130013314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130014564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130015814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130015814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130017064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130018314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130019564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130020814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130022064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130023314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130024564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130025814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130025814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130027064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130028314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130029564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130030814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130032064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130033314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130034564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130035814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130035814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130037064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130038314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130039564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130040814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130042064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130043314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130044564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130045814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130045814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130047064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130048314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130049564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130050814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130052064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130053314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130054564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130055814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130057064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130058314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130059564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130060814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130062064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130063314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130064564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130065814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130067064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130068314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130088314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130113314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130135814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130145814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130155814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130165814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130175814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130185814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130195814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130205814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130248314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130273314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130295814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130300814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130305814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130315814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130325814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130335814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130345814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130355814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130365814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130390814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130418314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130443314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130465814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130470814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130475814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130485814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130495814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130505814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130515814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130525814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130535814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130560814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130575814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130585814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130589564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130590814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130592064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130593314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130594564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130595814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130595814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130597064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130598314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130599564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130600814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130602064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130603314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130604564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130605814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130605814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130607064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130608314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130609564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130610814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130612064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130613314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130614564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130615814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130615814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130617064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130618314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130619564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130620814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130622064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130623314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130624564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130625814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130625814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130627064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130628314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130629564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130630814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130632064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130633314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130634564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130635814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130635814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130637064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130638314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130639564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130640814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130642064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130643314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130644564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130645814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130645814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130647064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130648314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130649564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130650814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130652064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130688314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130713314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130735814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130740814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130745814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130755814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130765814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130775814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130785814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130795814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130805814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130830814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130845814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130850814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130855814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130865814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130875814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130885814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130895814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130905814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130915814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 130938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 130940814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130968314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 130993314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131015814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 131020814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131025814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131035814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131045814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131055814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131065814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131075814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131085814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 131110814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131125814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131135814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131139564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131140814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131142064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131143314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131144564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131145814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131145814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131147064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131148314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131149564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131150814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131152064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131153314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131154564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131155814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131155814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131157064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131158314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131159564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131160814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131162064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131163314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131164564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131165814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131165814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131167064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131168314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131169564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131170814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131172064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131173314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131174564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131175814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131175814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131177064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131178314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131179564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131180814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131182064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131183314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131184564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131185814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131185814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131187064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131188314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131189564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131190814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131192064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131193314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131194564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131195814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131195814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131197064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131198314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131199564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131200814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131202064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131203314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131204564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131205814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131207064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131208314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131209564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131210814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131212064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131213314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131214564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131215814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131217064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131218314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131238314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131263314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131285814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131295814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131305814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131315814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131318314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131319564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131320814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131322064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131323314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131324564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131325814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131325814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131327064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131328314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131335814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131345814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131355814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131398314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131423314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131445814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131455814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131465814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131475814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131485814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131495814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131505814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131515814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131558314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131583314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131605814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131615814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131619564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131620814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131622064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131623314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131624564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131625814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131625814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131627064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131628314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131629564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131630814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131632064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131633314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131634564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131635814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131635814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131637064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131638314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131639564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131640814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131642064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131643314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131644564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131645814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131645814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131647064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131648314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131649564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131650814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131652064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131655814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131665814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131675814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131688314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131689564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131690814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131692064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131693314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131694564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131695814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131697064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131698314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131718314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131743314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131765814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131775814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131779564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131780814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131782064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131783314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131784564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131785814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131785814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131787064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131788314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131789564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131790814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131792064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131793314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131794564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131795814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131795814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131797064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131798314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131799564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131800814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131802064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131803314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131804564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131805814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131805814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131807064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131808314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131809564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131810814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131812064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131813314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131814564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131815814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131815814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131817064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131818314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131819564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131820814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131822064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131823314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131824564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131825814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131825814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131827064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131828314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131829564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131830814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131832064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131833314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131834564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131835814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131835814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131837064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131838314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131878314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131903314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131925814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131935814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131939564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131940814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131942064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131943314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131944564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131945814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131945814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131947064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131948314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131949564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131950814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131952064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131953314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131954564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131955814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131955814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131957064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131958314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131959564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131960814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131962064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131963314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131964564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131965814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131965814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131967064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131968314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131969564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131970814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131972064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131973314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131974564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131975814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131975814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131977064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131978314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131979564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131980814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131982064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131983314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131984564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131985814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131985814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131987064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131988314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131989564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131990814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131992064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131993314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131994564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131995814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 131995814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131997064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131998314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 131999564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132000814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132002064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132003314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132004564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132005814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132007064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132008314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132009564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132010814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132012064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132013314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132014564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132015814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132017064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132018314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132038314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132063314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132085814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132095814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132099564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132100814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132102064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132103314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132104564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132105814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132105814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132107064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132108314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132109564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132110814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132112064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132113314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132114564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132115814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132115814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132117064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132118314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132119564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132120814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132122064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132123314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132124564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132125814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132125814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132127064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132128314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132129564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132130814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132132064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132133314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132134564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132135814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132135814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132137064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132138314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132139564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132140814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132142064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132143314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132144564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132145814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132145814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132147064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132148314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132149564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132150814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132152064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132153314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132154564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132155814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132155814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132157064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132158314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132159564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132160814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132162064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132163314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132164564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132165814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132167064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132168314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132169564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132170814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132172064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132173314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132174564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132175814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132177064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132178314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132198314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132223314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132245814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132255814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132259564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132260814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132262064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132263314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132264564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132265814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132265814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132267064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132268314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132269564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132270814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132272064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132273314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132274564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132275814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132275814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132277064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132278314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132279564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132280814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132282064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132283314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132284564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132285814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132285814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132287064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132288314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132289564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132290814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132292064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132293314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132294564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132295814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132295814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132297064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132298314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132299564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132300814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132302064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132303314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132304564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132305814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132305814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132307064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132308314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132315814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132329564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132330814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132332064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132333314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132334564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132335814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132337064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132338314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132358314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132383314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132405814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132415814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132419564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132420814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132422064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132423314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132424564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132425814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132425814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132427064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132428314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132429564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132430814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132432064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132433314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132434564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132435814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132435814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132437064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132438314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132439564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132440814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132442064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132443314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132444564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132445814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132445814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132447064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132448314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132449564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132450814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132452064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132453314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132454564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132455814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132455814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132457064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132458314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132459564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132460814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132462064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132463314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132464564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132465814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132465814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132467064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132468314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132469564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132470814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132472064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132473314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132474564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132475814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132475814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132477064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132478314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132518314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132543314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132565814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132575814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132585814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132595814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132599564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132600814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132602064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132603314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132604564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132605814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132605814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132607064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132608314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132609564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132610814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132612064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132613314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132614564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132615814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132615814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132617064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132618314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132619564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132620814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132622064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132625814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132635814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132678314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132703314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132725814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132735814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132745814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132755814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132765814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132775814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132785814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132795814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132838314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132863314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132885814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 132890814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132895814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132905814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132915814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132925814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132935814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132945814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132955814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 132978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 132980814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 132995814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133000814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133005814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133015814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133025814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133035814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133045814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133055814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133065814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133090814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133118314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133143314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133165814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133170814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133175814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133185814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133195814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133205814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133215814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133225814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133235814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133260814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133275814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133280814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133285814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133295814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133305814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133315814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133325814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133335814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133345814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133370814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133398314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133423314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133445814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133450814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133455814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133465814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133475814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133485814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133495814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133505814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133515814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133519564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133520814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133522064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133523314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133524564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133525814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133527064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133528314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 133540814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133555814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133565814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133569564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133570814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133572064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133573314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133574564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133575814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133575814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133577064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133578314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133579564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133580814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133582064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133583314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133584564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133585814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133585814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133587064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133588314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133589564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133590814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133592064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133593314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133594564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133595814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133595814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133597064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133598314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133599564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133600814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133602064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133603314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133604564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133605814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133605814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133607064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133608314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133609564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133610814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133612064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133613314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133614564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133615814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133615814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133617064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133618314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133619564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133620814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133622064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133623314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133624564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133625814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133625814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133627064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133628314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133629564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133630814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133632064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133633314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133634564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133635814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133637064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133638314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133639564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133640814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133642064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133643314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133644564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133645814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133647064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133648314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133668314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133693314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133715814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133725814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133735814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133745814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133755814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133765814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133775814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133785814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133828314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133853314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133875814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133885814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133889564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133890814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133892064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133893314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133894564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133895814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133895814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133897064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133898314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133899564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133900814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133902064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133903314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133904564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133905814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133905814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133907064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133908314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133909564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133910814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133912064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133913314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133914564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133915814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133915814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133917064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133918314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133925814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133935814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133945814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 133968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 133988314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134013314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134035814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134045814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134049564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134050814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134052064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134053314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134054564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134055814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134055814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134057064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134058314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134059564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134060814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134062064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134063314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134064564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134065814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134065814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134067064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134068314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134069564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134070814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134072064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134073314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134074564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134075814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134075814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134077064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134078314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134079564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134080814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134082064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134083314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134084564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134085814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134085814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134087064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134088314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134089564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134090814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134092064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134093314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134094564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134095814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134095814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134097064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134098314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134099564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134100814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134102064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134103314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134104564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134105814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134105814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134107064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134108314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134109564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134110814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134112064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134113314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134114564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134115814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134117064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134118314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134119564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134120814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134122064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134123314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134124564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134125814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134127064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134128314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134148314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134173314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134195814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134205814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134209564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134210814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134212064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134213314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134214564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134215814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134215814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134217064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134218314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134219564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134220814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134222064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134223314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134224564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134225814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134225814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134227064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134228314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134229564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134230814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134232064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134233314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134234564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134235814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134235814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134237064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134238314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134239564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134240814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134242064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134243314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134244564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134245814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134245814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134247064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134248314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134249564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134250814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134252064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134253314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134254564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134255814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134255814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134257064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134258314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134259564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134260814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134262064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134263314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134264564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134265814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134265814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134267064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134268314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134269564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134270814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134272064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134273314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134274564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134275814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134277064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134278314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134279564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134280814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134282064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134283314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134284564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134285814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134287064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134288314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134308314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134333314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134355814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134365814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134369564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134370814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134372064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134373314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134374564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134375814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134375814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134377064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134378314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134379564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134380814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134382064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134383314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134384564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134385814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134385814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134387064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134388314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134389564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134390814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134392064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134393314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134394564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134395814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134395814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134397064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134398314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134399564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134400814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134402064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134403314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134404564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134405814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134405814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134407064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134408314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134409564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134410814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134412064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134413314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134414564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134415814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134415814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134417064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134418314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134419564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134420814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134422064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134423314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134424564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134425814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134425814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134427064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134428314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134429564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134430814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134432064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134433314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134434564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134435814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134437064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134438314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134439564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134440814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134442064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134443314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134444564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134445814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134447064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134448314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134468314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134493314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134515814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134525814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134529564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134530814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134532064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134533314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134534564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134535814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134535814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134537064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134538314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134539564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134540814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134542064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134543314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134544564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134545814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134545814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134547064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134548314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134549564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134550814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134552064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134553314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134554564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134555814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134555814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134557064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134558314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134559564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134560814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134562064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134563314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134564564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134565814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134565814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134567064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134568314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134569564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134570814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134572064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134573314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134574564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134575814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134575814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134577064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134578314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134579564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134580814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134582064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134583314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134584564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134585814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134585814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134587064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134588314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134589564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134590814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134592064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134593314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134594564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134595814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134597064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134598314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134599564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134600814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134602064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134603314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134604564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134605814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134607064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134608314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134628314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134653314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134675814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134685814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134689564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134690814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134692064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134693314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134694564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134695814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134695814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134697064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134698314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134699564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134700814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134702064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134703314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134704564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134705814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134705814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134707064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134708314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134709564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134710814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134712064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134713314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134714564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134715814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134715814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134717064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134718314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134719564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134720814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134722064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134723314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134724564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134725814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134725814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134727064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134728314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134729564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134730814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134732064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134733314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134734564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134735814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134735814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134737064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134738314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134739564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134740814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134742064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134743314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134744564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134745814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134745814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134747064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134748314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134749564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134750814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134752064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134753314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134754564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134755814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134757064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134758314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134759564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134760814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134762064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134763314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134764564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134765814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134767064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134768314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134788314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134813314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134835814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134845814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134849564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134850814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134852064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134853314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134854564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134855814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134855814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134857064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134858314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134859564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134860814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134862064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134863314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134864564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134865814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134865814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134867064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134868314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134869564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134870814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134872064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134873314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134874564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134875814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134875814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134877064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134878314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134879564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134880814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134882064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134883314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134884564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134885814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134885814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134887064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134888314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134889564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134890814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134892064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134893314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134894564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134895814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134895814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134897064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134898314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134899564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134900814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134902064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134903314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134904564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134905814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134905814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134907064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134908314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134909564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134910814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134912064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134913314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134914564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134915814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134917064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134918314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134919564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134920814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134922064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134923314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134924564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134925814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134927064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 134928314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134948314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134973314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 134995814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135000814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135005814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135015814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135025814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135035814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135045814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135055814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135065814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135090814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135105814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135115814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135125814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135135814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135145814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135155814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135165814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135175814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135218314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135243314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135265814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135275814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135279564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135280814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135282064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135283314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135284564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135285814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135285814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135287064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135288314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135289564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135290814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135292064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135293314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135294564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135295814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135295814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135297064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135298314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135299564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135300814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135302064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135303314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135304564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135305814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135305814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135307064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135308314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135309564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135310814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135312064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135313314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135314564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135315814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135315814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135317064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135318314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135319564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135320814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135322064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135323314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135324564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135325814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135325814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135327064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135328314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135329564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135330814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135332064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135333314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135334564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135335814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135335814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135337064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135338314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135339564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135340814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135342064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135343314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135344564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135345814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135347064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135348314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135349564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135350814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135352064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135353314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135354564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135355814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135357064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135358314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135378314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135403314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135425814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135435814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135439564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135440814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135442064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135443314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135444564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135445814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135445814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135447064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135448314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135449564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135450814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135452064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135453314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135454564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135455814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135455814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135457064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135458314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135459564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135460814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135462064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135463314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135464564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135465814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135465814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135475814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135485814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135487064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135488314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135489564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135490814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135492064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135493314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135494564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135495814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135495814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135497064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135498314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135499564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135500814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135502064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135503314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135504564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135505814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135507064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135508314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135509564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135510814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135512064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135513314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135514564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135515814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135517064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135518314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135538314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135563314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135585814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135590814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135595814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135605814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135615814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135625814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135635814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135645814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135655814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135680814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135695814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135700814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135705814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135715814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135725814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135735814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135745814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135749564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135750814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135752064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135753314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135754564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135755814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135755814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135757064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135758314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135759564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135760814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135762064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135763314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135764564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135765814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135790814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135818314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135843314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135865814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135875814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135879564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135880814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135882064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135883314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135884564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135885814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135885814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135887064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135888314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135889564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135890814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135892064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135893314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135894564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135895814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135895814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135897064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135898314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135899564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135900814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135902064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135903314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135904564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135905814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135905814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135907064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135908314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135909564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135910814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135912064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135913314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135914564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135915814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135915814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135917064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135918314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135919564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135920814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135922064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135923314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135924564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135925814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135925814.0 ps INFO: Read      bank 0 col 030, auto precharge 1
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135927064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135928314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135929564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135930814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135932064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135933314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135934564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135935814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 135935814.0 ps INFO: Auto Precharge bank           0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135937064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135938314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135939564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135940814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135942064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135943314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135944564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135945814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135947064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 135948314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 135983314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136243314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136265814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136279564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136280814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136282064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136283314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136284564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136285814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136287064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136288314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136295814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136300814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136305814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136315814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136319564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136320814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136322064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136323314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136324564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136325814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136325814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136327064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136328314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136335814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136345814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136355814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136365814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 136390814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136418314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136443314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136465814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136475814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136485814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136495814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136505814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136515814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136525814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136535814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136578314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136603314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136625814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136635814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136645814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136655814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136665814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136675814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136685814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136695814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136738314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136763314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136785814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136795814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136799564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136800814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136802064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136803314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136804564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136805814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136805814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136807064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136808314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136809564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136810814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136812064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136813314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136814564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136815814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136815814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136817064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136818314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136819564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136820814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136822064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136823314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136824564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136825814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136825814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136827064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136828314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136829564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136830814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136832064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136833314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136834564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136835814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136835814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136837064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136838314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136845814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136855814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136859564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136860814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136862064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136863314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136864564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136865814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136867064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136868314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136869564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136870814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136872064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136873314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136874564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136875814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136877064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136878314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136898314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136923314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136945814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136955814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136959564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136960814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136962064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136963314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136964564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136965814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136965814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136967064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136968314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136969564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136970814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136972064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136973314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136974564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136975814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136975814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136977064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136978314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136979564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136980814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136982064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136983314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136984564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136985814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136985814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136987064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136988314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136989564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136990814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136992064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136993314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136994564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136995814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 136995814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136997064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136998314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 136999564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137000814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137002064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137003314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137004564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137005814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137005814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137007064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137008314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137009564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137010814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137012064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137013314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137014564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137015814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137015814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137017064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137018314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137019564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137020814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137022064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137023314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137024564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137025814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137027064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137028314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137029564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137030814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137032064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137033314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137034564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137035814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137037064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137038314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137058314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137083314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137105814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137115814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137119564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137120814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137122064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137123314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137124564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137125814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137125814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137127064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137128314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137129564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137130814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137132064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137133314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137134564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137135814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137135814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137137064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137138314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137139564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137140814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137142064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137143314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137144564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137145814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137145814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137147064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137148314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137149564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137150814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137152064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137153314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137154564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137155814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137155814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137157064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137158314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137159564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137160814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137162064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137163314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137164564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137165814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137165814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137167064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137168314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137169564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137170814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137172064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137173314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137174564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137175814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137175814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137177064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137178314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137179564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137180814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137182064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137183314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137184564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137185814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137187064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137188314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137189564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137190814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137192064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137193314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137194564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137195814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137197064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137198314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137218314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137243314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137265814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137275814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137279564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137280814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137282064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137283314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137284564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137285814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137285814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137287064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137288314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137289564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137290814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137292064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137293314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137294564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137295814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137295814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137297064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137298314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137299564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137300814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137302064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137303314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137304564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137305814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137305814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137307064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137308314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137309564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137310814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137312064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137313314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137314564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137315814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137315814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137317064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137318314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137319564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137320814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137322064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137323314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137324564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137325814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137325814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137327064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137328314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137329564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137330814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137332064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137333314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137334564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137335814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137335814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137337064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137338314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137339564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137340814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137342064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137343314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137344564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137345814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137347064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137348314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137349564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137350814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137352064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137353314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137354564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137355814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137357064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137358314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137378314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137403314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137425814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137435814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137439564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137440814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137442064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137443314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137444564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137445814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137445814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137447064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137448314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137449564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137450814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137452064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137453314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137454564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137455814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137455814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137457064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137458314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137459564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137460814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137462064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137463314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137464564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137465814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137465814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137467064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137468314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137469564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137470814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137472064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137473314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137474564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137475814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137475814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137477064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137478314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137485814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137495814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137499564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137500814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137502064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137503314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137504564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137505814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137507064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137508314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137509564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137510814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137512064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137513314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137514564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137515814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137517064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137518314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137538314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137563314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137585814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137595814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137599564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137600814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137602064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137603314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137604564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137605814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137605814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137607064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137608314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137609564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137610814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137612064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137613314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137614564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137615814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137615814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137617064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137618314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137619564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137620814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137622064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137623314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137624564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137625814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137625814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137627064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137628314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137629564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137630814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137632064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137633314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137634564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137635814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137635814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137637064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137638314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137639564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137640814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137642064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137643314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137644564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137645814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137645814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137647064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137648314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137649564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137650814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137652064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137653314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137654564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137655814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137655814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137657064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137658314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137659564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137660814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137662064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137663314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137664564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137665814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137667064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137668314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137669564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137670814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137672064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137673314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137674564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137675814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137677064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137678314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137698314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137723314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137745814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137755814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137765814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137775814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137785814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137795814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137805814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137815814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137858314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137883314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137905814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137915814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137919564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137920814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137922064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137923314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137924564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137925814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137925814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137927064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137928314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137935814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137945814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137955814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137965814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 137975814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 137998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138018314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138043314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138065814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138070814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138075814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138085814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138095814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138105814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138115814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138125814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138135814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138160814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138175814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138185814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138189564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138190814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138192064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138193314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138194564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138195814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138195814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138197064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138198314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138199564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138200814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138202064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138203314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138204564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138205814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138205814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138207064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138208314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138209564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138210814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138212064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138213314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138214564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138215814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138215814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138217064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138218314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138219564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138220814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138222064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138223314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138224564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138225814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138225814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138227064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138228314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138229564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138230814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138232064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138233314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138234564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138235814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138235814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138237064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138238314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138239564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138240814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138242064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138243314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138244564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138245814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138245814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138247064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138248314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138249564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138250814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138252064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138253314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138254564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138255814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138257064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138258314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138259564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138260814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138262064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138263314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138264564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138265814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138267064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138268314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138288314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138313314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138335814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138345814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138349564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138350814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138352064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138353314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138354564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138355814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138355814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138357064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138358314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138359564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138360814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138362064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138363314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138364564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138365814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138365814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138367064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138368314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138369564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138370814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138372064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138373314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138374564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138375814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138375814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138377064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138378314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138379564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138380814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138382064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138383314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138384564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138385814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138385814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138387064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138388314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138389564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138390814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138392064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138393314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138394564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138395814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138395814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138397064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138398314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138399564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138400814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138402064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138403314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138404564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138405814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138405814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138407064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138408314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138409564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138410814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138412064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138413314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138414564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138415814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138417064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138418314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138419564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138420814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138422064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138423314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138424564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138425814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138427064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138428314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138448314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138473314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138495814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138505814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138509564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138510814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138512064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138513314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138514564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138515814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138515814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138517064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138518314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138519564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138520814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138522064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138523314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138524564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138525814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138525814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138527064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138528314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138529564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138530814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138532064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138533314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138534564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138535814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138535814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138537064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138538314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138539564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138540814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138542064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138543314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138544564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138545814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138545814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138547064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138548314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138549564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138550814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138552064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138553314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138554564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138555814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138555814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138557064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138558314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138559564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138560814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138562064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138563314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138564564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138565814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138565814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138567064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138568314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138569564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138570814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138572064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138573314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138574564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138575814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138577064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138578314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138579564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138580814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138582064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138583314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138584564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138585814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138587064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138588314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138608314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138633314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138655814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138660814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138665814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138675814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138685814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138695814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138705814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138715814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138719564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138720814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138722064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138723314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138724564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138725814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138725814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138727064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138728314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138729564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138730814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138732064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138733314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138734564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138735814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138737064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138738314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138739564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138740814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138742064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138743314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138744564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138745814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138747064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138748314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138750814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138765814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138770814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138775814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138785814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138785814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138787064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138788314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138789564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138790814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138792064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138793314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138794564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138795814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138795814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138797064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138798314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138805814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138815814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138825814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138835814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 138860814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138888314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138913314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138935814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138945814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138955814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138965814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138975814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138985814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 138995814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 138999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139005814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139048314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139073314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139095814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139105814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139115814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139125814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139135814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139145814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139155814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139165814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139169564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139170814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139172064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139173314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139174564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139175814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139177064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139178314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139179564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139180814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139182064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139183314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139184564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139185814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139187064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139188314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139208314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139233314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139255814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139265814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139269564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139270814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139272064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139273314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139274564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139275814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139275814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139277064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139278314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139279564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139280814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139282064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139283314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139284564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139285814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139285814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139287064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139288314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139289564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139290814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139292064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139293314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139294564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139295814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139295814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139297064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139298314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139299564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139300814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139302064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139303314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139304564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139305814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139305814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139307064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139308314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139309564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139310814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139312064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139313314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139314564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139315814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139315814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139317064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139318314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139319564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139320814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139322064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139323314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139324564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139325814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139325814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139327064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139328314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139329564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139330814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139332064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139333314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139334564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139335814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139337064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139338314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139339564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139340814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139342064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139343314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139344564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139345814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139347064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139348314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139368314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139393314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139415814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139425814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139429564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139430814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139432064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139433314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139434564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139435814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139435814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139437064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139438314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139439564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139440814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139442064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139443314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139444564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139445814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139445814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139447064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139448314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139449564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139450814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139452064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139453314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139454564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139455814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139455814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139457064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139458314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139459564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139460814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139462064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139463314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139464564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139465814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139465814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139475814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139485814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139487064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139488314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139489564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139490814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139492064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139493314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139494564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139495814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139497064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139498314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139499564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139500814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139502064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139503314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139504564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139505814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139507064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139508314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139528314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139553314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139575814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139585814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139589564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139590814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139592064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139593314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139594564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139595814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139595814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139597064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139598314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139599564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139600814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139602064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139603314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139604564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139605814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139605814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139607064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139608314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139609564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139610814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139612064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139613314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139614564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139615814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139615814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139617064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139618314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139619564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139620814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139622064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139623314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139624564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139625814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139625814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139627064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139628314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139629564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139630814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139632064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139633314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139634564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139635814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139635814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139637064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139638314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139639564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139640814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139642064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139643314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139644564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139645814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139645814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139647064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139648314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139649564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139650814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139652064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139653314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139654564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139655814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139657064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139658314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139659564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139660814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139662064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139663314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139664564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139665814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139667064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139668314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139688314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139713314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139735814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139745814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139749564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139750814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139752064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139753314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139754564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139755814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139755814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139757064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139758314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139759564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139760814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139762064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139763314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139764564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139765814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139765814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139767064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139768314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139769564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139770814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139772064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139773314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139774564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139775814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139775814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139777064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139778314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139779564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139780814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139782064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139783314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139784564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139785814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139785814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139787064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139788314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139789564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139790814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139792064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139793314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139794564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139795814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139795814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139797064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139798314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139799564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139800814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139802064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139803314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139804564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139805814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139805814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139807064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139808314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139809564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139810814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139812064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139813314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139814564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139815814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139817064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139818314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139819564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139820814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139822064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139823314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139824564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139825814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139827064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139828314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139848314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139873314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139895814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139905814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139909564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139910814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139912064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139913314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139914564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139915814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139915814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139917064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139918314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139919564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139920814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139922064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139923314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139924564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139925814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139925814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139927064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139928314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139929564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139930814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139932064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139933314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139934564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139935814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139935814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139937064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139938314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139939564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139940814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139942064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139943314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139944564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139945814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139945814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139947064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139948314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139949564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139950814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139952064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139953314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139954564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139955814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139955814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139957064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139958314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139959564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139960814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139962064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139963314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139964564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139965814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 139965814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139967064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139968314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139969564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139970814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139972064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139973314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139974564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139975814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139977064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139978314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139979564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139980814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139982064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139983314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139984564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139985814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139987064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 139988314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140008314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140033314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140055814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140065814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140069564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140070814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140072064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140073314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140074564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140075814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140075814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140077064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140078314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140079564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140080814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140082064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140083314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140084564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140085814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140085814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140087064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140088314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140089564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140090814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140092064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140093314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140094564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140095814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140095814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140097064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140098314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140099564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140100814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140102064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140103314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140104564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140105814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140105814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140107064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140108314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140109564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140110814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140112064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140113314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140114564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140115814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140115814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140117064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140118314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140119564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140120814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140122064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140123314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140124564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140125814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140125814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140127064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140128314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140129564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140130814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140132064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140133314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140134564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140135814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140137064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140138314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140139564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140140814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140142064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140143314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140144564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140145814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140147064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140148314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140168314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140193314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140215814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140225814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140235814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140245814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140255814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140265814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140275814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140285814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140328314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140353314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140375814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140385814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140395814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140405814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140415814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140425814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140435814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140445814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140449564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140450814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140452064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140453314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140454564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140455814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140457064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140458314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140459564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140460814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140462064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140463314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140464564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140465814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140467064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140468314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140488314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140513314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140535814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140545814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140549564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140550814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140552064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140553314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140554564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140555814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140555814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140557064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140558314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140559564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140560814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140562064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140563314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140564564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140565814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140565814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140567064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140568314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140569564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140570814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140572064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140573314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140574564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140575814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140575814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140577064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140578314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140579564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140580814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140582064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140583314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140584564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140585814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140585814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140587064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140588314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140589564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140590814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140592064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140593314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140594564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140595814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140595814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140597064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140598314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140599564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140600814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140602064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140603314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140604564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140605814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140605814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140607064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140608314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140609564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140610814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140612064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140613314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140614564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140615814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140617064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140618314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140619564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140620814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140622064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140623314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140624564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140625814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140627064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140628314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140648314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140673314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140695814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140705814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140709564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140710814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140712064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140713314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140714564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140715814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140715814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140717064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140718314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140719564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140720814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140722064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140723314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140724564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140725814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140725814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140727064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140728314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140729564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140730814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140732064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140733314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140734564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140735814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140735814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140737064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140738314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140739564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140740814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140742064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140743314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140744564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140745814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140745814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140747064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140748314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140749564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140750814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140752064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140753314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140754564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140755814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140755814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140757064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140758314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140759564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140760814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140762064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140763314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140764564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140765814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140765814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140767064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140768314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140769564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140770814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140772064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140773314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140774564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140775814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140777064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140778314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140779564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140780814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140782064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140783314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140784564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140785814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140787064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140788314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140808314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140833314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140855814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 140860814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140865814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140875814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140885814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140895814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140905814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140915814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140925814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 140950814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140965814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 140970814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140975814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140985814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 140995814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 140999564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141000814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141002064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141003314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141004564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141005814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141005814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141007064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141008314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141009564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141010814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141012064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141013314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141014564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141015814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141015814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141017064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141018314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141025814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141035814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 141060814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141088314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141113314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141135814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141145814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141149564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141150814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141152064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141153314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141154564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141155814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141155814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141157064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141158314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141159564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141160814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141162064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141163314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141164564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141165814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141165814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141167064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141168314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141169564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141170814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141172064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141173314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141174564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141175814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141175814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141177064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141178314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141179564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141180814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141182064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141183314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141184564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141185814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141185814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141187064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141188314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141189564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141190814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141192064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141193314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141194564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141195814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141195814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141197064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141198314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141199564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141200814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141202064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141203314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141204564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141205814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141205814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141207064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141208314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141209564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141210814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141212064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141213314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141214564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141215814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141217064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141218314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141219564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141220814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141222064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141223314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141224564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141225814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141227064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141228314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141248314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141273314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141295814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141305814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141315814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141325814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141329564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141330814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141332064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141333314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141334564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141335814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141335814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141337064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141338314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141339564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141340814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141342064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141343314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141344564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141345814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141345814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141347064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141348314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141349564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141350814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141352064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141353314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141354564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141355814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141355814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141357064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141358314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141359564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141360814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141362064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141363314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141364564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141365814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141365814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141367064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141368314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141369564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141370814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141372064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141373314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141374564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141375814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141377064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141378314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141379564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141380814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141382064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141383314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141384564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141385814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141387064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141388314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141408314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141433314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141455814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141465814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141475814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141485814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141495814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141505814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141515814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141525814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141568314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141593314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141615814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141625814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141635814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141645814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141655814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141665814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141675814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141685814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141728314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141753314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141775814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141785814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141789564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141790814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141792064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141793314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141794564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141795814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141795814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141797064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141798314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141799564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141800814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141802064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141803314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141804564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141805814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141805814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141807064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141808314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141809564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141810814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141812064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141813314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141814564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141815814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141815814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141817064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141818314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141819564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141820814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141822064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141823314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141824564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141825814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141825814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141827064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141828314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141829564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141830814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141832064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141833314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141834564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141835814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141835814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141837064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141838314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141845814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141859564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141860814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141862064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141863314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141864564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141865814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141867064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141868314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141888314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141913314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141935814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141945814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141949564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141950814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141952064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141953314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141954564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141955814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141955814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141957064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141958314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141959564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141960814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141962064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141963314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141964564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141965814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141965814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141967064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141968314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141969564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141970814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141972064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141973314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141974564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141975814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141975814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141977064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141978314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141979564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141980814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141982064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141983314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141984564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141985814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141985814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141987064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141988314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141989564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141990814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141992064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141993314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141994564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141995814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 141995814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141997064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141998314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 141999564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142000814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142002064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142003314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142004564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142005814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142005814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142007064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142008314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142009564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142010814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142012064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142013314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142014564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142015814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142017064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142018314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142019564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142020814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142022064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142023314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142024564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142025814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142027064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142028314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142048314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142073314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142095814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142105814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142109564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142110814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142112064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142113314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142114564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142115814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142115814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142117064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142118314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142119564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142120814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142122064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142123314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142124564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142125814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142125814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142127064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142128314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142129564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142130814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142132064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142133314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142134564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142135814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142135814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142137064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142138314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142139564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142140814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142142064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142143314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142144564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142145814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142145814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142147064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142148314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142149564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142150814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142152064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142153314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142154564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142155814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142155814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142157064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142158314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142159564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142160814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142162064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142163314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142164564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142165814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142165814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142167064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142168314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142169564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142170814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142172064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142173314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142174564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142175814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142177064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142178314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142179564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142180814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142182064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142183314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142184564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142185814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142187064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142188314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142208314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142233314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142255814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142265814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142269564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142270814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142272064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142273314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142274564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142275814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142275814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142277064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142278314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142279564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142280814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142282064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142283314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142284564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142285814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142285814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142287064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142288314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142289564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142290814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142292064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142293314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142294564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142295814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142295814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142297064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142298314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142299564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142300814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142302064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142303314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142304564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142305814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142305814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142307064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142308314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142309564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142310814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142312064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142313314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142314564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142315814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142315814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142317064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142318314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142319564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142320814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142322064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142323314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142324564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142325814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142325814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142327064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142328314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142329564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142330814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142332064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142333314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142334564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142335814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142337064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142338314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142339564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142340814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142342064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142343314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142344564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142345814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142347064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142348314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142368314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142393314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142415814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142425814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142429564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142430814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142432064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142433314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142434564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142435814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142435814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142437064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142438314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142439564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142440814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142442064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142443314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142444564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142445814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142445814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142447064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142448314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142449564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142450814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142452064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142453314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142454564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142455814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142455814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142457064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142458314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142459564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142460814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142462064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142463314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142464564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142465814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142465814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142467064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142468314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142469564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142470814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142472064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142473314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142474564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142475814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142475814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142477064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142478314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142485814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142499564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142500814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142502064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142503314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142504564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142505814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142507064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142508314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142528314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142553314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142575814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142585814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142589564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142590814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142592064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142593314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142594564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142595814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142595814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142597064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142598314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142599564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142600814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142602064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142603314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142604564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142605814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142605814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142607064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142608314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142609564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142610814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142612064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142613314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142614564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142615814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142615814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142617064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142618314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142619564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142620814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142622064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142623314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142624564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142625814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142625814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142627064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142628314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142629564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142630814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142632064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142633314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142634564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142635814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142635814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142637064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142638314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142639564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142640814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142642064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142643314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142644564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142645814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142645814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142647064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142648314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142649564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142650814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142652064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142653314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142654564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142655814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142657064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142658314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142659564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142660814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142662064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142663314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142664564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142665814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142667064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142668314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142688314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142713314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142735814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142745814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142755814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142765814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142775814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142785814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142795814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142805814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142848314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142873314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142895814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 142900814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142905814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142915814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142925814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142935814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142945814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142955814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 142965814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 142988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 142990814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143018314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143043314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143065814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143075814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143079564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143080814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143082064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143083314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143084564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143085814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143085814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143087064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143088314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143089564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143090814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143092064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143093314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143094564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143095814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143095814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143097064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143098314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143099564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143100814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143102064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143103314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143104564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143105814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143105814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143107064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143108314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143109564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143110814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143112064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143113314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143114564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143115814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143115814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143117064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143118314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143119564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143120814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143122064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143123314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143124564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143125814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143125814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143127064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143128314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143129564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143130814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143132064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143133314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143134564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143135814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143135814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143137064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143138314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143139564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143140814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143142064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143143314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143144564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143145814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143147064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143148314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143149564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143150814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143152064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143153314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143154564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143155814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143157064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143158314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143178314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143203314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143225814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143230814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143235814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143245814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143255814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143265814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143275814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143285814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143289564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143290814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143292064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143293314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143294564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143295814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143295814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143297064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143298314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143299564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143300814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143302064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143303314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143304564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143305814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143307064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143308314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143309564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143310814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143312064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143313314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143314564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143315814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143317064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143318314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143320814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143348314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143373314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143633314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143655814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143665814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143669564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143670814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143672064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143673314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143674564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143675814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143675814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143677064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143678314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143679564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143680814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143682064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143683314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143684564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143685814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143685814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143687064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143688314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143689564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143690814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143692064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143693314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143694564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143695814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143695814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143697064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143698314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143699564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143700814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143702064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143703314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143704564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143705814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143705814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143707064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143708314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143709564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143710814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143712064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143713314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143714564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143715814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143715814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143717064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143718314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143719564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143720814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143722064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143723314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143724564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143725814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143725814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143727064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143728314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143729564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143730814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143732064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143733314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143734564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143735814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143737064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143738314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143739564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143740814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143742064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143743314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143744564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143745814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143747064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143748314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143768314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143793314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143815814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143820814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143825814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143835814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143845814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143855814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143865814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143875814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143885814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143889564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143890814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143892064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143893314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143894564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143895814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143897064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143898314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143899564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143900814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143902064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143903314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143904564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143905814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143907064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143908314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 143910814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143938314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143963314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 143995814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 143999564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144000814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144002064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144003314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144004564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144005814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144005814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144007064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144008314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144009564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144010814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144012064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144013314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144014564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144015814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144015814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144017064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144018314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144019564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144020814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144022064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144023314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144024564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144025814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144025814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144027064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144028314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144029564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144030814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144032064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144033314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144034564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144035814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144035814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144037064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144038314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144039564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144040814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144042064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144043314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144044564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144045814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144045814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144047064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144048314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144049564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144050814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144052064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144053314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144054564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144055814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144055814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144057064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144058314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144059564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144060814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144062064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144063314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144064564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144065814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144067064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144068314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144069564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144070814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144072064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144073314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144074564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144075814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144077064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144078314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144098314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144123314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144145814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 144150814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144155814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144165814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144169564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144175814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144185814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144190814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144192064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144193314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144194564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144195814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144195814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144197064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144198314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144205814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144215814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 144240814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144268314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144293314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144315814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144325814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144329564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144330814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144332064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144333314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144334564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144335814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144335814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144337064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144338314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144339564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144340814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144342064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144343314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144344564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144345814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144345814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144347064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144348314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144355814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144365814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144375814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144385814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144428314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144453314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144475814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144485814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144495814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144505814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144515814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144525814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144535814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144545814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144588314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144613314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144635814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144645814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144649564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144650814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144652064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144653314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144654564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144655814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144655814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144657064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144658314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144659564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144660814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144662064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144663314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144664564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144665814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144665814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144667064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144668314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144675814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144685814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144688314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144689564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144690814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144692064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144693314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144694564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144695814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144695814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144697064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144698314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144699564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144700814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144702064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144703314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144704564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144705814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144705814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144707064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144708314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144709564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144710814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144712064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144713314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144714564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144715814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144717064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144718314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144719564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144720814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144722064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144723314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144724564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144725814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144727064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144728314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144748314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144773314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144795814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144805814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144809564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144810814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144812064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144813314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144814564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144815814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144815814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144817064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144818314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144819564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144820814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144822064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144823314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144824564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144825814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144825814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144827064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144828314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144829564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144830814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144832064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144833314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144834564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144835814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144835814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144837064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144838314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144845814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144855814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144859564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144860814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144862064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144863314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144864564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144865814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144865814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144867064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144868314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144869564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144870814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144872064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144873314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144874564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144875814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144877064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144878314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144879564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144880814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144882064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144883314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144884564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144885814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144887064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144888314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144908314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144933314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144965814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144969564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144970814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144972064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144973314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144974564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144975814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144975814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144977064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144978314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144979564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144980814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144982064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144983314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144984564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144985814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144985814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144987064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144988314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144989564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144990814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144992064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144993314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144994564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144995814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 144995814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144997064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144998314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 144999564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145000814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145002064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145003314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145004564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145005814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145005814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145007064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145008314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145009564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145010814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145012064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145013314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145014564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145015814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145015814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145017064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145018314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145019564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145020814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145022064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145023314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145024564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145025814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145025814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145027064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145028314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145029564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145030814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145032064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145033314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145034564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145035814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145037064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145038314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145039564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145040814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145042064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145043314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145044564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145045814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145047064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145048314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145068314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145093314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145115814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145125814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145129564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145130814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145132064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145133314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145134564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145135814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145135814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145137064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145138314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145139564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145140814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145142064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145143314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145144564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145145814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145145814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145147064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145148314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145149564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145150814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145152064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145153314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145154564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145155814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145155814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145157064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145158314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145159564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145160814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145162064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145163314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145164564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145165814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145165814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145167064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145168314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145169564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145170814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145172064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145173314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145174564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145175814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145175814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145177064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145178314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145179564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145180814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145182064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145183314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145184564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145185814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145185814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145187064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145188314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145189564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145190814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145192064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145193314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145194564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145195814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145197064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145198314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145199564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145200814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145202064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145203314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145204564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145205814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145207064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145208314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145228314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145253314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145275814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145285814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145289564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145290814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145292064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145293314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145294564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145295814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145295814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145297064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145298314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145299564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145300814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145302064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145303314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145304564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145305814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145305814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145307064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145308314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145315814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145325814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145329564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145330814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145332064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145333314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145334564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145335814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145335814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145337064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145338314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145339564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145340814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145342064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145343314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145344564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145345814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145345814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145347064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145348314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145349564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145350814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145352064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145353314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145354564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145355814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145357064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145358314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145359564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145360814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145362064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145363314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145364564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145365814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145367064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145368314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145388314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145413314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145435814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145445814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145449564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145450814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145452064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145453314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145454564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145455814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145455814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145457064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145458314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145459564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145460814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145462064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145463314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145464564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145465814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145465814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145467064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145468314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145469564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145470814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145472064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145473314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145474564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145475814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145475814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145477064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145478314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145485814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145495814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145499564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145500814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145502064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145503314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145504564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145505814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145505814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145507064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145508314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145509564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145510814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145512064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145513314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145514564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145515814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145517064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145518314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145519564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145520814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145522064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145523314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145524564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145525814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145527064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145528314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145548314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145573314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145595814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 145600814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145605814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145609564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145610814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145612064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145613314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145614564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145615814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145615814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145617064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145618314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145619564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145620814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145622064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145623314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145624564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145625814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145625814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145627064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145628314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145635814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145645814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145655814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145665814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 145690814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145705814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145715814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145725814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145735814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145745814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145755814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145765814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145775814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145818314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145843314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145865814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145875814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145879564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145880814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145882064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145883314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145884564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145885814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145885814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145887064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145888314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145889564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145890814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145892064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145893314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145894564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145895814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145895814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145897064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145898314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145899564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145900814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145902064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145903314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145904564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145905814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145905814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145907064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145908314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145909564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145910814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145912064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145913314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145914564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145915814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145915814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145917064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145918314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145919564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145920814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145922064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145923314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145924564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145925814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145925814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145927064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145928314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145929564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145930814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145932064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145933314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145934564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145935814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145935814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145937064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145938314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145939564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145940814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145942064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145943314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145944564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145945814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145947064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145948314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145949564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145950814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145952064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145953314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145954564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145955814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145957064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 145958314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 145978314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146003314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146025814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 146030814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146035814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146045814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146055814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146065814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146075814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146085814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146095814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 146120814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146148314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146173314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146195814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 146200814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146205814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146215814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146225814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146235814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146245814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146255814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146265814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146279564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146280814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146282064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146283314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146284564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146285814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146287064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146288314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 146290814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146305814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146315814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146319564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146320814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146322064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146323314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146324564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146325814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146325814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146327064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146328314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146329564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146330814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146332064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146333314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146334564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146335814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146335814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146337064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146338314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146339564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146340814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146342064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146343314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146344564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146345814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146345814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146347064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146348314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146349564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146350814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146352064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146353314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146354564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146355814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146355814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146357064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146358314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146359564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146360814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146362064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146363314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146364564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146365814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146365814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146367064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146368314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146369564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146370814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146372064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146373314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146374564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146375814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146375814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146377064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146378314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146379564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146380814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146382064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146383314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146384564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146385814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146387064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146388314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146389564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146390814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146392064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146393314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146394564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146395814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146397064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146398314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146418314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146443314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146465814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146475814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146485814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146495814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146499564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146500814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146502064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146503314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146504564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146505814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146505814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146507064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146508314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146509564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146510814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146512064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146513314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146514564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146515814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146515814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146517064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146518314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146519564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146520814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146522064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146523314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146524564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146525814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146525814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146527064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146528314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146529564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146530814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146532064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146533314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146534564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146535814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146535814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146537064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146538314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146539564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146540814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146542064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146543314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146544564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146545814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146547064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146548314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146549564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146550814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146552064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146553314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146554564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146555814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146557064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146558314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146578314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146603314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146625814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 146630814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146635814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146645814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146655814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146665814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146675814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146685814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146695814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 146720814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146748314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146773314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146795814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146805814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146815814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146823314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146824564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146825814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146825814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146827064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146828314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146829564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146830814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146832064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146833314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146834564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146835814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146835814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146837064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146838314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146839564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146840814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146842064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146843314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146844564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146845814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146845814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146847064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146848314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146849564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146850814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146852064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146853314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146854564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146855814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146855814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146857064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146858314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146859564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146860814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146862064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146863314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146864564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146865814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146865814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146867064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146868314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146869564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146870814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146872064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146873314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146874564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146875814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146877064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146878314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146879564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146880814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146882064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146883314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146884564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146885814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146887064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146888314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146908314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146933314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146955814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146965814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146975814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146985814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 146995814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 146999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147005814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147009564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147010814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147012064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147013314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147014564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147015814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147015814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147017064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147018314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147019564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147020814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147022064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147023314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147024564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147025814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147025814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147027064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147028314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147029564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147030814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147032064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147033314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147034564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147035814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147037064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147038314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147039564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147040814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147042064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147043314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147044564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147045814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147047064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147068314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147093314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147115814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147125814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147129564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147130814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147132064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147133314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147134564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147135814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147135814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147137064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147138314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147139564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147140814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147142064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147143314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147144564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147145814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147145814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147147064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147148314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147149564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147150814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147152064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147153314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147154564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147155814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147155814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147157064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147158314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147159564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147160814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147162064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147163314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147164564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147165814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147165814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147167064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147168314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147169564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147170814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147172064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147173314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147174564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147175814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147175814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147177064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147178314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147179564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147180814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147182064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147183314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147184564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147185814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147185814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147187064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147188314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147189564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147190814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147192064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147193314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147194564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147195814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147197064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147198314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147199564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147200814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147202064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147203314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147204564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147205814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147207064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147208314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147228314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147253314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147275814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147285814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147289564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147290814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147292064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147293314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147294564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147295814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147295814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147297064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147298314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147299564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147300814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147302064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147303314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147304564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147305814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147305814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147307064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147308314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147309564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147310814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147312064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147313314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147314564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147315814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147315814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147317064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147318314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147319564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147320814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147322064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147323314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147324564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147325814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147325814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147327064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147328314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147329564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147330814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147332064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147333314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147334564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147335814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147335814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147337064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147338314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147339564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147340814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147342064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147343314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147344564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147345814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147345814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147347064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147348314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147349564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147350814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147352064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147353314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147354564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147355814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147357064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147358314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147359564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147360814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147362064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147363314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147364564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147365814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147367064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147368314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147388314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147413314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147435814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147445814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147449564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147450814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147452064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147453314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147454564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147455814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147455814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147457064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147458314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147459564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147460814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147462064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147463314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147464564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147465814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147465814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147467064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147468314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147469564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147470814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147472064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147473314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147474564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147475814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147475814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147477064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147478314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147479564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147480814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147482064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147483314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147484564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147485814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147485814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147487064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147488314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147489564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147490814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147492064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147493314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147494564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147495814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147495814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147497064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147498314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147499564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147500814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147502064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147503314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147504564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147505814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147505814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147507064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147508314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147509564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147510814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147512064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147513314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147514564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147515814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147517064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147518314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147519564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147520814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147522064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147523314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147524564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147525814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147527064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147528314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147548314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147573314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147595814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147605814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147609564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147610814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147612064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147613314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147614564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147615814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147615814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147617064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147618314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147619564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147620814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147622064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147623314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147624564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147625814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147625814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147627064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147628314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147629564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147630814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147632064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147633314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147634564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147635814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147635814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147637064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147638314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147639564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147640814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147642064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147643314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147644564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147645814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147645814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147647064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147648314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147649564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147650814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147652064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147653314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147654564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147655814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147655814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147657064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147658314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147659564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147660814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147662064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147663314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147664564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147665814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147665814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147667064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147668314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147669564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147670814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147672064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147673314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147674564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147675814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147677064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147678314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147679564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147680814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147682064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147683314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147684564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147685814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147687064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147688314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147708314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147733314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147755814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147765814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147769564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147770814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147772064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147773314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147774564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147775814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147775814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147777064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147778314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147779564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147780814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147782064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147783314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147784564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147785814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147785814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147787064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147788314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147789564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147790814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147792064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147793314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147794564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147795814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147795814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147797064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147798314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147799564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147800814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147802064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147803314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147804564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147805814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147805814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147807064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147808314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147809564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147810814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147812064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147813314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147814564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147815814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147815814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147817064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147818314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147819564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147820814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147822064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147823314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147824564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147825814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147825814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147827064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147828314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147829564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147830814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147832064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147833314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147834564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147835814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147837064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147838314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147839564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147840814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147842064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147843314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147844564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147845814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147847064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147848314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147868314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147893314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147915814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147925814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147929564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147930814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147932064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147933314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147934564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147935814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147935814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147937064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147938314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147939564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147940814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147942064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147943314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147944564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147945814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147945814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147947064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147948314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147949564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147950814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147952064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147953314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147954564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147955814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147955814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147957064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147958314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147959564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147960814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147962064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147963314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147964564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147965814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147965814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147967064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147968314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147969564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147970814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147972064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147973314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147974564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147975814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147975814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147977064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147978314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147979564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147980814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147982064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147983314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147984564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147985814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 147985814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147987064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147988314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147989564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147990814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147992064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147993314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147994564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147995814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147997064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147998314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 147999564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148000814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148002064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148003314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148004564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148005814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148007064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148008314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148028314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148053314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148075814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148080814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148085814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148095814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148105814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148115814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148125814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148135814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148145814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148170814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148185814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148190814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148195814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148199564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148200814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148202064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148203314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148204564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148205814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148205814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148207064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148208314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148209564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148210814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148212064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148213314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148214564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148215814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148215814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148217064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148218314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148219564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148220814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148222064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148223314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148224564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148225814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148225814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148227064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148228314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148229564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148230814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148232064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148233314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148234564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148235814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148235814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148237064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148238314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148239564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148240814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148242064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148243314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148244564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148245814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148245814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148247064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148248314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148249564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148250814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148252064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148253314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148254564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148255814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148255814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148257064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148258314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148259564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148260814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148262064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148263314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148264564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148265814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148267064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148268314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148269564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148270814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148272064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148273314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148274564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148275814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148277064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148278314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148280814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148308314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148333314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148355814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148360814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148365814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148375814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148385814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148395814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148405814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148409564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148410814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148412064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148413314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148414564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148415814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148415814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148417064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148418314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148419564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148420814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148422064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148423314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148424564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148425814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148425814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148427064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148428314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148429564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148430814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148432064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148433314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148434564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148435814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148437064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148438314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148450814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148465814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148475814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148485814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148487064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148488314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148489564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148490814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148492064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148493314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148494564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148495814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148495814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148497064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148498314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148499564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148500814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148502064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148503314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148504564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148505814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148505814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148507064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148508314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148509564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148510814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148512064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148513314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148514564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148515814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148515814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148517064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148518314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148519564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148520814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148522064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148523314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148524564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148525814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148525814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148527064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148528314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148529564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148530814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148532064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148533314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148534564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148535814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148535814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148537064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148538314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148539564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148540814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148542064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148543314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148544564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148545814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148547064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148548314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148549564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148550814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148552064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148553314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148554564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148555814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148557064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148558314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148578314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148603314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148625814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148630814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148635814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148645814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148655814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148665814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148675814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148685814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148695814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148720814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148735814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148745814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148749564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148750814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148752064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148753314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148754564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148755814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148755814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148757064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148758314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148759564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148760814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148762064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148763314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148764564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148765814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148765814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148767064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148768314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148769564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148770814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148772064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148773314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148774564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148775814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148775814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148777064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148778314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148779564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148780814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148782064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148783314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148784564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148785814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148785814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148787064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148788314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148789564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148790814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148792064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148793314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148794564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148795814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148795814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148797064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148798314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148799564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148800814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148802064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148803314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148804564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148805814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148805814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148807064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148808314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148809564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148810814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148812064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148813314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148814564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148815814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148817064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148818314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148819564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148820814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148822064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148823314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148824564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148825814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148827064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148828314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148848314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148873314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148895814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148900814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148905814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148909564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148910814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148912064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148913314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148914564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148915814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148915814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148917064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148918314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148925814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148935814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148945814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148955814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 148965814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 148988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 148990814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149005814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 149010814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149015814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149019564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149020814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149022064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149023314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149024564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149025814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149025814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149027064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149028314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149029564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149030814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149032064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149033314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149034564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149035814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149035814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149037064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149038314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149039564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149040814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149042064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149043314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149044564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149045814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149045814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149047064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149048314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149049564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149050814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149052064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149053314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149054564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149055814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149055814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149057064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149058314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149065814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149075814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 149100814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149128314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149153314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149175814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149185814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149189564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149190814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149192064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149193314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149194564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149195814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149195814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149197064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149198314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149199564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149200814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149202064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149203314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149204564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149205814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149205814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149207064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149208314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149215814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149225814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149235814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149245814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149288314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149313314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149335814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149345814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149349564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149350814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149352064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149353314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149354564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149355814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149355814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149357064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149358314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149365814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149375814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149385814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149395814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149405814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149448314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149473314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149495814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149505814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149509564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149510814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149512064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149513314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149514564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149515814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149515814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149517064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149518314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149519564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149520814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149522064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149523314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149524564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149525814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149525814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149527064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149528314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149529564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149530814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149532064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149533314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149534564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149535814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149535814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149537064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149538314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149539564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149540814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149542064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149543314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149544564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149545814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149545814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149547064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149548314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149549564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149550814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149552064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149553314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149554564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149555814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149555814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149557064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149558314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149559564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149560814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149562064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149563314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149564564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149565814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149565814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149567064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149568314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149569564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149570814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149572064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149573314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149574564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149575814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149577064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149578314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149579564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149580814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149582064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149583314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149584564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149585814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149587064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149588314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149608314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149633314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149655814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149665814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149669564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149670814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149672064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149673314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149674564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149675814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149675814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149677064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149678314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149685814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149688314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149689564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149690814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149692064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149693314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149694564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149695814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149695814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149697064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149698314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149699564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149700814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149702064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149703314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149704564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149705814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149705814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149707064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149708314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149709564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149710814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149712064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149713314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149714564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149715814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149715814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149717064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149718314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149719564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149720814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149722064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149723314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149724564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149725814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149725814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149727064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149728314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149729564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149730814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149732064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149733314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149734564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149735814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149737064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149738314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149739564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149740814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149742064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149743314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149744564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149745814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149747064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149748314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149768314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149793314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149815814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149825814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149829564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149830814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149832064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149833314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149834564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149835814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149835814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149837064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149838314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149839564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149840814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149842064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149843314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149844564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149845814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149845814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149847064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149848314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149849564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149850814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149852064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149853314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149854564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149855814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149855814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149857064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149858314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149859564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149860814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149862064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149863314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149864564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149865814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149865814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149867064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149868314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149869564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149870814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149872064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149873314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149874564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149875814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149875814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149877064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149878314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149879564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149880814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149882064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149883314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149884564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149885814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149885814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149887064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149888314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149889564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149890814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149892064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149893314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149894564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149895814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149897064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149898314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149899564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149900814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149902064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149903314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149904564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149905814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149907064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149908314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149928314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149953314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149975814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149985814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149989564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149990814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149992064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149993314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149994564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149995814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 149995814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149997064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149998314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 149999564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150000814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150002064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150003314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150004564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150005814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150005814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150007064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150008314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150009564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150010814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150012064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150013314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150014564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150015814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150015814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150017064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150018314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150019564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150020814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150022064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150023314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150024564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150025814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150025814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150027064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150028314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150029564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150030814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150032064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150033314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150034564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150035814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150035814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150037064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150038314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150039564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150040814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150042064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150043314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150044564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150045814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150045814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150047064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150048314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150049564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150050814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150052064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150053314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150054564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150055814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150057064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150058314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150059564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150060814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150062064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150063314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150064564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150065814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150067064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150068314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150088314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150113314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150135814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150145814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150149564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150150814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150152064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150153314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150154564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150155814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150155814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150157064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150158314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150159564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150160814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150162064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150163314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150164564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150165814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150165814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150167064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150168314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150169564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150170814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150172064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150173314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150174564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150175814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150175814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150177064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150178314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150179564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150180814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150182064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150183314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150184564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150185814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150185814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150187064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150188314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150189564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150190814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150192064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150193314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150194564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150195814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150195814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150197064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150198314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150199564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150200814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150202064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150203314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150204564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150205814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150205814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150207064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150208314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150209564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150210814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150212064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150213314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150214564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150215814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150217064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150218314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150219564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150220814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150222064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150223314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150224564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150225814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150227064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150228314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150248314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150273314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150295814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150305814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150309564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150310814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150312064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150313314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150314564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150315814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150315814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150317064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150318314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150325814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150329564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150330814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150332064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150333314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150334564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150335814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150335814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150337064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150338314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150339564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150340814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150342064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150343314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150344564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150345814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150345814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150347064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150348314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150349564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150350814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150352064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150353314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150354564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150355814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150355814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150357064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150358314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150359564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150360814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150362064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150363314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150364564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150365814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150365814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150367064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150368314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150369564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150370814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150372064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150373314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150374564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150375814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150377064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150378314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150379564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150380814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150382064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150383314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150384564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150385814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150387064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150388314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150408314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150433314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150455814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150465814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150469564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150470814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150472064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150473314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150474564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150475814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150475814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150477064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150478314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150479564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150480814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150482064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150483314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150484564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150485814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150485814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150487064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150488314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150489564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150490814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150492064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150493314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150494564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150495814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150495814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150497064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150498314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150499564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150500814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150502064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150503314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150504564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150505814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150505814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150507064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150508314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150509564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150510814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150512064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150513314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150514564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150515814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150515814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150517064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150518314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150525814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150568314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150593314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150615814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 150620814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150625814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150629564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150630814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150632064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150633314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150634564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150635814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150635814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150637064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150638314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150645814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150655814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150665814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150675814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150685814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 150708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 150710814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150738314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 150763314.0 ps INFO: Refresh  
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151023314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151045814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 151050814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151055814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151059564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151060814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151062064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151063314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151064564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151065814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151065814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151067064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151068314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151069564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151070814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151072064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151073314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151074564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151075814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151075814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151077064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151078314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151079564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151080814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151082064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151083314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151084564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151085814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151085814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151087064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151088314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151095814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151105814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151115814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 151140814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151155814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151165814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151169564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151170814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151172064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151173314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151174564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151175814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151175814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151177064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151178314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151179564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151180814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151182064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151183314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151184564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151185814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151185814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151187064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151188314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151189564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151190814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151192064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151193314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151194564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151195814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151195814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151197064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151198314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151199564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151200814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151202064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151203314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151204564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151205814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151205814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151207064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151208314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151209564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151210814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151212064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151213314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151214564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151215814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151215814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151217064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151218314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151219564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151220814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151222064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151223314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151224564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151225814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151225814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151227064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151228314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151229564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151230814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151232064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151233314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151234564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151235814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151237064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151238314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151239564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151240814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151242064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151243314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151244564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151245814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151247064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151248314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151268314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151293314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151315814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 151320814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151325814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151329564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151330814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151332064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151333314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151334564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151335814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151335814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151337064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151338314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151339564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151340814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151342064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151343314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151344564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151345814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151345814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151347064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151348314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151349564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151350814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151352064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151353314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151354564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151355814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151355814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151357064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151358314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151359564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151360814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151362064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151363314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151364564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151365814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151365814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151367064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151368314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151369564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151370814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151372064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151373314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151374564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151375814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151375814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151377064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151378314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151379564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151380814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151382064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151383314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151384564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151385814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151385814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151387064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151388314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151389564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151390814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151392064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151393314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151394564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151395814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151397064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151398314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151399564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151400814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151402064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151403314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151404564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151405814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151407064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151408314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 151410814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151425814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 151430814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151435814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151439564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151440814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151442064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151443314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151444564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151445814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151445814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151447064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151448314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151449564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151450814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151452064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151453314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151454564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151455814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151455814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151457064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151458314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151459564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151460814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151462064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151463314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151464564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151465814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151465814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151467064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151468314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151469564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151470814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151472064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151473314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151474564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151475814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151475814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151477064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151478314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151479564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151480814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151482064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151483314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151484564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151485814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151485814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151487064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151488314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151489564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151490814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151492064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151493314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151494564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151495814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151495814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151497064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151498314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151499564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151500814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151502064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151503314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151504564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151505814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151507064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151508314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151509564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151510814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151512064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151513314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151514564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151515814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151517064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151518314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 151520814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151548314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151573314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151595814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151605814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151609564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151610814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151612064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151613314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151614564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151615814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151615814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151617064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151618314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151619564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151620814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151622064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151623314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151624564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151625814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151625814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151627064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151628314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151629564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151630814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151632064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151633314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151634564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151635814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151635814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151637064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151638314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151639564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151640814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151642064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151643314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151644564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151645814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151645814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151647064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151648314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151649564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151650814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151652064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151653314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151654564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151655814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151655814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151657064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151658314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151659564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151660814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151662064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151663314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151664564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151665814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151665814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151667064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151668314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151669564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151670814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151672064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151673314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151674564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151675814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151677064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151678314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151679564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151680814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151682064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151683314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151684564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151685814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151687064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151688314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151708314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151733314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151755814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151765814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151769564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151770814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151772064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151773314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151774564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151775814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151775814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151777064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151778314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151779564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151780814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151782064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151783314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151784564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151785814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151785814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151787064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151788314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151789564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151790814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151792064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151793314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151794564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151795814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151795814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151797064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151798314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151799564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151800814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151802064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151803314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151804564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151805814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151805814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151807064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151808314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151809564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151810814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151812064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151813314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151814564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151815814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151815814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151817064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151818314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151819564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151820814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151822064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151823314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151824564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151825814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151825814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151827064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151828314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151829564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151830814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151832064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151833314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151834564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151835814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151837064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151838314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151839564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151840814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151842064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151843314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151844564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151845814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151847064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151848314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151868314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151893314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151915814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151925814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151929564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151930814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151932064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151933314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151934564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151935814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151935814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151937064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151938314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151939564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151940814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151942064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151943314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151944564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151945814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151945814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151947064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151948314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151949564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151950814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151952064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151955814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151965814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151975814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 151985814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151988314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151989564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151990814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151992064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151993314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151994564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151995814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151997064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151998314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 151999564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152000814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152002064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152003314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152004564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152005814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152007064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152008314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152028314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152053314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152075814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152085814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152089564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152090814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152092064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152093314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152094564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152095814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152095814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152097064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152098314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152099564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152100814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152102064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152103314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152104564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152105814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152105814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152107064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152108314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152109564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152110814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152112064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152113314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152114564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152115814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152115814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152117064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152118314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152119564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152120814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152122064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152123314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152124564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152125814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152125814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152127064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152128314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152129564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152130814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152132064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152133314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152134564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152135814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152135814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152137064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152138314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152139564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152140814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152142064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152143314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152144564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152145814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152145814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152147064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152148314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152149564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152150814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152152064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152153314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152154564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152155814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152157064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152158314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152159564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152160814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152162064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152163314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152164564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152165814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152167064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152168314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152188314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152213314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152235814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152245814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152249564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152250814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152252064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152253314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152254564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152255814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152255814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152257064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152258314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152259564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152260814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152262064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152263314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152264564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152265814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152265814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152267064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152268314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152269564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152270814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152272064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152273314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152274564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152275814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152275814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152277064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152278314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152279564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152280814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152282064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152283314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152284564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152285814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152285814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152287064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152288314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152289564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152290814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152292064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152293314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152294564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152295814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152295814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152297064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152298314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152299564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152300814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152302064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152303314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152304564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152305814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152305814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152307064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152308314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152309564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152310814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152312064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152313314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152314564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152315814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152317064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152318314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152319564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152320814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152322064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152323314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152324564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152325814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152327064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152328314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152348314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152373314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152395814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152405814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152409564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152410814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152412064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152413314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152414564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152415814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152415814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152417064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152418314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152419564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152420814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152422064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152423314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152424564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152425814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152425814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152427064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152428314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152429564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152430814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152432064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152433314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152434564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152435814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152435814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152437064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152438314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152439564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152440814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152442064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152443314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152444564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152445814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152445814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152447064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152448314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152449564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152450814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152452064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152453314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152454564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152455814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152455814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152457064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152458314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152459564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152460814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152462064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152463314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152464564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152465814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152465814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152467064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152468314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152469564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152470814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152472064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152473314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152474564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152475814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152477064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152478314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152479564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152480814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152482064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152483314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152484564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152485814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152487064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152488314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152508314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152533314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152555814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152565814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152569564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152570814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152572064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152573314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152574564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152575814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152575814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152577064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152578314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152579564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152580814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152582064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152583314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152584564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152585814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152585814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152587064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152588314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152589564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152590814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152592064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152593314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152594564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152595814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152595814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152597064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152598314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152599564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152600814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152602064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152603314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152604564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152605814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152605814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152607064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152608314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152609564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152610814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152612064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152613314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152614564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152615814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152615814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152617064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152618314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152619564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152620814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152622064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152623314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152624564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152625814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152625814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152627064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152628314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152629564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152630814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152632064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152633314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152634564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152635814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152637064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152638314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152639564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152640814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152642064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152643314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152644564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152645814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152647064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152648314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152668314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152693314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152715814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152725814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152729564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152730814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152732064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152733314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152734564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152735814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152735814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152737064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152738314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152739564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152740814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152742064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152743314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152744564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152745814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152745814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152747064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152748314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152749564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152750814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152752064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152753314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152754564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152755814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152755814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152757064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152758314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152759564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152760814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152762064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152763314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152764564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152765814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152765814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152767064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152768314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152769564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152770814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152772064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152773314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152774564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152775814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152775814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152777064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152778314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152779564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152780814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152782064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152783314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152784564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152785814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152785814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152787064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152788314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152789564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152790814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152792064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152793314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152794564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152795814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152797064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152798314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152799564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152800814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152802064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152803314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152804564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152805814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152807064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152808314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152828314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152853314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152875814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152885814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152889564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152890814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152892064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152893314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152894564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152895814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152895814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152897064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152898314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152899564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152900814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152902064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152903314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152904564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152905814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152905814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152907064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152908314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152909564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152910814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152912064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152913314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152914564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152915814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152915814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152917064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152918314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152919564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152920814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152922064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152923314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152924564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152925814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152925814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152927064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152928314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152929564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152930814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152932064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152933314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152934564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152935814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152935814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152937064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152938314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152939564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152940814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152942064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152943314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152944564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152945814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152945814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152947064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152948314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152949564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152950814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152952064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152953314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152954564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152955814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152957064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152958314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152959564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152960814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152962064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152963314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152964564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152965814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152967064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 152968314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 152988314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153013314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153035814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153045814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153049564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153050814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153052064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153053314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153054564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153055814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153055814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153057064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153058314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153059564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153060814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153062064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153063314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153064564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153065814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153065814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153067064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153068314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153069564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153070814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153072064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153073314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153074564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153075814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153075814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153077064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153078314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153079564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153080814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153082064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153083314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153084564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153085814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153085814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153087064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153088314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153089564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153090814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153092064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153093314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153094564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153095814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153095814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153097064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153098314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153099564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153100814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153102064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153103314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153104564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153105814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153105814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153107064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153108314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153109564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153110814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153112064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153113314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153114564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153115814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153117064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153118314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153119564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153120814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153122064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153123314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153124564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153125814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153127064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153128314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153148314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153173314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153195814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153205814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153209564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153210814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153212064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153213314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153214564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153215814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153215814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153217064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153218314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153219564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153220814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153222064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153223314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153224564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153225814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153225814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153227064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153228314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153229564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153230814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153232064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153233314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153234564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153235814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153235814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153237064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153238314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153239564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153240814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153242064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153243314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153244564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153245814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153245814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153247064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153248314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153249564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153250814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153252064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153253314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153254564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153255814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153255814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153257064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153258314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153259564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153260814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153262064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153263314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153264564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153265814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153265814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153267064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153268314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153269564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153270814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153272064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153273314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153274564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153275814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153277064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153283314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153284564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153285814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153287064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153308314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153333314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153355814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153365814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153375814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153385814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153395814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153405814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153415814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153425814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153439564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153440814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153442064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153443314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153444564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153445814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153447064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153448314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153468314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153493314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153515814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153520814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153525814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153529564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153530814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153532064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153533314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153534564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153535814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153535814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153537064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153538314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153539564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153540814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153542064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153543314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153544564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153545814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153545814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153547064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153548314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153549564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153550814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153552064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153553314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153554564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153555814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153555814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153557064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153558314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153559564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153560814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153562064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153563314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153564564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153565814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153565814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153567064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153568314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153569564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153570814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153572064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153573314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153574564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153575814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153575814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153577064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153578314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153579564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153580814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153582064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153583314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153584564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153585814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153585814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153587064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153588314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153589564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153590814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153592064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153593314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153594564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153595814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153597064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153598314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153599564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153600814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153602064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153603314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153604564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153605814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153607064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153608314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153610814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153625814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153630814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153635814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153639564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153640814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153642064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153643314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153644564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153645814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153645814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153647064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153648314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153649564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153650814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153652064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153653314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153654564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153655814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153655814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153657064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153658314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153659564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153660814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153662064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153663314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153664564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153665814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153665814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153667064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153668314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153669564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153670814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153672064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153673314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153674564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153675814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153675814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153677064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153678314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153679564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153680814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153682064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153683314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153684564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153685814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153685814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153687064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153688314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153689564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153690814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153692064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153693314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153694564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153695814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153695814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153697064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153698314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153699564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153700814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153702064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153703314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153704564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153705814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153707064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153708314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153709564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153710814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153712064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153713314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153714564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153715814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153717064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153718314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153720814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153748314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153773314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153795814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153800814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153805814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153815814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153825814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153835814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153845814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153855814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153865814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153879564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153880814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153882064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153883314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153884564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153885814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153887064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153888314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153890814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153905814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 153910814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153915814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153919564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153925814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153935814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153940814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153942064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153943314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153944564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153945814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153945814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153947064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153948314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153949564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153950814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153952064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153953314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153954564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153955814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153955814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153957064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153958314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153959564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153960814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153962064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153963314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153964564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153965814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153965814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153967064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153968314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153969564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153970814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153972064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153973314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153974564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153975814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 153975814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153977064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153978314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153979564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153980814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153982064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153983314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153984564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153985814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153987064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153988314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153989564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153990814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153992064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153993314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153994564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153995814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153997064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 153998314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 154000814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154028314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154053314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154075814.0 ps INFO: Write     bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 154080814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154085814.0 ps INFO: Write     bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154089564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154090814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154092064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154093314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154094564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154095814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154095814.0 ps INFO: Write     bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154097064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154098314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154099564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154100814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154102064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154103314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154104564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154105814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154105814.0 ps INFO: Write     bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154107064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154108314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154109564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154110814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154112064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154113314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154114564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154115814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154115814.0 ps INFO: Write     bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154117064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154118314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154119564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154120814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154122064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154123314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154124564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154125814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154125814.0 ps INFO: Write     bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154127064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154128314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154129564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154130814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154132064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154133314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154134564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154135814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154135814.0 ps INFO: Write     bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154137064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154138314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154139564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154140814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154142064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154143314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154144564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154145814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154145814.0 ps INFO: Write     bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154147064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154148314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154149564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154150814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154152064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154153314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154154564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154155814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154157064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154158314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154159564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154160814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154162064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154163314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154164564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154165814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154167064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154168314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 154170814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154185814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154195814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154199564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154200814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154202064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154203314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154204564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154205814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154205814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154207064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154208314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154209564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154210814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154212064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154213314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154214564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154215814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154215814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154217064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154218314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154219564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154220814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154222064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154223314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154224564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154225814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154225814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154227064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154228314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154229564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154230814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154232064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154233314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154234564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154235814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154235814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154237064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154238314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154239564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154240814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154242064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154243314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154244564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154245814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154245814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154247064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154248314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154249564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154250814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154252064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154253314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154254564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154255814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154255814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154257064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154258314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154259564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154260814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154262064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154263314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154264564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154265814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154267064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154268314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154269564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154270814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154272064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154273314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154274564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154275814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154277064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154278314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154298314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154323314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154345814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154355814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154359564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154360814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154362064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154365814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154373314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154374564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154375814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154375814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154377064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154378314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154379564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154380814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154382064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154383314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154384564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154385814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154385814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154387064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154388314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154389564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154390814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154392064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154393314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154394564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154395814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154395814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154397064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154398314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154399564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154400814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154402064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154403314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154404564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154405814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154405814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154407064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154408314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154409564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154410814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154412064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154413314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154414564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154415814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154415814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154417064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154418314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154419564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154420814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154422064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154423314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154424564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154425814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154427064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154428314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154429564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154430814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154432064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154438314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154458314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154483314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154505814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154515814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154519564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154520814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154522064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154523314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154524564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154525814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154525814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154527064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154528314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154529564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154530814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154532064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154533314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154534564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154535814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154535814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154537064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154538314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154539564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154540814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154542064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154543314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154544564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154545814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154545814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154547064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154548314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154549564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154550814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154552064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154553314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154554564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154555814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154555814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154557064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154558314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154559564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154560814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154562064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154563314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154564564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154565814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154565814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154567064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154568314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154569564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154570814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154572064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154573314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154574564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154575814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154575814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154577064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154578314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154579564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154580814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154582064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154583314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154584564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154585814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154587064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154593314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154594564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154595814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154597064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154598314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154618314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154643314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154665814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154675814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154679564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154680814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154682064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154683314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154684564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154685814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154685814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154687064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154688314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154689564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154690814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154692064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154693314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154694564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154695814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154695814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154697064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154698314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154699564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154700814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154702064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154703314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154704564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154705814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154705814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154707064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154708314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154709564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154710814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154712064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154713314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154714564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154715814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154715814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154717064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154718314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154719564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154720814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154722064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154723314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154724564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154725814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154725814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154727064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154728314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154729564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154730814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154732064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154733314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154734564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154735814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154735814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154737064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154738314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154739564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154740814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154742064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154743314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154744564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154745814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154747064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154748314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154749564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154750814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154752064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154753314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154754564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154755814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154757064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154758314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154778314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154803314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154825814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154835814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154839564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154840814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154842064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154843314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154844564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154845814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154845814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154847064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154848314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154849564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154850814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154852064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154853314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154854564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154855814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154855814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154857064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154858314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154859564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154860814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154862064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154863314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154864564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154865814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154865814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154867064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154868314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154869564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154870814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154872064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154873314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154874564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154875814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154875814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154877064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154878314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154879564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000220 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154880814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154882064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000222 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154883314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154884564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000224 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154885814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154885814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154887064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000226 data = 0620
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154888314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154889564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000228 data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154890814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154892064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022a data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154893314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154894564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022c data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154895814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154895814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154897064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022e data = 0628
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154898314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154899564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000230 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154900814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154902064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000232 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154903314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154904564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000234 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154905814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154907064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000236 data = 0630
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154908314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154909564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000238 data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154910814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154912064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023a data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154913314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154914564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023c data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154915814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154917064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023e data = 0638
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154918314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154938314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154963314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154985814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 154995814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 154999564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000000 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155000814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155002064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000002 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155003314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155004564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000004 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155005814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155005814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155007064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000006 data = 0800
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155008314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155009564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000008 data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155010814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155012064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000a data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155013314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155014564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000c data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155015814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155015814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155017064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000e data = 0808
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155018314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155019564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000010 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155020814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155022064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000012 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155023314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155024564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000014 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155025814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155025814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155027064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000016 data = 0810
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155028314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155029564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000018 data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155030814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155032064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001a data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155033314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155034564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001c data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155035814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155035814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155037064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001e data = 0818
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155038314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155039564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000020 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155040814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155042064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000022 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155043314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155044564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000024 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155045814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155045814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155047064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000026 data = 0820
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155048314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155049564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000028 data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155050814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155052064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002a data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155053314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155054564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002c data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155055814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155055814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155057064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002e data = 0828
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155058314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155059564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000030 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155060814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155062064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000032 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155063314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155064564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000034 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155065814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155067064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000036 data = 0830
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155068314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155069564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000038 data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155070814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155072064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003a data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155073314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155074564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003c data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155075814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155077064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003e data = 0838
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155078314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155098314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155123314.0 ps INFO: Activate  bank 0 row 0002
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155145814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155155814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155159564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000200 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155160814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155162064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000202 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155163314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155164564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000204 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155165814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155165814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155167064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000206 data = 0a00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155168314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155169564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000208 data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155170814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155172064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020a data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155173314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155174564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020c data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155175814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155175814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155177064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020e data = 0a08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155178314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155179564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000210 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155180814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155182064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000212 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155183314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155184564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000214 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155185814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155185814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155187064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000216 data = 0a10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155188314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155189564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000218 data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155190814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155192064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021a data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155193314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155194564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021c data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155195814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155195814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155197064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021e data = 0a18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155198314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155199564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000220 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155200814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155202064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000222 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155203314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155204564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000224 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155205814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155205814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155207064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000226 data = 0a20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155208314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155209564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000228 data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155210814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155212064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022a data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155213314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155214564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022c data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155215814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155215814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155217064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022e data = 0a28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155218314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155219564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000230 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155220814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155222064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000232 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155223314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155224564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000234 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155225814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155227064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000236 data = 0a30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155228314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155229564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000238 data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155230814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155232064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023a data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155233314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155234564.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023c data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155235814.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155237064.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023e data = 0a38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155238314.0 ps INFO: READ @ DQS= bank = 0 row = 0002 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155258314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155283314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155305814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155315814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155319564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000000 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155320814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155322064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000002 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155323314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155324564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000004 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155325814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155325814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155327064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000006 data = 0c00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155328314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155329564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000008 data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155330814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155332064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000a data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155333314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155334564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000c data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155335814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155335814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155337064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000e data = 0c08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155338314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155339564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000010 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155340814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155342064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000012 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155343314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155344564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000014 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155345814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155345814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155347064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000016 data = 0c10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155348314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155349564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000018 data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155350814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155352064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001a data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155353314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155354564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001c data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155355814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155355814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155357064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001e data = 0c18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155358314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155359564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000020 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155360814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155362064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000022 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155363314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155364564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000024 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155365814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155365814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155367064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000026 data = 0c20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155368314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155369564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000028 data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155370814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155372064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002a data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155373314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155374564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002c data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155375814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155375814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155377064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002e data = 0c28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155378314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155379564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000030 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155380814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155382064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000032 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155383314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155384564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000034 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155385814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155387064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000036 data = 0c30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155388314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155389564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000038 data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155390814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155392064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003a data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155393314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155394564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003c data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155395814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155397064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003e data = 0c38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155398314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155418314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155443314.0 ps INFO: Activate  bank 0 row 0003
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155465814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155475814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155479564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000200 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155480814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155482064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000202 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155483314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155484564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000204 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155485814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155485814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155487064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000206 data = 0e00
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155488314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155489564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000208 data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155490814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155492064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020a data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155493314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155494564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020c data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155495814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155495814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155497064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020e data = 0e08
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155498314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155499564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000210 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155500814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155502064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000212 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155503314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155504564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000214 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155505814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155505814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155507064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000216 data = 0e10
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155508314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155509564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000218 data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155510814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155512064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021a data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155513314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155514564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021c data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155515814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155515814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155517064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021e data = 0e18
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155518314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155519564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000220 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155520814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155522064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000222 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155523314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155524564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000224 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155525814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155525814.0 ps INFO: Read      bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155527064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000226 data = 0e20
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155528314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155529564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000228 data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155530814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155532064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022a data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155533314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155534564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022c data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155535814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155535814.0 ps INFO: Read      bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155537064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022e data = 0e28
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155538314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155539564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000230 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155540814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155542064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000232 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155543314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155544564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000234 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155545814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155547064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000236 data = 0e30
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155548314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155549564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000238 data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155550814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155552064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023a data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155553314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155554564.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023c data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155555814.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155557064.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023e data = 0e38
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155558314.0 ps INFO: READ @ DQS= bank = 0 row = 0003 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155578314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155603314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155625814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155635814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155645814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155655814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = 0008
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000010 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000012 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000014 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155665814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000016 data = 0010
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000018 data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001a data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001c data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155675814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001e data = 0018
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000020 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000022 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000024 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155685814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000026 data = 0020
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000028 data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002a data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002c data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155695814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002e data = 0028
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000030 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000032 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000034 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000036 data = 0030
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000038 data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003a data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003c data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003e data = 0038
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155738314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155763314.0 ps INFO: Activate  bank 0 row 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155785814.0 ps INFO: Write     bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 155790814.0 ps INFO: Sync On Die Termination Rtt_NOM =         60 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155795814.0 ps INFO: Write     bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155799564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000200 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155800814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155802064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000202 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155803314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155804564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000204 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155805814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155805814.0 ps INFO: Write     bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155807064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000206 data = 0200
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155808314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155809564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000208 data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155810814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155812064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020a data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155813314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155814564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020c data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155815814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155815814.0 ps INFO: Write     bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155817064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020e data = 0208
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155818314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155819564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000210 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155820814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155822064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000212 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155823314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155824564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000214 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155825814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155825814.0 ps INFO: Write     bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155827064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000216 data = 0210
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155828314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155829564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000218 data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155830814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155832064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021a data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155833314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155834564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021c data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155835814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155835814.0 ps INFO: Write     bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155837064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021e data = 0218
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155838314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000021f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155839564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000220 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155840814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000221 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155842064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000222 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155843314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000223 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155844564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000224 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155845814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000225 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155845814.0 ps INFO: Write     bank 0 col 230, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155847064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000226 data = 0220
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155848314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000227 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155849564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000228 data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155850814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000229 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155852064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022a data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155853314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155854564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022c data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155855814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155855814.0 ps INFO: Write     bank 0 col 238, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155857064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022e data = 0228
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155858314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000022f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155859564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000230 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155860814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000231 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155862064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000232 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155863314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000233 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155864564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000234 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155865814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000235 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155867064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000236 data = 0230
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155868314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000237 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155869564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000238 data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155870814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000239 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155872064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023a data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155873314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155874564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023c data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155875814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155877064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023e data = 0238
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155878314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000023f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.main: at time 155880814.0 ps INFO: Sync On Die Termination Rtt_NOM =          0 Ohm
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155908314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155933314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155955814.0 ps INFO: Read      bank 0 col 000, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155965814.0 ps INFO: Read      bank 0 col 008, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155969564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000000 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155970814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000001 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155972064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000002 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155973314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000003 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155974564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000004 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155975814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000005 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155975814.0 ps INFO: Read      bank 0 col 010, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155977064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000006 data = 0400
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155978314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000007 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155979564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000008 data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155980814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000009 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155982064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000a data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155983314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155984564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000c data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155985814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155985814.0 ps INFO: Read      bank 0 col 018, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155987064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000e data = 0408
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155988314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000000f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155989564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000010 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155990814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000011 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155992064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000012 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155993314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000013 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155994564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000014 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155995814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000015 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 155995814.0 ps INFO: Read      bank 0 col 020, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155997064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000016 data = 0410
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155998314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000017 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 155999564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000018 data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156000814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000019 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156002064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001a data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156003314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156004564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001c data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156005814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156005814.0 ps INFO: Read      bank 0 col 028, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156007064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001e data = 0418
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156008314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000001f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156009564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000020 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156010814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000021 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156012064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000022 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156013314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000023 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156014564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000024 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156015814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000025 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156015814.0 ps INFO: Read      bank 0 col 030, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156017064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000026 data = 0420
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156018314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000027 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156019564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000028 data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156020814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000029 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156022064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002a data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156023314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156024564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002c data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156025814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156025814.0 ps INFO: Read      bank 0 col 038, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156027064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002e data = 0428
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156028314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000002f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156029564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000030 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156030814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000031 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156032064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000032 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156033314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000033 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156034564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000034 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156035814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000035 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156037064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000036 data = 0430
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156038314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000037 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156039564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000038 data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156040814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000039 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156042064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003a data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156043314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156044564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003c data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156045814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156047064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003e data = 0438
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156048314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000003f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156068314.0 ps INFO: Precharge bank   0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156093314.0 ps INFO: Activate  bank 0 row 0001
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156115814.0 ps INFO: Read      bank 0 col 200, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156125814.0 ps INFO: Read      bank 0 col 208, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156129564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000200 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156130814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000201 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156132064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000202 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156133314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000203 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156134564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000204 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156135814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000205 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156135814.0 ps INFO: Read      bank 0 col 210, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156137064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000206 data = 0600
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156138314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000207 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156139564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000208 data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156140814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000209 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156142064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020a data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156143314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156144564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020c data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156145814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156145814.0 ps INFO: Read      bank 0 col 218, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156147064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020e data = 0608
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156148314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000020f data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156149564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000210 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156150814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000211 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156152064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000212 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156153314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000213 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156154564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000214 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156155814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000215 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156155814.0 ps INFO: Read      bank 0 col 220, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156157064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000216 data = 0610
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156158314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000217 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156159564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000218 data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156160814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 00000219 data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156162064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021a data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156163314.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021b data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156164564.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021c data = 0618
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156165814.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021d data = 0000
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.cmd_task: at time 156165814.0 ps INFO: Read      bank 0 col 228, auto precharge 0
sim_tb_top.mem_rnk[0].mem.gen_mem[0].u_comp_ddr3.data_task: at time 156167064.0 ps INFO: READ @ DQS= bank = 0 row = 0001 col = 0000021e data = 0618
TEST PASSED
$finish called at time : 156167500 ps : File "d:/NEW/TYUT/FPGA/Code/1_Learning/PL/3_GoldDivision/DDR/mig_16b_ex/imports/sim_tb_top.v" Line 585
