
new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa3c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000043d8  0800fbe0  0800fbe0  0001fbe0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013fb8  08013fb8  00030238  2**0
                  CONTENTS
  4 .ARM          00000008  08013fb8  08013fb8  00023fb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013fc0  08013fc0  00030238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013fc0  08013fc0  00023fc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013fc4  08013fc4  00023fc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  08013fc8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001274  20000238  08014200  00030238  2**2
                  ALLOC
 10 ._user_heap_stack 00001404  200014ac  08014200  000314ac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026e79  00000000  00000000  00030268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004865  00000000  00000000  000570e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001958  00000000  00000000  0005b948  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001d80f  00000000  00000000  0005d2a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001ed01  00000000  00000000  0007aaaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a37f2  00000000  00000000  000997b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0013cfa2  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000017c0  00000000  00000000  0013cff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007f78  00000000  00000000  0013e7b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000238 	.word	0x20000238
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fbc4 	.word	0x0800fbc4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000023c 	.word	0x2000023c
 80001dc:	0800fbc4 	.word	0x0800fbc4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <dispcolor_Init>:
	*pValue1 = *pValue2;
	*pValue2 = TempValue;
}
//------------------------------------------------------------------------------
void dispcolor_Init(uint8_t Width, uint8_t Height)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	460a      	mov	r2, r1
 8000f5a:	71fb      	strb	r3, [r7, #7]
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	71bb      	strb	r3, [r7, #6]
	GC9A01A_Init(Width, Height);
 8000f60:	79fb      	ldrb	r3, [r7, #7]
 8000f62:	79ba      	ldrb	r2, [r7, #6]
 8000f64:	4611      	mov	r1, r2
 8000f66:	4618      	mov	r0, r3
 8000f68:	f000 fe36 	bl	8001bd8 <GC9A01A_Init>
	_Width = GC9A01A_GetWidth();
 8000f6c:	f000 fe24 	bl	8001bb8 <GC9A01A_GetWidth>
 8000f70:	4603      	mov	r3, r0
 8000f72:	461a      	mov	r2, r3
 8000f74:	4b06      	ldr	r3, [pc, #24]	; (8000f90 <dispcolor_Init+0x40>)
 8000f76:	801a      	strh	r2, [r3, #0]
	_Height = GC9A01A_GetHeight();
 8000f78:	f000 fe26 	bl	8001bc8 <GC9A01A_GetHeight>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	461a      	mov	r2, r3
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <dispcolor_Init+0x44>)
 8000f82:	801a      	strh	r2, [r3, #0]

	dispcolor_ClearScreen();
 8000f84:	f000 f858 	bl	8001038 <dispcolor_ClearScreen>
}
 8000f88:	bf00      	nop
 8000f8a:	3708      	adds	r7, #8
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000254 	.word	0x20000254
 8000f94:	20000256 	.word	0x20000256

08000f98 <dispcolor_DrawPixel>:
	//if (Value > 100) Value = 100;
	//GC9A01A_SetBL(Value);
}
//------------------------------------------------------------------------------
void dispcolor_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b082      	sub	sp, #8
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	80fb      	strh	r3, [r7, #6]
 8000fa2:	460b      	mov	r3, r1
 8000fa4:	80bb      	strh	r3, [r7, #4]
 8000fa6:	4613      	mov	r3, r2
 8000fa8:	807b      	strh	r3, [r7, #2]
	GC9A01A_DrawPixel(x, y, color);
 8000faa:	887a      	ldrh	r2, [r7, #2]
 8000fac:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000fb0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f000 fd72 	bl	8001a9e <GC9A01A_DrawPixel>
}
 8000fba:	bf00      	nop
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}

08000fc2 <dispcolor_FillRect>:
{
	return GC9A01A_GetPixel(x, y);
}
//------------------------------------------------------------------------------
void dispcolor_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8000fc2:	b590      	push	{r4, r7, lr}
 8000fc4:	b085      	sub	sp, #20
 8000fc6:	af02      	add	r7, sp, #8
 8000fc8:	4604      	mov	r4, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4611      	mov	r1, r2
 8000fce:	461a      	mov	r2, r3
 8000fd0:	4623      	mov	r3, r4
 8000fd2:	80fb      	strh	r3, [r7, #6]
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	80bb      	strh	r3, [r7, #4]
 8000fd8:	460b      	mov	r3, r1
 8000fda:	807b      	strh	r3, [r7, #2]
 8000fdc:	4613      	mov	r3, r2
 8000fde:	803b      	strh	r3, [r7, #0]
	GC9A01A_FillRect(x, y, w, h, color);
 8000fe0:	f9b7 4000 	ldrsh.w	r4, [r7]
 8000fe4:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000fe8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8000fec:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8000ff0:	8b3b      	ldrh	r3, [r7, #24]
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	4623      	mov	r3, r4
 8000ff6:	f000 fd7f 	bl	8001af8 <GC9A01A_FillRect>
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bd90      	pop	{r4, r7, pc}
	...

08001004 <dispcolor_FillScreen>:
//------------------------------------------------------------------------------
void dispcolor_FillScreen(uint16_t color)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af02      	add	r7, sp, #8
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
	dispcolor_FillRect(0, 0, _Width, _Height, color);
 800100e:	4b08      	ldr	r3, [pc, #32]	; (8001030 <dispcolor_FillScreen+0x2c>)
 8001010:	881b      	ldrh	r3, [r3, #0]
 8001012:	b21a      	sxth	r2, r3
 8001014:	4b07      	ldr	r3, [pc, #28]	; (8001034 <dispcolor_FillScreen+0x30>)
 8001016:	881b      	ldrh	r3, [r3, #0]
 8001018:	b219      	sxth	r1, r3
 800101a:	88fb      	ldrh	r3, [r7, #6]
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	460b      	mov	r3, r1
 8001020:	2100      	movs	r1, #0
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff ffcd 	bl	8000fc2 <dispcolor_FillRect>
}
 8001028:	bf00      	nop
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000254 	.word	0x20000254
 8001034:	20000256 	.word	0x20000256

08001038 <dispcolor_ClearScreen>:
//------------------------------------------------------------------------------
void dispcolor_ClearScreen(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	dispcolor_FillScreen(BLACK);
 800103c:	2000      	movs	r0, #0
 800103e:	f7ff ffe1 	bl	8001004 <dispcolor_FillScreen>
}
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}

08001046 <dispcolor_DrawCircle>:
		dispcolor_FillRect(a, y, b - a + 1, 1, color);
	}
}
//------------------------------------------------------------------------------
void dispcolor_DrawCircle(int16_t x0, int16_t y0, int16_t radius, uint16_t color, uint8_t correction)
{
 8001046:	b590      	push	{r4, r7, lr}
 8001048:	b087      	sub	sp, #28
 800104a:	af00      	add	r7, sp, #0
 800104c:	4604      	mov	r4, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4611      	mov	r1, r2
 8001052:	461a      	mov	r2, r3
 8001054:	4623      	mov	r3, r4
 8001056:	80fb      	strh	r3, [r7, #6]
 8001058:	4603      	mov	r3, r0
 800105a:	80bb      	strh	r3, [r7, #4]
 800105c:	460b      	mov	r3, r1
 800105e:	807b      	strh	r3, [r7, #2]
 8001060:	4613      	mov	r3, r2
 8001062:	803b      	strh	r3, [r7, #0]
int x = 0;
 8001064:	2300      	movs	r3, #0
 8001066:	617b      	str	r3, [r7, #20]
int y = radius;
 8001068:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800106c:	613b      	str	r3, [r7, #16]
int delta = 1 - 2 * radius;
 800106e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	f1c3 0301 	rsb	r3, r3, #1
 8001078:	60fb      	str	r3, [r7, #12]
int error = 0;
 800107a:	2300      	movs	r3, #0
 800107c:	60bb      	str	r3, [r7, #8]

	if (correction) correction = 1;
 800107e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001082:	2b00      	cmp	r3, #0
 8001084:	f000 8092 	beq.w	80011ac <dispcolor_DrawCircle+0x166>
 8001088:	2301      	movs	r3, #1
 800108a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

	while (y >= 0) {
 800108e:	e08d      	b.n	80011ac <dispcolor_DrawCircle+0x166>
		dispcolor_DrawPixel(x0 + x, y0 + y + correction, color);
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	b29a      	uxth	r2, r3
 8001094:	88fb      	ldrh	r3, [r7, #6]
 8001096:	4413      	add	r3, r2
 8001098:	b29b      	uxth	r3, r3
 800109a:	b218      	sxth	r0, r3
 800109c:	693b      	ldr	r3, [r7, #16]
 800109e:	b29a      	uxth	r2, r3
 80010a0:	88bb      	ldrh	r3, [r7, #4]
 80010a2:	4413      	add	r3, r2
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	4413      	add	r3, r2
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	883a      	ldrh	r2, [r7, #0]
 80010b4:	4619      	mov	r1, r3
 80010b6:	f7ff ff6f 	bl	8000f98 <dispcolor_DrawPixel>
		dispcolor_DrawPixel(x0 + x, y0 - y, color);
 80010ba:	697b      	ldr	r3, [r7, #20]
 80010bc:	b29a      	uxth	r2, r3
 80010be:	88fb      	ldrh	r3, [r7, #6]
 80010c0:	4413      	add	r3, r2
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	b218      	sxth	r0, r3
 80010c6:	88ba      	ldrh	r2, [r7, #4]
 80010c8:	693b      	ldr	r3, [r7, #16]
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	b29b      	uxth	r3, r3
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	883a      	ldrh	r2, [r7, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	f7ff ff5f 	bl	8000f98 <dispcolor_DrawPixel>
		dispcolor_DrawPixel(x0 - x + correction, y0 + y + correction, color);
 80010da:	88fa      	ldrh	r2, [r7, #6]
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	b29b      	uxth	r3, r3
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010e8:	b29b      	uxth	r3, r3
 80010ea:	4413      	add	r3, r2
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	b218      	sxth	r0, r3
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	b29a      	uxth	r2, r3
 80010f4:	88bb      	ldrh	r3, [r7, #4]
 80010f6:	4413      	add	r3, r2
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010fe:	b29b      	uxth	r3, r3
 8001100:	4413      	add	r3, r2
 8001102:	b29b      	uxth	r3, r3
 8001104:	b21b      	sxth	r3, r3
 8001106:	883a      	ldrh	r2, [r7, #0]
 8001108:	4619      	mov	r1, r3
 800110a:	f7ff ff45 	bl	8000f98 <dispcolor_DrawPixel>
		dispcolor_DrawPixel(x0 - x + correction, y0 - y, color);
 800110e:	88fa      	ldrh	r2, [r7, #6]
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	b29b      	uxth	r3, r3
 8001114:	1ad3      	subs	r3, r2, r3
 8001116:	b29a      	uxth	r2, r3
 8001118:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800111c:	b29b      	uxth	r3, r3
 800111e:	4413      	add	r3, r2
 8001120:	b29b      	uxth	r3, r3
 8001122:	b218      	sxth	r0, r3
 8001124:	88ba      	ldrh	r2, [r7, #4]
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	b29b      	uxth	r3, r3
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	b29b      	uxth	r3, r3
 800112e:	b21b      	sxth	r3, r3
 8001130:	883a      	ldrh	r2, [r7, #0]
 8001132:	4619      	mov	r1, r3
 8001134:	f7ff ff30 	bl	8000f98 <dispcolor_DrawPixel>
		error = 2 * (delta + y) - 1;
 8001138:	68fa      	ldr	r2, [r7, #12]
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	4413      	add	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	3b01      	subs	r3, #1
 8001142:	60bb      	str	r3, [r7, #8]

		if (delta < 0 && error <= 0) {
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2b00      	cmp	r3, #0
 8001148:	da0c      	bge.n	8001164 <dispcolor_DrawCircle+0x11e>
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	2b00      	cmp	r3, #0
 800114e:	dc09      	bgt.n	8001164 <dispcolor_DrawCircle+0x11e>
			++x;
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	3301      	adds	r3, #1
 8001154:	617b      	str	r3, [r7, #20]
			delta += 2 * x + 1;
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	005b      	lsls	r3, r3, #1
 800115a:	3301      	adds	r3, #1
 800115c:	68fa      	ldr	r2, [r7, #12]
 800115e:	4413      	add	r3, r2
 8001160:	60fb      	str	r3, [r7, #12]
			continue;
 8001162:	e023      	b.n	80011ac <dispcolor_DrawCircle+0x166>
		}

		error = 2 * (delta - x) - 1;
 8001164:	68fa      	ldr	r2, [r7, #12]
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	1ad3      	subs	r3, r2, r3
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	3b01      	subs	r3, #1
 800116e:	60bb      	str	r3, [r7, #8]

		if (delta > 0 && error > 0) {
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	2b00      	cmp	r3, #0
 8001174:	dd0d      	ble.n	8001192 <dispcolor_DrawCircle+0x14c>
 8001176:	68bb      	ldr	r3, [r7, #8]
 8001178:	2b00      	cmp	r3, #0
 800117a:	dd0a      	ble.n	8001192 <dispcolor_DrawCircle+0x14c>
			--y;
 800117c:	693b      	ldr	r3, [r7, #16]
 800117e:	3b01      	subs	r3, #1
 8001180:	613b      	str	r3, [r7, #16]
			delta += 1 - 2 * y;
 8001182:	693b      	ldr	r3, [r7, #16]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	f1c3 0301 	rsb	r3, r3, #1
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	4413      	add	r3, r2
 800118e:	60fb      	str	r3, [r7, #12]
			continue;
 8001190:	e00c      	b.n	80011ac <dispcolor_DrawCircle+0x166>
		}

		++x;
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	3301      	adds	r3, #1
 8001196:	617b      	str	r3, [r7, #20]
		delta += 2 * (x - y);
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	4413      	add	r3, r2
 80011a4:	60fb      	str	r3, [r7, #12]
		--y;
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	3b01      	subs	r3, #1
 80011aa:	613b      	str	r3, [r7, #16]
	while (y >= 0) {
 80011ac:	693b      	ldr	r3, [r7, #16]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f6bf af6e 	bge.w	8001090 <dispcolor_DrawCircle+0x4a>
	}
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop
 80011b8:	371c      	adds	r7, #28
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd90      	pop	{r4, r7, pc}

080011be <dispcolor_DrawChar_General>:
	}
}
//------------------------------------------------------------------------------
static uint8_t dispcolor_DrawChar_General(int16_t X, int16_t Y, uint8_t FontID,
		char Char, uint16_t TextColor, uint16_t BgColor, uint8_t TransparentBg)
{
 80011be:	b590      	push	{r4, r7, lr}
 80011c0:	b087      	sub	sp, #28
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	4604      	mov	r4, r0
 80011c6:	4608      	mov	r0, r1
 80011c8:	4611      	mov	r1, r2
 80011ca:	461a      	mov	r2, r3
 80011cc:	4623      	mov	r3, r4
 80011ce:	80fb      	strh	r3, [r7, #6]
 80011d0:	4603      	mov	r3, r0
 80011d2:	80bb      	strh	r3, [r7, #4]
 80011d4:	460b      	mov	r3, r1
 80011d6:	70fb      	strb	r3, [r7, #3]
 80011d8:	4613      	mov	r3, r2
 80011da:	70bb      	strb	r3, [r7, #2]
uint8_t *pCharTable = font_GetFontStruct(FontID, Char);
 80011dc:	78ba      	ldrb	r2, [r7, #2]
 80011de:	78fb      	ldrb	r3, [r7, #3]
 80011e0:	4611      	mov	r1, r2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fa36 	bl	8001654 <font_GetFontStruct>
 80011e8:	6138      	str	r0, [r7, #16]
uint8_t CharWidth = font_GetCharWidth(pCharTable);
 80011ea:	6938      	ldr	r0, [r7, #16]
 80011ec:	f000 fa48 	bl	8001680 <font_GetCharWidth>
 80011f0:	4603      	mov	r3, r0
 80011f2:	73fb      	strb	r3, [r7, #15]
uint8_t CharHeight = font_GetCharHeight(pCharTable);
 80011f4:	6938      	ldr	r0, [r7, #16]
 80011f6:	f000 fa4f 	bl	8001698 <font_GetCharHeight>
 80011fa:	4603      	mov	r3, r0
 80011fc:	73bb      	strb	r3, [r7, #14]

	pCharTable += 2;
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	3302      	adds	r3, #2
 8001202:	613b      	str	r3, [r7, #16]

	if (FontID == FONTID_6X8M) {
 8001204:	78fb      	ldrb	r3, [r7, #3]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d147      	bne.n	800129a <dispcolor_DrawChar_General+0xdc>
		for (uint8_t row = 0; row < CharHeight; row++) {
 800120a:	2300      	movs	r3, #0
 800120c:	75fb      	strb	r3, [r7, #23]
 800120e:	e03f      	b.n	8001290 <dispcolor_DrawChar_General+0xd2>
			for (uint8_t col = 0; col < CharWidth; col++) {
 8001210:	2300      	movs	r3, #0
 8001212:	75bb      	strb	r3, [r7, #22]
 8001214:	e035      	b.n	8001282 <dispcolor_DrawChar_General+0xc4>
				if (pCharTable[row] & (1 << (7 - col)))
 8001216:	7dfb      	ldrb	r3, [r7, #23]
 8001218:	693a      	ldr	r2, [r7, #16]
 800121a:	4413      	add	r3, r2
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	461a      	mov	r2, r3
 8001220:	7dbb      	ldrb	r3, [r7, #22]
 8001222:	f1c3 0307 	rsb	r3, r3, #7
 8001226:	fa42 f303 	asr.w	r3, r2, r3
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	2b00      	cmp	r3, #0
 8001230:	d010      	beq.n	8001254 <dispcolor_DrawChar_General+0x96>
					dispcolor_DrawPixel(X + col, Y + row, TextColor);
 8001232:	7dbb      	ldrb	r3, [r7, #22]
 8001234:	b29a      	uxth	r2, r3
 8001236:	88fb      	ldrh	r3, [r7, #6]
 8001238:	4413      	add	r3, r2
 800123a:	b29b      	uxth	r3, r3
 800123c:	b218      	sxth	r0, r3
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	b29a      	uxth	r2, r3
 8001242:	88bb      	ldrh	r3, [r7, #4]
 8001244:	4413      	add	r3, r2
 8001246:	b29b      	uxth	r3, r3
 8001248:	b21b      	sxth	r3, r3
 800124a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800124c:	4619      	mov	r1, r3
 800124e:	f7ff fea3 	bl	8000f98 <dispcolor_DrawPixel>
 8001252:	e013      	b.n	800127c <dispcolor_DrawChar_General+0xbe>
				else if (!TransparentBg)
 8001254:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001258:	2b00      	cmp	r3, #0
 800125a:	d10f      	bne.n	800127c <dispcolor_DrawChar_General+0xbe>
					dispcolor_DrawPixel(X + col, Y + row, BgColor);
 800125c:	7dbb      	ldrb	r3, [r7, #22]
 800125e:	b29a      	uxth	r2, r3
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	4413      	add	r3, r2
 8001264:	b29b      	uxth	r3, r3
 8001266:	b218      	sxth	r0, r3
 8001268:	7dfb      	ldrb	r3, [r7, #23]
 800126a:	b29a      	uxth	r2, r3
 800126c:	88bb      	ldrh	r3, [r7, #4]
 800126e:	4413      	add	r3, r2
 8001270:	b29b      	uxth	r3, r3
 8001272:	b21b      	sxth	r3, r3
 8001274:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001276:	4619      	mov	r1, r3
 8001278:	f7ff fe8e 	bl	8000f98 <dispcolor_DrawPixel>
			for (uint8_t col = 0; col < CharWidth; col++) {
 800127c:	7dbb      	ldrb	r3, [r7, #22]
 800127e:	3301      	adds	r3, #1
 8001280:	75bb      	strb	r3, [r7, #22]
 8001282:	7dba      	ldrb	r2, [r7, #22]
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	429a      	cmp	r2, r3
 8001288:	d3c5      	bcc.n	8001216 <dispcolor_DrawChar_General+0x58>
		for (uint8_t row = 0; row < CharHeight; row++) {
 800128a:	7dfb      	ldrb	r3, [r7, #23]
 800128c:	3301      	adds	r3, #1
 800128e:	75fb      	strb	r3, [r7, #23]
 8001290:	7dfa      	ldrb	r2, [r7, #23]
 8001292:	7bbb      	ldrb	r3, [r7, #14]
 8001294:	429a      	cmp	r2, r3
 8001296:	d3bb      	bcc.n	8001210 <dispcolor_DrawChar_General+0x52>
 8001298:	e081      	b.n	800139e <dispcolor_DrawChar_General+0x1e0>
			}
		}
	} else {
		for (uint8_t row = 0; row < CharHeight; row++) {
 800129a:	2300      	movs	r3, #0
 800129c:	757b      	strb	r3, [r7, #21]
 800129e:	e07a      	b.n	8001396 <dispcolor_DrawChar_General+0x1d8>
			for (uint8_t col = 0; col < CharWidth; col++) {
 80012a0:	2300      	movs	r3, #0
 80012a2:	753b      	strb	r3, [r7, #20]
 80012a4:	e070      	b.n	8001388 <dispcolor_DrawChar_General+0x1ca>
				if (col < 8) {
 80012a6:	7d3b      	ldrb	r3, [r7, #20]
 80012a8:	2b07      	cmp	r3, #7
 80012aa:	d835      	bhi.n	8001318 <dispcolor_DrawChar_General+0x15a>
					if (pCharTable[row * 2] & (1 << (7 - col)))
 80012ac:	7d7b      	ldrb	r3, [r7, #21]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	461a      	mov	r2, r3
 80012b2:	693b      	ldr	r3, [r7, #16]
 80012b4:	4413      	add	r3, r2
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	7d3b      	ldrb	r3, [r7, #20]
 80012bc:	f1c3 0307 	rsb	r3, r3, #7
 80012c0:	fa42 f303 	asr.w	r3, r2, r3
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d010      	beq.n	80012ee <dispcolor_DrawChar_General+0x130>
						dispcolor_DrawPixel(X + col, Y + row, TextColor);
 80012cc:	7d3b      	ldrb	r3, [r7, #20]
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	88fb      	ldrh	r3, [r7, #6]
 80012d2:	4413      	add	r3, r2
 80012d4:	b29b      	uxth	r3, r3
 80012d6:	b218      	sxth	r0, r3
 80012d8:	7d7b      	ldrb	r3, [r7, #21]
 80012da:	b29a      	uxth	r2, r3
 80012dc:	88bb      	ldrh	r3, [r7, #4]
 80012de:	4413      	add	r3, r2
 80012e0:	b29b      	uxth	r3, r3
 80012e2:	b21b      	sxth	r3, r3
 80012e4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80012e6:	4619      	mov	r1, r3
 80012e8:	f7ff fe56 	bl	8000f98 <dispcolor_DrawPixel>
 80012ec:	e049      	b.n	8001382 <dispcolor_DrawChar_General+0x1c4>
					else if (!TransparentBg)
 80012ee:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d145      	bne.n	8001382 <dispcolor_DrawChar_General+0x1c4>
						dispcolor_DrawPixel(X + col, Y + row, BgColor);
 80012f6:	7d3b      	ldrb	r3, [r7, #20]
 80012f8:	b29a      	uxth	r2, r3
 80012fa:	88fb      	ldrh	r3, [r7, #6]
 80012fc:	4413      	add	r3, r2
 80012fe:	b29b      	uxth	r3, r3
 8001300:	b218      	sxth	r0, r3
 8001302:	7d7b      	ldrb	r3, [r7, #21]
 8001304:	b29a      	uxth	r2, r3
 8001306:	88bb      	ldrh	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	b29b      	uxth	r3, r3
 800130c:	b21b      	sxth	r3, r3
 800130e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001310:	4619      	mov	r1, r3
 8001312:	f7ff fe41 	bl	8000f98 <dispcolor_DrawPixel>
 8001316:	e034      	b.n	8001382 <dispcolor_DrawChar_General+0x1c4>
				} else {
					if (pCharTable[(row * 2) + 1] & (1 << (15 - col)))
 8001318:	7d7b      	ldrb	r3, [r7, #21]
 800131a:	005b      	lsls	r3, r3, #1
 800131c:	3301      	adds	r3, #1
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4413      	add	r3, r2
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	7d3b      	ldrb	r3, [r7, #20]
 8001328:	f1c3 030f 	rsb	r3, r3, #15
 800132c:	fa42 f303 	asr.w	r3, r2, r3
 8001330:	f003 0301 	and.w	r3, r3, #1
 8001334:	2b00      	cmp	r3, #0
 8001336:	d010      	beq.n	800135a <dispcolor_DrawChar_General+0x19c>
						dispcolor_DrawPixel(X + col, Y + row, TextColor);
 8001338:	7d3b      	ldrb	r3, [r7, #20]
 800133a:	b29a      	uxth	r2, r3
 800133c:	88fb      	ldrh	r3, [r7, #6]
 800133e:	4413      	add	r3, r2
 8001340:	b29b      	uxth	r3, r3
 8001342:	b218      	sxth	r0, r3
 8001344:	7d7b      	ldrb	r3, [r7, #21]
 8001346:	b29a      	uxth	r2, r3
 8001348:	88bb      	ldrh	r3, [r7, #4]
 800134a:	4413      	add	r3, r2
 800134c:	b29b      	uxth	r3, r3
 800134e:	b21b      	sxth	r3, r3
 8001350:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001352:	4619      	mov	r1, r3
 8001354:	f7ff fe20 	bl	8000f98 <dispcolor_DrawPixel>
 8001358:	e013      	b.n	8001382 <dispcolor_DrawChar_General+0x1c4>
					else if (!TransparentBg)
 800135a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800135e:	2b00      	cmp	r3, #0
 8001360:	d10f      	bne.n	8001382 <dispcolor_DrawChar_General+0x1c4>
						dispcolor_DrawPixel(X + col, Y + row, BgColor);
 8001362:	7d3b      	ldrb	r3, [r7, #20]
 8001364:	b29a      	uxth	r2, r3
 8001366:	88fb      	ldrh	r3, [r7, #6]
 8001368:	4413      	add	r3, r2
 800136a:	b29b      	uxth	r3, r3
 800136c:	b218      	sxth	r0, r3
 800136e:	7d7b      	ldrb	r3, [r7, #21]
 8001370:	b29a      	uxth	r2, r3
 8001372:	88bb      	ldrh	r3, [r7, #4]
 8001374:	4413      	add	r3, r2
 8001376:	b29b      	uxth	r3, r3
 8001378:	b21b      	sxth	r3, r3
 800137a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fe0b 	bl	8000f98 <dispcolor_DrawPixel>
			for (uint8_t col = 0; col < CharWidth; col++) {
 8001382:	7d3b      	ldrb	r3, [r7, #20]
 8001384:	3301      	adds	r3, #1
 8001386:	753b      	strb	r3, [r7, #20]
 8001388:	7d3a      	ldrb	r2, [r7, #20]
 800138a:	7bfb      	ldrb	r3, [r7, #15]
 800138c:	429a      	cmp	r2, r3
 800138e:	d38a      	bcc.n	80012a6 <dispcolor_DrawChar_General+0xe8>
		for (uint8_t row = 0; row < CharHeight; row++) {
 8001390:	7d7b      	ldrb	r3, [r7, #21]
 8001392:	3301      	adds	r3, #1
 8001394:	757b      	strb	r3, [r7, #21]
 8001396:	7d7a      	ldrb	r2, [r7, #21]
 8001398:	7bbb      	ldrb	r3, [r7, #14]
 800139a:	429a      	cmp	r2, r3
 800139c:	d380      	bcc.n	80012a0 <dispcolor_DrawChar_General+0xe2>
				}
			}
		}
	}

	return CharWidth;
 800139e:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	371c      	adds	r7, #28
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd90      	pop	{r4, r7, pc}

080013a8 <dispcolor_DrawChar>:
//------------------------------------------------------------------------------
uint8_t dispcolor_DrawChar(int16_t X, int16_t Y, uint8_t FontID, char Char, uint16_t TextColor)
{
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b087      	sub	sp, #28
 80013ac:	af04      	add	r7, sp, #16
 80013ae:	4604      	mov	r4, r0
 80013b0:	4608      	mov	r0, r1
 80013b2:	4611      	mov	r1, r2
 80013b4:	461a      	mov	r2, r3
 80013b6:	4623      	mov	r3, r4
 80013b8:	80fb      	strh	r3, [r7, #6]
 80013ba:	4603      	mov	r3, r0
 80013bc:	80bb      	strh	r3, [r7, #4]
 80013be:	460b      	mov	r3, r1
 80013c0:	70fb      	strb	r3, [r7, #3]
 80013c2:	4613      	mov	r3, r2
 80013c4:	70bb      	strb	r3, [r7, #2]
	return dispcolor_DrawChar_General(X, Y, FontID, Char, TextColor, 0, 1);
 80013c6:	78bc      	ldrb	r4, [r7, #2]
 80013c8:	78fa      	ldrb	r2, [r7, #3]
 80013ca:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80013ce:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80013d2:	2301      	movs	r3, #1
 80013d4:	9302      	str	r3, [sp, #8]
 80013d6:	2300      	movs	r3, #0
 80013d8:	9301      	str	r3, [sp, #4]
 80013da:	8b3b      	ldrh	r3, [r7, #24]
 80013dc:	9300      	str	r3, [sp, #0]
 80013de:	4623      	mov	r3, r4
 80013e0:	f7ff feed 	bl	80011be <dispcolor_DrawChar_General>
 80013e4:	4603      	mov	r3, r0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd90      	pop	{r4, r7, pc}

080013ee <dispcolor_DrawChar_Bg>:
//------------------------------------------------------------------------------
uint8_t dispcolor_DrawChar_Bg(int16_t X, int16_t Y, uint8_t FontID,
		                      char Char, uint16_t TextColor, uint16_t BgColor)
{
 80013ee:	b590      	push	{r4, r7, lr}
 80013f0:	b087      	sub	sp, #28
 80013f2:	af04      	add	r7, sp, #16
 80013f4:	4604      	mov	r4, r0
 80013f6:	4608      	mov	r0, r1
 80013f8:	4611      	mov	r1, r2
 80013fa:	461a      	mov	r2, r3
 80013fc:	4623      	mov	r3, r4
 80013fe:	80fb      	strh	r3, [r7, #6]
 8001400:	4603      	mov	r3, r0
 8001402:	80bb      	strh	r3, [r7, #4]
 8001404:	460b      	mov	r3, r1
 8001406:	70fb      	strb	r3, [r7, #3]
 8001408:	4613      	mov	r3, r2
 800140a:	70bb      	strb	r3, [r7, #2]
	return dispcolor_DrawChar_General(X, Y, FontID, Char, TextColor, BgColor, 0);
 800140c:	78bc      	ldrb	r4, [r7, #2]
 800140e:	78fa      	ldrb	r2, [r7, #3]
 8001410:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001414:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001418:	2300      	movs	r3, #0
 800141a:	9302      	str	r3, [sp, #8]
 800141c:	8bbb      	ldrh	r3, [r7, #28]
 800141e:	9301      	str	r3, [sp, #4]
 8001420:	8b3b      	ldrh	r3, [r7, #24]
 8001422:	9300      	str	r3, [sp, #0]
 8001424:	4623      	mov	r3, r4
 8001426:	f7ff feca 	bl	80011be <dispcolor_DrawChar_General>
 800142a:	4603      	mov	r3, r0
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	bd90      	pop	{r4, r7, pc}

08001434 <dispcolor_DrawString_General>:
//------------------------------------------------------------------------------
static int16_t dispcolor_DrawString_General(int16_t X, int16_t Y,
		uint8_t FontID, char *Str, uint16_t TextColor, uint16_t BgColor,
		uint8_t TransparentBg)
{
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b089      	sub	sp, #36	; 0x24
 8001438:	af02      	add	r7, sp, #8
 800143a:	607b      	str	r3, [r7, #4]
 800143c:	4603      	mov	r3, r0
 800143e:	81fb      	strh	r3, [r7, #14]
 8001440:	460b      	mov	r3, r1
 8001442:	81bb      	strh	r3, [r7, #12]
 8001444:	4613      	mov	r3, r2
 8001446:	72fb      	strb	r3, [r7, #11]
uint8_t done = 0;
 8001448:	2300      	movs	r3, #0
 800144a:	75fb      	strb	r3, [r7, #23]
int16_t Xstart = X;
 800144c:	89fb      	ldrh	r3, [r7, #14]
 800144e:	82bb      	strh	r3, [r7, #20]
uint8_t StrHeight = 8;
 8001450:	2308      	movs	r3, #8
 8001452:	75bb      	strb	r3, [r7, #22]

	while (!done) {
 8001454:	e053      	b.n	80014fe <dispcolor_DrawString_General+0xca>
		switch (*Str) {
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b0d      	cmp	r3, #13
 800145c:	d010      	beq.n	8001480 <dispcolor_DrawString_General+0x4c>
 800145e:	2b0d      	cmp	r3, #13
 8001460:	dc11      	bgt.n	8001486 <dispcolor_DrawString_General+0x52>
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <dispcolor_DrawString_General+0x38>
 8001466:	2b0a      	cmp	r3, #10
 8001468:	d003      	beq.n	8001472 <dispcolor_DrawString_General+0x3e>
 800146a:	e00c      	b.n	8001486 <dispcolor_DrawString_General+0x52>
			case '\0':
				done = 1;
 800146c:	2301      	movs	r3, #1
 800146e:	75fb      	strb	r3, [r7, #23]
			break;
 8001470:	e042      	b.n	80014f8 <dispcolor_DrawString_General+0xc4>
			case '\n':
				Y += StrHeight;
 8001472:	7dbb      	ldrb	r3, [r7, #22]
 8001474:	b29a      	uxth	r2, r3
 8001476:	89bb      	ldrh	r3, [r7, #12]
 8001478:	4413      	add	r3, r2
 800147a:	b29b      	uxth	r3, r3
 800147c:	81bb      	strh	r3, [r7, #12]
			break;
 800147e:	e03b      	b.n	80014f8 <dispcolor_DrawString_General+0xc4>
			case '\r':
				X = Xstart;
 8001480:	8abb      	ldrh	r3, [r7, #20]
 8001482:	81fb      	strh	r3, [r7, #14]
			break;
 8001484:	e038      	b.n	80014f8 <dispcolor_DrawString_General+0xc4>
			default:
				if (TransparentBg)
 8001486:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800148a:	2b00      	cmp	r3, #0
 800148c:	d012      	beq.n	80014b4 <dispcolor_DrawString_General+0x80>
					X += dispcolor_DrawChar(X, Y, FontID, *Str, TextColor);
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	781c      	ldrb	r4, [r3, #0]
 8001492:	7afa      	ldrb	r2, [r7, #11]
 8001494:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001498:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800149c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800149e:	9300      	str	r3, [sp, #0]
 80014a0:	4623      	mov	r3, r4
 80014a2:	f7ff ff81 	bl	80013a8 <dispcolor_DrawChar>
 80014a6:	4603      	mov	r3, r0
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	89fb      	ldrh	r3, [r7, #14]
 80014ac:	4413      	add	r3, r2
 80014ae:	b29b      	uxth	r3, r3
 80014b0:	81fb      	strh	r3, [r7, #14]
 80014b2:	e013      	b.n	80014dc <dispcolor_DrawString_General+0xa8>
				else
					X += dispcolor_DrawChar_Bg(X, Y, FontID, *Str, TextColor, BgColor);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	781c      	ldrb	r4, [r3, #0]
 80014b8:	7afa      	ldrb	r2, [r7, #11]
 80014ba:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80014be:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 80014c2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014c4:	9301      	str	r3, [sp, #4]
 80014c6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	4623      	mov	r3, r4
 80014cc:	f7ff ff8f 	bl	80013ee <dispcolor_DrawChar_Bg>
 80014d0:	4603      	mov	r3, r0
 80014d2:	b29a      	uxth	r2, r3
 80014d4:	89fb      	ldrh	r3, [r7, #14]
 80014d6:	4413      	add	r3, r2
 80014d8:	b29b      	uxth	r3, r3
 80014da:	81fb      	strh	r3, [r7, #14]

				StrHeight = font_GetCharHeight(font_GetFontStruct(FontID, *Str));
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	781a      	ldrb	r2, [r3, #0]
 80014e0:	7afb      	ldrb	r3, [r7, #11]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f000 f8b5 	bl	8001654 <font_GetFontStruct>
 80014ea:	4603      	mov	r3, r0
 80014ec:	4618      	mov	r0, r3
 80014ee:	f000 f8d3 	bl	8001698 <font_GetCharHeight>
 80014f2:	4603      	mov	r3, r0
 80014f4:	75bb      	strb	r3, [r7, #22]
			break;
 80014f6:	bf00      	nop
		}
		Str++;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	3301      	adds	r3, #1
 80014fc:	607b      	str	r3, [r7, #4]
	while (!done) {
 80014fe:	7dfb      	ldrb	r3, [r7, #23]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0a8      	beq.n	8001456 <dispcolor_DrawString_General+0x22>
	}
	return X;
 8001504:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001508:	4618      	mov	r0, r3
 800150a:	371c      	adds	r7, #28
 800150c:	46bd      	mov	sp, r7
 800150e:	bd90      	pop	{r4, r7, pc}

08001510 <dispcolor_DrawString>:
//------------------------------------------------------------------------------
int16_t dispcolor_DrawString(int16_t X, int16_t Y, uint8_t FontID, char *Str, uint16_t TextColor)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b088      	sub	sp, #32
 8001514:	af04      	add	r7, sp, #16
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	4603      	mov	r3, r0
 800151a:	81fb      	strh	r3, [r7, #14]
 800151c:	460b      	mov	r3, r1
 800151e:	81bb      	strh	r3, [r7, #12]
 8001520:	4613      	mov	r3, r2
 8001522:	72fb      	strb	r3, [r7, #11]
	return dispcolor_DrawString_General(X, Y, FontID, Str, TextColor, 0, 0);
 8001524:	7afa      	ldrb	r2, [r7, #11]
 8001526:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800152a:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800152e:	2300      	movs	r3, #0
 8001530:	9302      	str	r3, [sp, #8]
 8001532:	2300      	movs	r3, #0
 8001534:	9301      	str	r3, [sp, #4]
 8001536:	8b3b      	ldrh	r3, [r7, #24]
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	f7ff ff7a 	bl	8001434 <dispcolor_DrawString_General>
 8001540:	4603      	mov	r3, r0
}
 8001542:	4618      	mov	r0, r3
 8001544:	3710      	adds	r7, #16
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
	...

0800154c <f10x16f_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f10x16f_GetCharTable(char Char)
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	4603      	mov	r3, r0
 8001554:	71fb      	strb	r3, [r7, #7]
	uint8_t charIdx = *((uint8_t *) &Char);
 8001556:	79fb      	ldrb	r3, [r7, #7]
 8001558:	73fb      	strb	r3, [r7, #15]
	return (uint8_t *)(&f10x16f_table[charIdx][0]);
 800155a:	7bfa      	ldrb	r2, [r7, #15]
 800155c:	4613      	mov	r3, r2
 800155e:	011b      	lsls	r3, r3, #4
 8001560:	4413      	add	r3, r2
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	4a03      	ldr	r2, [pc, #12]	; (8001574 <f10x16f_GetCharTable+0x28>)
 8001566:	4413      	add	r3, r2
}
 8001568:	4618      	mov	r0, r3
 800156a:	3714      	adds	r7, #20
 800156c:	46bd      	mov	sp, r7
 800156e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001572:	4770      	bx	lr
 8001574:	0800fff0 	.word	0x0800fff0

08001578 <f24f_GetCharTable>:
//==============================================================================
//       Char
//  
//==============================================================================
uint8_t *f24f_GetCharTable(char Char)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
	//  
	if ((Char >= 0x20) && (Char <= 0x5A))
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b1f      	cmp	r3, #31
 8001586:	d90a      	bls.n	800159e <f24f_GetCharTable+0x26>
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	2b5a      	cmp	r3, #90	; 0x5a
 800158c:	d807      	bhi.n	800159e <f24f_GetCharTable+0x26>
	    return (uint8_t *)(&f24f_table[Char - 0x20][0]);
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	3b20      	subs	r3, #32
 8001592:	2232      	movs	r2, #50	; 0x32
 8001594:	fb02 f303 	mul.w	r3, r2, r3
 8001598:	4a07      	ldr	r2, [pc, #28]	; (80015b8 <f24f_GetCharTable+0x40>)
 800159a:	4413      	add	r3, r2
 800159c:	e005      	b.n	80015aa <f24f_GetCharTable+0x32>
	if (Char == 0xB0)
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	2bb0      	cmp	r3, #176	; 0xb0
 80015a2:	d101      	bne.n	80015a8 <f24f_GetCharTable+0x30>
		return (uint8_t *) f24f_table1;
 80015a4:	4b05      	ldr	r3, [pc, #20]	; (80015bc <f24f_GetCharTable+0x44>)
 80015a6:	e000      	b.n	80015aa <f24f_GetCharTable+0x32>

	return 0;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	370c      	adds	r7, #12
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	080121f0 	.word	0x080121f0
 80015bc:	08012d78 	.word	0x08012d78

080015c0 <f32f_GetCharTable>:
//==============================================================================
//       Char
//  
//==============================================================================
uint8_t *f32f_GetCharTable(char Char)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
  //  
  if ((Char >= 0x30) && (Char <= 0x3A))
 80015ca:	79fb      	ldrb	r3, [r7, #7]
 80015cc:	2b2f      	cmp	r3, #47	; 0x2f
 80015ce:	d90c      	bls.n	80015ea <f32f_GetCharTable+0x2a>
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2b3a      	cmp	r3, #58	; 0x3a
 80015d4:	d809      	bhi.n	80015ea <f32f_GetCharTable+0x2a>
    return (uint8_t *)(&f32f_table[Char - 0x30][0]);
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80015dc:	4613      	mov	r3, r2
 80015de:	015b      	lsls	r3, r3, #5
 80015e0:	4413      	add	r3, r2
 80015e2:	005b      	lsls	r3, r3, #1
 80015e4:	4a0c      	ldr	r2, [pc, #48]	; (8001618 <f32f_GetCharTable+0x58>)
 80015e6:	4413      	add	r3, r2
 80015e8:	e00f      	b.n	800160a <f32f_GetCharTable+0x4a>
  if (Char == 0x20)
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b20      	cmp	r3, #32
 80015ee:	d101      	bne.n	80015f4 <f32f_GetCharTable+0x34>
	  return (uint8_t *) f32f_table2;
 80015f0:	4b0a      	ldr	r3, [pc, #40]	; (800161c <f32f_GetCharTable+0x5c>)
 80015f2:	e00a      	b.n	800160a <f32f_GetCharTable+0x4a>
  if (Char == 0x2E)
 80015f4:	79fb      	ldrb	r3, [r7, #7]
 80015f6:	2b2e      	cmp	r3, #46	; 0x2e
 80015f8:	d101      	bne.n	80015fe <f32f_GetCharTable+0x3e>
	  return (uint8_t *) f32f_table3;
 80015fa:	4b09      	ldr	r3, [pc, #36]	; (8001620 <f32f_GetCharTable+0x60>)
 80015fc:	e005      	b.n	800160a <f32f_GetCharTable+0x4a>
  if (Char == 0xB0)
 80015fe:	79fb      	ldrb	r3, [r7, #7]
 8001600:	2bb0      	cmp	r3, #176	; 0xb0
 8001602:	d101      	bne.n	8001608 <f32f_GetCharTable+0x48>
	  return (uint8_t *) f32f_table4;
 8001604:	4b07      	ldr	r3, [pc, #28]	; (8001624 <f32f_GetCharTable+0x64>)
 8001606:	e000      	b.n	800160a <f32f_GetCharTable+0x4a>

  return 0;
 8001608:	2300      	movs	r3, #0
}
 800160a:	4618      	mov	r0, r3
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	08012dac 	.word	0x08012dac
 800161c:	08013084 	.word	0x08013084
 8001620:	080130c8 	.word	0x080130c8
 8001624:	0801310c 	.word	0x0801310c

08001628 <f6x8m_GetCharTable>:

//==============================================================================
//       Char
//==============================================================================
uint8_t *f6x8m_GetCharTable(char Char)
{
 8001628:	b480      	push	{r7}
 800162a:	b085      	sub	sp, #20
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
	uint8_t charIdx = *((uint8_t *) &Char);
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	73fb      	strb	r3, [r7, #15]
	return (uint8_t *)(&f6x8m_table[charIdx][0]);
 8001636:	7bfa      	ldrb	r2, [r7, #15]
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	4a03      	ldr	r2, [pc, #12]	; (8001650 <f6x8m_GetCharTable+0x28>)
 8001642:	4413      	add	r3, r2
}
 8001644:	4618      	mov	r0, r3
 8001646:	3714      	adds	r7, #20
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	08013150 	.word	0x08013150

08001654 <font_GetFontStruct>:

//==============================================================================
//     ,   Char
//==============================================================================
uint8_t *font_GetFontStruct(uint8_t FontID, char Char)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b082      	sub	sp, #8
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	460a      	mov	r2, r1
 800165e:	71fb      	strb	r3, [r7, #7]
 8001660:	4613      	mov	r3, r2
 8001662:	71bb      	strb	r3, [r7, #6]
  return font_table_funcs[FontID](Char);
 8001664:	79fb      	ldrb	r3, [r7, #7]
 8001666:	4a05      	ldr	r2, [pc, #20]	; (800167c <font_GetFontStruct+0x28>)
 8001668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800166c:	79ba      	ldrb	r2, [r7, #6]
 800166e:	4610      	mov	r0, r2
 8001670:	4798      	blx	r3
 8001672:	4603      	mov	r3, r0
}
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	08013b50 	.word	0x08013b50

08001680 <font_GetCharWidth>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharWidth(uint8_t *pCharTable)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  return *pCharTable;  //  
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	781b      	ldrb	r3, [r3, #0]
}
 800168c:	4618      	mov	r0, r3
 800168e:	370c      	adds	r7, #12
 8001690:	46bd      	mov	sp, r7
 8001692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001696:	4770      	bx	lr

08001698 <font_GetCharHeight>:

//==============================================================================
//    
//==============================================================================
uint8_t font_GetCharHeight(uint8_t *pCharTable)
{
 8001698:	b480      	push	{r7}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  pCharTable++;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	3301      	adds	r3, #1
 80016a4:	607b      	str	r3, [r7, #4]
  return *pCharTable;  //  
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	781b      	ldrb	r3, [r3, #0]
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <SPI_send>:
	static uint16_t ScreenBuff[GC9A01A_Height * GC9A01A_Width];
#endif

//--------------------------------------------------------------------------------------
void SPI_send(uint8_t *pBuff, uint16_t Len)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	807b      	strh	r3, [r7, #2]
	lcdRdy = 0;
 80016c4:	4b0c      	ldr	r3, [pc, #48]	; (80016f8 <SPI_send+0x40>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
	if (HAL_SPI_Transmit(lcdPort, pBuff, Len, min_wait_lcd) != HAL_OK) devError |= devLCD;
 80016ca:	4b0c      	ldr	r3, [pc, #48]	; (80016fc <SPI_send+0x44>)
 80016cc:	6818      	ldr	r0, [r3, #0]
 80016ce:	2364      	movs	r3, #100	; 0x64
 80016d0:	887a      	ldrh	r2, [r7, #2]
 80016d2:	6879      	ldr	r1, [r7, #4]
 80016d4:	f008 fb55 	bl	8009d82 <HAL_SPI_Transmit>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d005      	beq.n	80016ea <SPI_send+0x32>
 80016de:	4b08      	ldr	r3, [pc, #32]	; (8001700 <SPI_send+0x48>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f043 030e 	orr.w	r3, r3, #14
 80016e6:	4a06      	ldr	r2, [pc, #24]	; (8001700 <SPI_send+0x48>)
 80016e8:	6013      	str	r3, [r2, #0]
	lcdRdy = 1;
 80016ea:	4b03      	ldr	r3, [pc, #12]	; (80016f8 <SPI_send+0x40>)
 80016ec:	2201      	movs	r2, #1
 80016ee:	701a      	strb	r2, [r3, #0]
}
 80016f0:	bf00      	nop
 80016f2:	3708      	adds	r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	2000000c 	.word	0x2000000c
 80016fc:	20000008 	.word	0x20000008
 8001700:	20000660 	.word	0x20000660

08001704 <SendCmd>:
    *color = (*color << 8) | temp;
}
#endif
//--------------------------------------------------------------------------------------
void SendCmd(uint8_t Cmd)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]
    DC_LOW(); CS_LOW();
 800170e:	2200      	movs	r2, #0
 8001710:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001714:	480a      	ldr	r0, [pc, #40]	; (8001740 <SendCmd+0x3c>)
 8001716:	f005 fad7 	bl	8006cc8 <HAL_GPIO_WritePin>
 800171a:	2200      	movs	r2, #0
 800171c:	2102      	movs	r1, #2
 800171e:	4808      	ldr	r0, [pc, #32]	; (8001740 <SendCmd+0x3c>)
 8001720:	f005 fad2 	bl	8006cc8 <HAL_GPIO_WritePin>

    SPI_send(&Cmd, 1);
 8001724:	1dfb      	adds	r3, r7, #7
 8001726:	2101      	movs	r1, #1
 8001728:	4618      	mov	r0, r3
 800172a:	f7ff ffc5 	bl	80016b8 <SPI_send>

    CS_HIGH();
 800172e:	2201      	movs	r2, #1
 8001730:	2102      	movs	r1, #2
 8001732:	4803      	ldr	r0, [pc, #12]	; (8001740 <SendCmd+0x3c>)
 8001734:	f005 fac8 	bl	8006cc8 <HAL_GPIO_WritePin>
}
 8001738:	bf00      	nop
 800173a:	3708      	adds	r7, #8
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40020400 	.word	0x40020400

08001744 <SendData>:
//--------------------------------------------------------------------------------------
void SendData(uint8_t Data)
{
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	4603      	mov	r3, r0
 800174c:	71fb      	strb	r3, [r7, #7]
    DC_HIGH(); CS_LOW();
 800174e:	2201      	movs	r2, #1
 8001750:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001754:	480a      	ldr	r0, [pc, #40]	; (8001780 <SendData+0x3c>)
 8001756:	f005 fab7 	bl	8006cc8 <HAL_GPIO_WritePin>
 800175a:	2200      	movs	r2, #0
 800175c:	2102      	movs	r1, #2
 800175e:	4808      	ldr	r0, [pc, #32]	; (8001780 <SendData+0x3c>)
 8001760:	f005 fab2 	bl	8006cc8 <HAL_GPIO_WritePin>

    SPI_send(&Data, 1);
 8001764:	1dfb      	adds	r3, r7, #7
 8001766:	2101      	movs	r1, #1
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff ffa5 	bl	80016b8 <SPI_send>

    CS_HIGH();
 800176e:	2201      	movs	r2, #1
 8001770:	2102      	movs	r1, #2
 8001772:	4803      	ldr	r0, [pc, #12]	; (8001780 <SendData+0x3c>)
 8001774:	f005 faa8 	bl	8006cc8 <HAL_GPIO_WritePin>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40020400 	.word	0x40020400

08001784 <GC9A01A_HardReset>:

    CS_HIGH();
}
//--------------------------------------------------------------------------------------
void GC9A01A_HardReset(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
	#if (GC9A01A_RESET_Used)
    	RESET_LOW();
 8001788:	2200      	movs	r2, #0
 800178a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800178e:	4808      	ldr	r0, [pc, #32]	; (80017b0 <GC9A01A_HardReset+0x2c>)
 8001790:	f005 fa9a 	bl	8006cc8 <HAL_GPIO_WritePin>
    	HAL_Delay(10);
 8001794:	200a      	movs	r0, #10
 8001796:	f003 fce9 	bl	800516c <HAL_Delay>
    	RESET_HIGH();
 800179a:	2201      	movs	r2, #1
 800179c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017a0:	4803      	ldr	r0, [pc, #12]	; (80017b0 <GC9A01A_HardReset+0x2c>)
 80017a2:	f005 fa91 	bl	8006cc8 <HAL_GPIO_WritePin>
    	HAL_Delay(150);
 80017a6:	2096      	movs	r0, #150	; 0x96
 80017a8:	f003 fce0 	bl	800516c <HAL_Delay>
	#endif
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40020000 	.word	0x40020000

080017b4 <GC9A01A_SleepMode>:
//--------------------------------------------------------------------------------------
void GC9A01A_SleepMode(uint8_t Mode)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	71fb      	strb	r3, [r7, #7]
    if (Mode) SendCmd(Cmd_SLPIN);
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d003      	beq.n	80017cc <GC9A01A_SleepMode+0x18>
 80017c4:	2010      	movs	r0, #16
 80017c6:	f7ff ff9d 	bl	8001704 <SendCmd>
 80017ca:	e002      	b.n	80017d2 <GC9A01A_SleepMode+0x1e>
         else SendCmd(Cmd_SLPOUT);
 80017cc:	2011      	movs	r0, #17
 80017ce:	f7ff ff99 	bl	8001704 <SendCmd>

    HAL_Delay(500);
 80017d2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80017d6:	f003 fcc9 	bl	800516c <HAL_Delay>
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <GC9A01A_InversionMode>:
//--------------------------------------------------------------------------------------
void GC9A01A_InversionMode(uint8_t Mode)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	4603      	mov	r3, r0
 80017ea:	71fb      	strb	r3, [r7, #7]
	if (Mode) SendCmd(Cmd_INVON);
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <GC9A01A_InversionMode+0x18>
 80017f2:	2021      	movs	r0, #33	; 0x21
 80017f4:	f7ff ff86 	bl	8001704 <SendCmd>
	     else SendCmd(Cmd_INVOFF);
}
 80017f8:	e002      	b.n	8001800 <GC9A01A_InversionMode+0x1e>
	     else SendCmd(Cmd_INVOFF);
 80017fa:	2020      	movs	r0, #32
 80017fc:	f7ff ff82 	bl	8001704 <SendCmd>
}
 8001800:	bf00      	nop
 8001802:	3708      	adds	r7, #8
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <GC9A01A_DisplayPower>:
//--------------------------------------------------------------------------------------
void GC9A01A_DisplayPower(uint8_t On)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	71fb      	strb	r3, [r7, #7]
	if (On) SendCmd(Cmd_DISPON);
 8001812:	79fb      	ldrb	r3, [r7, #7]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d003      	beq.n	8001820 <GC9A01A_DisplayPower+0x18>
 8001818:	2029      	movs	r0, #41	; 0x29
 800181a:	f7ff ff73 	bl	8001704 <SendCmd>
	   else SendCmd(Cmd_DISPOFF);
}
 800181e:	e002      	b.n	8001826 <GC9A01A_DisplayPower+0x1e>
	   else SendCmd(Cmd_DISPOFF);
 8001820:	2028      	movs	r0, #40	; 0x28
 8001822:	f7ff ff6f 	bl	8001704 <SendCmd>
}
 8001826:	bf00      	nop
 8001828:	3708      	adds	r7, #8
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
	...

08001830 <ColumnSet>:
//--------------------------------------------------------------------------------------
static void ColumnSet(uint16_t ColumnStart, uint16_t ColumnEnd)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0
 8001836:	4603      	mov	r3, r0
 8001838:	460a      	mov	r2, r1
 800183a:	80fb      	strh	r3, [r7, #6]
 800183c:	4613      	mov	r3, r2
 800183e:	80bb      	strh	r3, [r7, #4]
	if (ColumnStart > ColumnEnd) return;
 8001840:	88fa      	ldrh	r2, [r7, #6]
 8001842:	88bb      	ldrh	r3, [r7, #4]
 8001844:	429a      	cmp	r2, r3
 8001846:	d82a      	bhi.n	800189e <ColumnSet+0x6e>
	if (ColumnEnd > GC9A01A_Width) return;
 8001848:	88bb      	ldrh	r3, [r7, #4]
 800184a:	2bf0      	cmp	r3, #240	; 0xf0
 800184c:	d829      	bhi.n	80018a2 <ColumnSet+0x72>

	ColumnStart += GC9A01A_X_Start;
 800184e:	4b17      	ldr	r3, [pc, #92]	; (80018ac <ColumnSet+0x7c>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	b29a      	uxth	r2, r3
 8001854:	88fb      	ldrh	r3, [r7, #6]
 8001856:	4413      	add	r3, r2
 8001858:	80fb      	strh	r3, [r7, #6]
	ColumnEnd += GC9A01A_X_Start;
 800185a:	4b14      	ldr	r3, [pc, #80]	; (80018ac <ColumnSet+0x7c>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	b29a      	uxth	r2, r3
 8001860:	88bb      	ldrh	r3, [r7, #4]
 8001862:	4413      	add	r3, r2
 8001864:	80bb      	strh	r3, [r7, #4]

	SendCmd(Cmd_CASET);
 8001866:	202a      	movs	r0, #42	; 0x2a
 8001868:	f7ff ff4c 	bl	8001704 <SendCmd>
	SendData(ColumnStart >> 8);
 800186c:	88fb      	ldrh	r3, [r7, #6]
 800186e:	0a1b      	lsrs	r3, r3, #8
 8001870:	b29b      	uxth	r3, r3
 8001872:	b2db      	uxtb	r3, r3
 8001874:	4618      	mov	r0, r3
 8001876:	f7ff ff65 	bl	8001744 <SendData>
	SendData(ColumnStart & 0xFF);
 800187a:	88fb      	ldrh	r3, [r7, #6]
 800187c:	b2db      	uxtb	r3, r3
 800187e:	4618      	mov	r0, r3
 8001880:	f7ff ff60 	bl	8001744 <SendData>
	SendData(ColumnEnd >> 8);
 8001884:	88bb      	ldrh	r3, [r7, #4]
 8001886:	0a1b      	lsrs	r3, r3, #8
 8001888:	b29b      	uxth	r3, r3
 800188a:	b2db      	uxtb	r3, r3
 800188c:	4618      	mov	r0, r3
 800188e:	f7ff ff59 	bl	8001744 <SendData>
	SendData(ColumnEnd & 0xFF);
 8001892:	88bb      	ldrh	r3, [r7, #4]
 8001894:	b2db      	uxtb	r3, r3
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff ff54 	bl	8001744 <SendData>
 800189c:	e002      	b.n	80018a4 <ColumnSet+0x74>
	if (ColumnStart > ColumnEnd) return;
 800189e:	bf00      	nop
 80018a0:	e000      	b.n	80018a4 <ColumnSet+0x74>
	if (ColumnEnd > GC9A01A_Width) return;
 80018a2:	bf00      	nop
//	uint8_t dat[] = { ColumnStart >> 8, ColumnStart & 0xFF, ColumnEnd >> 8, ColumnEnd & 0xFF };
//	SendDatas(dat, sizeof(dat));
}
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	20000258 	.word	0x20000258

080018b0 <RowSet>:
//--------------------------------------------------------------------------------------
static void RowSet(uint16_t RowStart, uint16_t RowEnd)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	460a      	mov	r2, r1
 80018ba:	80fb      	strh	r3, [r7, #6]
 80018bc:	4613      	mov	r3, r2
 80018be:	80bb      	strh	r3, [r7, #4]
	if (RowStart > RowEnd) return;
 80018c0:	88fa      	ldrh	r2, [r7, #6]
 80018c2:	88bb      	ldrh	r3, [r7, #4]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d82a      	bhi.n	800191e <RowSet+0x6e>
	if (RowEnd > GC9A01A_Height) return;
 80018c8:	88bb      	ldrh	r3, [r7, #4]
 80018ca:	2bf0      	cmp	r3, #240	; 0xf0
 80018cc:	d829      	bhi.n	8001922 <RowSet+0x72>

	RowStart += GC9A01A_Y_Start;
 80018ce:	4b17      	ldr	r3, [pc, #92]	; (800192c <RowSet+0x7c>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	b29a      	uxth	r2, r3
 80018d4:	88fb      	ldrh	r3, [r7, #6]
 80018d6:	4413      	add	r3, r2
 80018d8:	80fb      	strh	r3, [r7, #6]
	RowEnd += GC9A01A_Y_Start;
 80018da:	4b14      	ldr	r3, [pc, #80]	; (800192c <RowSet+0x7c>)
 80018dc:	781b      	ldrb	r3, [r3, #0]
 80018de:	b29a      	uxth	r2, r3
 80018e0:	88bb      	ldrh	r3, [r7, #4]
 80018e2:	4413      	add	r3, r2
 80018e4:	80bb      	strh	r3, [r7, #4]

	SendCmd(Cmd_RASET);
 80018e6:	202b      	movs	r0, #43	; 0x2b
 80018e8:	f7ff ff0c 	bl	8001704 <SendCmd>
	SendData(RowStart >> 8);
 80018ec:	88fb      	ldrh	r3, [r7, #6]
 80018ee:	0a1b      	lsrs	r3, r3, #8
 80018f0:	b29b      	uxth	r3, r3
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7ff ff25 	bl	8001744 <SendData>
	SendData(RowStart & 0xFF);
 80018fa:	88fb      	ldrh	r3, [r7, #6]
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	4618      	mov	r0, r3
 8001900:	f7ff ff20 	bl	8001744 <SendData>
	SendData(RowEnd >> 8);
 8001904:	88bb      	ldrh	r3, [r7, #4]
 8001906:	0a1b      	lsrs	r3, r3, #8
 8001908:	b29b      	uxth	r3, r3
 800190a:	b2db      	uxtb	r3, r3
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff ff19 	bl	8001744 <SendData>
	SendData(RowEnd & 0xFF);
 8001912:	88bb      	ldrh	r3, [r7, #4]
 8001914:	b2db      	uxtb	r3, r3
 8001916:	4618      	mov	r0, r3
 8001918:	f7ff ff14 	bl	8001744 <SendData>
 800191c:	e002      	b.n	8001924 <RowSet+0x74>
	if (RowStart > RowEnd) return;
 800191e:	bf00      	nop
 8001920:	e000      	b.n	8001924 <RowSet+0x74>
	if (RowEnd > GC9A01A_Height) return;
 8001922:	bf00      	nop
	//uint8_t dat[] = { RowStart >> 8, RowStart & 0xFF, RowEnd >> 8, RowEnd & 0xFF };
	//SendDatas(dat, sizeof(dat));
}
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000259 	.word	0x20000259

08001930 <GC9A01A_SetWindow>:
//--------------------------------------------------------------------------------------
void GC9A01A_SetWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1)
{
 8001930:	b590      	push	{r4, r7, lr}
 8001932:	b083      	sub	sp, #12
 8001934:	af00      	add	r7, sp, #0
 8001936:	4604      	mov	r4, r0
 8001938:	4608      	mov	r0, r1
 800193a:	4611      	mov	r1, r2
 800193c:	461a      	mov	r2, r3
 800193e:	4623      	mov	r3, r4
 8001940:	71fb      	strb	r3, [r7, #7]
 8001942:	4603      	mov	r3, r0
 8001944:	71bb      	strb	r3, [r7, #6]
 8001946:	460b      	mov	r3, r1
 8001948:	717b      	strb	r3, [r7, #5]
 800194a:	4613      	mov	r3, r2
 800194c:	713b      	strb	r3, [r7, #4]
	ColumnSet(x0, x1);
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	b29b      	uxth	r3, r3
 8001952:	797a      	ldrb	r2, [r7, #5]
 8001954:	b292      	uxth	r2, r2
 8001956:	4611      	mov	r1, r2
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ff69 	bl	8001830 <ColumnSet>
	RowSet(y0, y1);
 800195e:	79bb      	ldrb	r3, [r7, #6]
 8001960:	b29b      	uxth	r3, r3
 8001962:	793a      	ldrb	r2, [r7, #4]
 8001964:	b292      	uxth	r2, r2
 8001966:	4611      	mov	r1, r2
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ffa1 	bl	80018b0 <RowSet>

	SendCmd(Cmd_RAMWR);
 800196e:	202c      	movs	r0, #44	; 0x2c
 8001970:	f7ff fec8 	bl	8001704 <SendCmd>
}
 8001974:	bf00      	nop
 8001976:	370c      	adds	r7, #12
 8001978:	46bd      	mov	sp, r7
 800197a:	bd90      	pop	{r4, r7, pc}

0800197c <ColorModeSet>:
//--------------------------------------------------------------------------------------
static void ColorModeSet(uint8_t ColorMode)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
	SendCmd(Cmd_COLMOD);
 8001986:	203a      	movs	r0, #58	; 0x3a
 8001988:	f7ff febc 	bl	8001704 <SendCmd>
	SendData(ColorMode & 0x77);
 800198c:	79fb      	ldrb	r3, [r7, #7]
 800198e:	f003 0377 	and.w	r3, r3, #119	; 0x77
 8001992:	b2db      	uxtb	r3, r3
 8001994:	4618      	mov	r0, r3
 8001996:	f7ff fed5 	bl	8001744 <SendData>
}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <MemAccessModeSet>:
//--------------------------------------------------------------------------------------
static void MemAccessModeSet(uint8_t Rotation, uint8_t VertMirror, uint8_t HorizMirror, uint8_t IsBGR)
{
 80019a4:	b590      	push	{r4, r7, lr}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	4604      	mov	r4, r0
 80019ac:	4608      	mov	r0, r1
 80019ae:	4611      	mov	r1, r2
 80019b0:	461a      	mov	r2, r3
 80019b2:	4623      	mov	r3, r4
 80019b4:	71fb      	strb	r3, [r7, #7]
 80019b6:	4603      	mov	r3, r0
 80019b8:	71bb      	strb	r3, [r7, #6]
 80019ba:	460b      	mov	r3, r1
 80019bc:	717b      	strb	r3, [r7, #5]
 80019be:	4613      	mov	r3, r2
 80019c0:	713b      	strb	r3, [r7, #4]
uint8_t Value;

	Rotation &= 7;
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	f003 0307 	and.w	r3, r3, #7
 80019c8:	71fb      	strb	r3, [r7, #7]

	SendCmd(Cmd_MADCTL);
 80019ca:	2036      	movs	r0, #54	; 0x36
 80019cc:	f7ff fe9a 	bl	8001704 <SendCmd>

	switch (Rotation) {
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	2b07      	cmp	r3, #7
 80019d4:	d82a      	bhi.n	8001a2c <MemAccessModeSet+0x88>
 80019d6:	a201      	add	r2, pc, #4	; (adr r2, 80019dc <MemAccessModeSet+0x38>)
 80019d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019dc:	080019fd 	.word	0x080019fd
 80019e0:	08001a03 	.word	0x08001a03
 80019e4:	08001a09 	.word	0x08001a09
 80019e8:	08001a0f 	.word	0x08001a0f
 80019ec:	08001a15 	.word	0x08001a15
 80019f0:	08001a1b 	.word	0x08001a1b
 80019f4:	08001a21 	.word	0x08001a21
 80019f8:	08001a27 	.word	0x08001a27
		case 0:
			Value = 0;
 80019fc:	2300      	movs	r3, #0
 80019fe:	73fb      	strb	r3, [r7, #15]
		break;
 8001a00:	e014      	b.n	8001a2c <MemAccessModeSet+0x88>
		case 1:
			Value = MADCTL_MX;
 8001a02:	2340      	movs	r3, #64	; 0x40
 8001a04:	73fb      	strb	r3, [r7, #15]
		break;
 8001a06:	e011      	b.n	8001a2c <MemAccessModeSet+0x88>
		case 2:
			Value = MADCTL_MY;
 8001a08:	2380      	movs	r3, #128	; 0x80
 8001a0a:	73fb      	strb	r3, [r7, #15]
		break;
 8001a0c:	e00e      	b.n	8001a2c <MemAccessModeSet+0x88>
		case 3:
			Value = MADCTL_MX | MADCTL_MY;
 8001a0e:	23c0      	movs	r3, #192	; 0xc0
 8001a10:	73fb      	strb	r3, [r7, #15]
		break;
 8001a12:	e00b      	b.n	8001a2c <MemAccessModeSet+0x88>
		case 4:
			Value = MADCTL_MV;
 8001a14:	2320      	movs	r3, #32
 8001a16:	73fb      	strb	r3, [r7, #15]
		break;
 8001a18:	e008      	b.n	8001a2c <MemAccessModeSet+0x88>
		case 5:
			Value = MADCTL_MV | MADCTL_MX;
 8001a1a:	2360      	movs	r3, #96	; 0x60
 8001a1c:	73fb      	strb	r3, [r7, #15]
		break;
 8001a1e:	e005      	b.n	8001a2c <MemAccessModeSet+0x88>
		case 6:
			Value = MADCTL_MV | MADCTL_MY;
 8001a20:	23a0      	movs	r3, #160	; 0xa0
 8001a22:	73fb      	strb	r3, [r7, #15]
		break;
 8001a24:	e002      	b.n	8001a2c <MemAccessModeSet+0x88>
		case 7:
			Value = MADCTL_MV | MADCTL_MX | MADCTL_MY;
 8001a26:	23e0      	movs	r3, #224	; 0xe0
 8001a28:	73fb      	strb	r3, [r7, #15]
		break;
 8001a2a:	bf00      	nop
	}

	if (VertMirror) Value = MADCTL_ML;
 8001a2c:	79bb      	ldrb	r3, [r7, #6]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <MemAccessModeSet+0x92>
 8001a32:	2310      	movs	r3, #16
 8001a34:	73fb      	strb	r3, [r7, #15]
	if (HorizMirror) Value = MADCTL_MH;
 8001a36:	797b      	ldrb	r3, [r7, #5]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MemAccessModeSet+0x9c>
 8001a3c:	2304      	movs	r3, #4
 8001a3e:	73fb      	strb	r3, [r7, #15]

	if (IsBGR) Value |= MADCTL_BGR;
 8001a40:	793b      	ldrb	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d003      	beq.n	8001a4e <MemAccessModeSet+0xaa>
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	f043 0308 	orr.w	r3, r3, #8
 8001a4c:	73fb      	strb	r3, [r7, #15]

	SendData(Value);
 8001a4e:	7bfb      	ldrb	r3, [r7, #15]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7ff fe77 	bl	8001744 <SendData>
}
 8001a56:	bf00      	nop
 8001a58:	3714      	adds	r7, #20
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd90      	pop	{r4, r7, pc}
 8001a5e:	bf00      	nop

08001a60 <GC9A01A_RamWrite>:
*/
//--------------------------------------------------------------------------------------
#if (GC9A01_MODE == GC9A01_DIRECT_MODE)

void GC9A01A_RamWrite(uint16_t *pBuff, uint16_t Len)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	460b      	mov	r3, r1
 8001a6a:	807b      	strh	r3, [r7, #2]
	while (Len--) {
 8001a6c:	e00d      	b.n	8001a8a <GC9A01A_RamWrite+0x2a>
		SendData(*pBuff >> 8);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	0a1b      	lsrs	r3, r3, #8
 8001a74:	b29b      	uxth	r3, r3
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fe63 	bl	8001744 <SendData>
		SendData(*pBuff & 0xFF);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	881b      	ldrh	r3, [r3, #0]
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff fe5d 	bl	8001744 <SendData>
	while (Len--) {
 8001a8a:	887b      	ldrh	r3, [r7, #2]
 8001a8c:	1e5a      	subs	r2, r3, #1
 8001a8e:	807a      	strh	r2, [r7, #2]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1ec      	bne.n	8001a6e <GC9A01A_RamWrite+0xe>
	}
}
 8001a94:	bf00      	nop
 8001a96:	bf00      	nop
 8001a98:	3708      	adds	r7, #8
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bd80      	pop	{r7, pc}

08001a9e <GC9A01A_DrawPixel>:
//--------------------------------------------------------------------------------------
void GC9A01A_DrawPixel(int16_t x, int16_t y, uint16_t color)
{
 8001a9e:	b580      	push	{r7, lr}
 8001aa0:	b082      	sub	sp, #8
 8001aa2:	af00      	add	r7, sp, #0
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	80fb      	strh	r3, [r7, #6]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	80bb      	strh	r3, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	807b      	strh	r3, [r7, #2]
	if ((x < 0) ||(x >= GC9A01A_Width) || (y < 0) || (y >= GC9A01A_Height)) return;
 8001ab0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	db1b      	blt.n	8001af0 <GC9A01A_DrawPixel+0x52>
 8001ab8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001abc:	2bef      	cmp	r3, #239	; 0xef
 8001abe:	dc17      	bgt.n	8001af0 <GC9A01A_DrawPixel+0x52>
 8001ac0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	db13      	blt.n	8001af0 <GC9A01A_DrawPixel+0x52>
 8001ac8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001acc:	2bef      	cmp	r3, #239	; 0xef
 8001ace:	dc0f      	bgt.n	8001af0 <GC9A01A_DrawPixel+0x52>

	GC9A01A_SetWindow(x, y, x, y);
 8001ad0:	88fb      	ldrh	r3, [r7, #6]
 8001ad2:	b2d8      	uxtb	r0, r3
 8001ad4:	88bb      	ldrh	r3, [r7, #4]
 8001ad6:	b2d9      	uxtb	r1, r3
 8001ad8:	88fb      	ldrh	r3, [r7, #6]
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	88bb      	ldrh	r3, [r7, #4]
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	f7ff ff26 	bl	8001930 <GC9A01A_SetWindow>
	GC9A01A_RamWrite(&color, 1);
 8001ae4:	1cbb      	adds	r3, r7, #2
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ffb9 	bl	8001a60 <GC9A01A_RamWrite>
 8001aee:	e000      	b.n	8001af2 <GC9A01A_DrawPixel+0x54>
	if ((x < 0) ||(x >= GC9A01A_Width) || (y < 0) || (y >= GC9A01A_Height)) return;
 8001af0:	bf00      	nop
}
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <GC9A01A_FillRect>:
//--------------------------------------------------------------------------------------
void GC9A01A_FillRect(int16_t x, int16_t y, int16_t w, int16_t h, uint16_t color)
{
 8001af8:	b590      	push	{r4, r7, lr}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4604      	mov	r4, r0
 8001b00:	4608      	mov	r0, r1
 8001b02:	4611      	mov	r1, r2
 8001b04:	461a      	mov	r2, r3
 8001b06:	4623      	mov	r3, r4
 8001b08:	80fb      	strh	r3, [r7, #6]
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	80bb      	strh	r3, [r7, #4]
 8001b0e:	460b      	mov	r3, r1
 8001b10:	807b      	strh	r3, [r7, #2]
 8001b12:	4613      	mov	r3, r2
 8001b14:	803b      	strh	r3, [r7, #0]
	if ((x >= GC9A01A_Width) || (y >= GC9A01A_Height)) return;
 8001b16:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b1a:	2bef      	cmp	r3, #239	; 0xef
 8001b1c:	dc48      	bgt.n	8001bb0 <GC9A01A_FillRect+0xb8>
 8001b1e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b22:	2bef      	cmp	r3, #239	; 0xef
 8001b24:	dc44      	bgt.n	8001bb0 <GC9A01A_FillRect+0xb8>

	if ((x + w) > GC9A01A_Width) w = GC9A01A_Width - x;
 8001b26:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b2a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b2e:	4413      	add	r3, r2
 8001b30:	2bf0      	cmp	r3, #240	; 0xf0
 8001b32:	dd04      	ble.n	8001b3e <GC9A01A_FillRect+0x46>
 8001b34:	88fb      	ldrh	r3, [r7, #6]
 8001b36:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	807b      	strh	r3, [r7, #2]

	if ((y + h) > GC9A01A_Height) h = GC9A01A_Height - y;
 8001b3e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b42:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b46:	4413      	add	r3, r2
 8001b48:	2bf0      	cmp	r3, #240	; 0xf0
 8001b4a:	dd04      	ble.n	8001b56 <GC9A01A_FillRect+0x5e>
 8001b4c:	88bb      	ldrh	r3, [r7, #4]
 8001b4e:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8001b52:	b29b      	uxth	r3, r3
 8001b54:	803b      	strh	r3, [r7, #0]

	GC9A01A_SetWindow(x, y, x + w - 1, y + h - 1);
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	b2d8      	uxtb	r0, r3
 8001b5a:	88bb      	ldrh	r3, [r7, #4]
 8001b5c:	b2d9      	uxtb	r1, r3
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	b2da      	uxtb	r2, r3
 8001b62:	887b      	ldrh	r3, [r7, #2]
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	4413      	add	r3, r2
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	3b01      	subs	r3, #1
 8001b6c:	b2dc      	uxtb	r4, r3
 8001b6e:	88bb      	ldrh	r3, [r7, #4]
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	883b      	ldrh	r3, [r7, #0]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	4413      	add	r3, r2
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	b2db      	uxtb	r3, r3
 8001b7e:	4622      	mov	r2, r4
 8001b80:	f7ff fed6 	bl	8001930 <GC9A01A_SetWindow>

	for (uint32_t i = 0; i < (h * w); i++) GC9A01A_RamWrite(&color, 1);
 8001b84:	2300      	movs	r3, #0
 8001b86:	60fb      	str	r3, [r7, #12]
 8001b88:	e007      	b.n	8001b9a <GC9A01A_FillRect+0xa2>
 8001b8a:	2101      	movs	r1, #1
 8001b8c:	f107 0020 	add.w	r0, r7, #32
 8001b90:	f7ff ff66 	bl	8001a60 <GC9A01A_RamWrite>
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	3301      	adds	r3, #1
 8001b98:	60fb      	str	r3, [r7, #12]
 8001b9a:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b9e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001ba2:	fb02 f303 	mul.w	r3, r2, r3
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d3ed      	bcc.n	8001b8a <GC9A01A_FillRect+0x92>
 8001bae:	e000      	b.n	8001bb2 <GC9A01A_FillRect+0xba>
	if ((x >= GC9A01A_Width) || (y >= GC9A01A_Height)) return;
 8001bb0:	bf00      	nop
}
 8001bb2:	3714      	adds	r7, #20
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd90      	pop	{r4, r7, pc}

08001bb8 <GC9A01A_GetWidth>:
#endif
}
*/
//==============================================================================

uint16_t GC9A01A_GetWidth() { return GC9A01A_Width; }
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	23f0      	movs	r3, #240	; 0xf0
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <GC9A01A_GetHeight>:

uint16_t GC9A01A_GetHeight() { return GC9A01A_Height; }
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
 8001bcc:	23f0      	movs	r3, #240	; 0xf0
 8001bce:	4618      	mov	r0, r3
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <GC9A01A_Init>:

//==============================================================================

void GC9A01A_Init()
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af02      	add	r7, sp, #8
	GC9A01A_X_Start = 0;
 8001bde:	4bfd      	ldr	r3, [pc, #1012]	; (8001fd4 <GC9A01A_Init+0x3fc>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	701a      	strb	r2, [r3, #0]
	GC9A01A_Y_Start = 0;
 8001be4:	4bfc      	ldr	r3, [pc, #1008]	; (8001fd8 <GC9A01A_Init+0x400>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	701a      	strb	r2, [r3, #0]

	//GPIO_init();
	//spim_init(GC9A01A_SPI_periph, 1);

	GC9A01A_HardReset();
 8001bea:	f7ff fdcb 	bl	8001784 <GC9A01A_HardReset>

	SendCmd(Cmd_InnerReg2Enable);
 8001bee:	20ef      	movs	r0, #239	; 0xef
 8001bf0:	f7ff fd88 	bl	8001704 <SendCmd>
	SendCmd(0xEB);        // ?
 8001bf4:	20eb      	movs	r0, #235	; 0xeb
 8001bf6:	f7ff fd85 	bl	8001704 <SendCmd>
	SendData(0x14);
 8001bfa:	2014      	movs	r0, #20
 8001bfc:	f7ff fda2 	bl	8001744 <SendData>

	SendCmd(Cmd_InnerReg1Enable);
 8001c00:	20fe      	movs	r0, #254	; 0xfe
 8001c02:	f7ff fd7f 	bl	8001704 <SendCmd>
	SendCmd(Cmd_InnerReg2Enable);
 8001c06:	20ef      	movs	r0, #239	; 0xef
 8001c08:	f7ff fd7c 	bl	8001704 <SendCmd>

	SendCmd(0xEB);        // ?
 8001c0c:	20eb      	movs	r0, #235	; 0xeb
 8001c0e:	f7ff fd79 	bl	8001704 <SendCmd>
	SendData(0x14);       // ?
 8001c12:	2014      	movs	r0, #20
 8001c14:	f7ff fd96 	bl	8001744 <SendData>

	SendCmd(0x84);        // ?
 8001c18:	2084      	movs	r0, #132	; 0x84
 8001c1a:	f7ff fd73 	bl	8001704 <SendCmd>
	SendData(0x40);
 8001c1e:	2040      	movs	r0, #64	; 0x40
 8001c20:	f7ff fd90 	bl	8001744 <SendData>

	SendCmd(0x85);        // ?
 8001c24:	2085      	movs	r0, #133	; 0x85
 8001c26:	f7ff fd6d 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001c2a:	20ff      	movs	r0, #255	; 0xff
 8001c2c:	f7ff fd8a 	bl	8001744 <SendData>

	SendCmd(0x86);        // ?
 8001c30:	2086      	movs	r0, #134	; 0x86
 8001c32:	f7ff fd67 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001c36:	20ff      	movs	r0, #255	; 0xff
 8001c38:	f7ff fd84 	bl	8001744 <SendData>

	SendCmd(0x87);        // ?
 8001c3c:	2087      	movs	r0, #135	; 0x87
 8001c3e:	f7ff fd61 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001c42:	20ff      	movs	r0, #255	; 0xff
 8001c44:	f7ff fd7e 	bl	8001744 <SendData>

	SendCmd(0x88);        // ?
 8001c48:	2088      	movs	r0, #136	; 0x88
 8001c4a:	f7ff fd5b 	bl	8001704 <SendCmd>
	SendData(0x0A);
 8001c4e:	200a      	movs	r0, #10
 8001c50:	f7ff fd78 	bl	8001744 <SendData>

	SendCmd(0x89);        // ?
 8001c54:	2089      	movs	r0, #137	; 0x89
 8001c56:	f7ff fd55 	bl	8001704 <SendCmd>
	SendData(0x21);
 8001c5a:	2021      	movs	r0, #33	; 0x21
 8001c5c:	f7ff fd72 	bl	8001744 <SendData>

	SendCmd(0x8A);        // ?
 8001c60:	208a      	movs	r0, #138	; 0x8a
 8001c62:	f7ff fd4f 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001c66:	2000      	movs	r0, #0
 8001c68:	f7ff fd6c 	bl	8001744 <SendData>

	SendCmd(0x8B);        // ?
 8001c6c:	208b      	movs	r0, #139	; 0x8b
 8001c6e:	f7ff fd49 	bl	8001704 <SendCmd>
	SendData(0x80);
 8001c72:	2080      	movs	r0, #128	; 0x80
 8001c74:	f7ff fd66 	bl	8001744 <SendData>

	SendCmd(0x8C);        // ?
 8001c78:	208c      	movs	r0, #140	; 0x8c
 8001c7a:	f7ff fd43 	bl	8001704 <SendCmd>
	SendData(0x01);
 8001c7e:	2001      	movs	r0, #1
 8001c80:	f7ff fd60 	bl	8001744 <SendData>

	SendCmd(0x8D);        // ?
 8001c84:	208d      	movs	r0, #141	; 0x8d
 8001c86:	f7ff fd3d 	bl	8001704 <SendCmd>
	SendData(0x01);
 8001c8a:	2001      	movs	r0, #1
 8001c8c:	f7ff fd5a 	bl	8001744 <SendData>

	SendCmd(0x8E);        // ?
 8001c90:	208e      	movs	r0, #142	; 0x8e
 8001c92:	f7ff fd37 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001c96:	20ff      	movs	r0, #255	; 0xff
 8001c98:	f7ff fd54 	bl	8001744 <SendData>

	SendCmd(0x8F);        // ?
 8001c9c:	208f      	movs	r0, #143	; 0x8f
 8001c9e:	f7ff fd31 	bl	8001704 <SendCmd>
	SendData(0xFF);
 8001ca2:	20ff      	movs	r0, #255	; 0xff
 8001ca4:	f7ff fd4e 	bl	8001744 <SendData>

	SendCmd(Cmd_DisplayFunctionControl);
 8001ca8:	20b6      	movs	r0, #182	; 0xb6
 8001caa:	f7ff fd2b 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001cae:	2000      	movs	r0, #0
 8001cb0:	f7ff fd48 	bl	8001744 <SendData>
	SendData(0x20); // Scan direction S360 -> S1
 8001cb4:	2020      	movs	r0, #32
 8001cb6:	f7ff fd45 	bl	8001744 <SendData>

	MemAccessModeSet(0, 0, 0, 1);
 8001cba:	2301      	movs	r3, #1
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	2100      	movs	r1, #0
 8001cc0:	2000      	movs	r0, #0
 8001cc2:	f7ff fe6f 	bl	80019a4 <MemAccessModeSet>
	ColorModeSet(ColorMode_MCU_16bit);
 8001cc6:	2005      	movs	r0, #5
 8001cc8:	f7ff fe58 	bl	800197c <ColorModeSet>

	SendCmd(0x90);        // ?
 8001ccc:	2090      	movs	r0, #144	; 0x90
 8001cce:	f7ff fd19 	bl	8001704 <SendCmd>
	SendData(0x08);
 8001cd2:	2008      	movs	r0, #8
 8001cd4:	f7ff fd36 	bl	8001744 <SendData>
	SendData(0x08);
 8001cd8:	2008      	movs	r0, #8
 8001cda:	f7ff fd33 	bl	8001744 <SendData>
	SendData(0x08);
 8001cde:	2008      	movs	r0, #8
 8001ce0:	f7ff fd30 	bl	8001744 <SendData>
	SendData(0x08);
 8001ce4:	2008      	movs	r0, #8
 8001ce6:	f7ff fd2d 	bl	8001744 <SendData>

	SendCmd(0xBD);        // ?
 8001cea:	20bd      	movs	r0, #189	; 0xbd
 8001cec:	f7ff fd0a 	bl	8001704 <SendCmd>
	SendData(0x06);
 8001cf0:	2006      	movs	r0, #6
 8001cf2:	f7ff fd27 	bl	8001744 <SendData>

	SendCmd(0xBC);        // ?
 8001cf6:	20bc      	movs	r0, #188	; 0xbc
 8001cf8:	f7ff fd04 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001cfc:	2000      	movs	r0, #0
 8001cfe:	f7ff fd21 	bl	8001744 <SendData>

	SendCmd(0xFF);        // ?
 8001d02:	20ff      	movs	r0, #255	; 0xff
 8001d04:	f7ff fcfe 	bl	8001704 <SendCmd>
	SendData(0x60);
 8001d08:	2060      	movs	r0, #96	; 0x60
 8001d0a:	f7ff fd1b 	bl	8001744 <SendData>
	SendData(0x01);
 8001d0e:	2001      	movs	r0, #1
 8001d10:	f7ff fd18 	bl	8001744 <SendData>
	SendData(0x04);
 8001d14:	2004      	movs	r0, #4
 8001d16:	f7ff fd15 	bl	8001744 <SendData>

	SendCmd(Cmd_PWCTR2);  // Power control 2
 8001d1a:	20c3      	movs	r0, #195	; 0xc3
 8001d1c:	f7ff fcf2 	bl	8001704 <SendCmd>
	SendData(0x13);       // 5.18 V
 8001d20:	2013      	movs	r0, #19
 8001d22:	f7ff fd0f 	bl	8001744 <SendData>
	SendCmd(Cmd_PWCTR3);  // Power control 3
 8001d26:	20c4      	movs	r0, #196	; 0xc4
 8001d28:	f7ff fcec 	bl	8001704 <SendCmd>
	SendData(0x13);       // VREG2A = -3.82 V, VREG2B = 0.68 V
 8001d2c:	2013      	movs	r0, #19
 8001d2e:	f7ff fd09 	bl	8001744 <SendData>
	SendCmd(Cmd_PWCTR4);  // Power control 4
 8001d32:	20c9      	movs	r0, #201	; 0xc9
 8001d34:	f7ff fce6 	bl	8001704 <SendCmd>
	SendData(0x22);       // VREG2A = 5.88 V, VREG2B = -2.88 V
 8001d38:	2022      	movs	r0, #34	; 0x22
 8001d3a:	f7ff fd03 	bl	8001744 <SendData>

	SendCmd(0xBE);        // ?
 8001d3e:	20be      	movs	r0, #190	; 0xbe
 8001d40:	f7ff fce0 	bl	8001704 <SendCmd>
	SendData(0x11);
 8001d44:	2011      	movs	r0, #17
 8001d46:	f7ff fcfd 	bl	8001744 <SendData>

	SendCmd(0xE1);        // ?
 8001d4a:	20e1      	movs	r0, #225	; 0xe1
 8001d4c:	f7ff fcda 	bl	8001704 <SendCmd>
	SendData(0x10);
 8001d50:	2010      	movs	r0, #16
 8001d52:	f7ff fcf7 	bl	8001744 <SendData>
	SendData(0x0E);
 8001d56:	200e      	movs	r0, #14
 8001d58:	f7ff fcf4 	bl	8001744 <SendData>

	SendCmd(0xDF);        // ?
 8001d5c:	20df      	movs	r0, #223	; 0xdf
 8001d5e:	f7ff fcd1 	bl	8001704 <SendCmd>
	SendData(0x21);
 8001d62:	2021      	movs	r0, #33	; 0x21
 8001d64:	f7ff fcee 	bl	8001744 <SendData>
	SendData(0x0c);
 8001d68:	200c      	movs	r0, #12
 8001d6a:	f7ff fceb 	bl	8001744 <SendData>
	SendData(0x02);
 8001d6e:	2002      	movs	r0, #2
 8001d70:	f7ff fce8 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA1);
 8001d74:	20f0      	movs	r0, #240	; 0xf0
 8001d76:	f7ff fcc5 	bl	8001704 <SendCmd>
	SendData(0x45);
 8001d7a:	2045      	movs	r0, #69	; 0x45
 8001d7c:	f7ff fce2 	bl	8001744 <SendData>
	SendData(0x09);
 8001d80:	2009      	movs	r0, #9
 8001d82:	f7ff fcdf 	bl	8001744 <SendData>
	SendData(0x08);
 8001d86:	2008      	movs	r0, #8
 8001d88:	f7ff fcdc 	bl	8001744 <SendData>
	SendData(0x08);
 8001d8c:	2008      	movs	r0, #8
 8001d8e:	f7ff fcd9 	bl	8001744 <SendData>
	SendData(0x26);
 8001d92:	2026      	movs	r0, #38	; 0x26
 8001d94:	f7ff fcd6 	bl	8001744 <SendData>
	SendData(0x2A);
 8001d98:	202a      	movs	r0, #42	; 0x2a
 8001d9a:	f7ff fcd3 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA2);
 8001d9e:	20f1      	movs	r0, #241	; 0xf1
 8001da0:	f7ff fcb0 	bl	8001704 <SendCmd>
	SendData(0x43);
 8001da4:	2043      	movs	r0, #67	; 0x43
 8001da6:	f7ff fccd 	bl	8001744 <SendData>
	SendData(0x70);
 8001daa:	2070      	movs	r0, #112	; 0x70
 8001dac:	f7ff fcca 	bl	8001744 <SendData>
	SendData(0x72);
 8001db0:	2072      	movs	r0, #114	; 0x72
 8001db2:	f7ff fcc7 	bl	8001744 <SendData>
	SendData(0x36);
 8001db6:	2036      	movs	r0, #54	; 0x36
 8001db8:	f7ff fcc4 	bl	8001744 <SendData>
	SendData(0x37);
 8001dbc:	2037      	movs	r0, #55	; 0x37
 8001dbe:	f7ff fcc1 	bl	8001744 <SendData>
	SendData(0x6F);
 8001dc2:	206f      	movs	r0, #111	; 0x6f
 8001dc4:	f7ff fcbe 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA3);
 8001dc8:	20f2      	movs	r0, #242	; 0xf2
 8001dca:	f7ff fc9b 	bl	8001704 <SendCmd>
	SendData(0x45);
 8001dce:	2045      	movs	r0, #69	; 0x45
 8001dd0:	f7ff fcb8 	bl	8001744 <SendData>
	SendData(0x09);
 8001dd4:	2009      	movs	r0, #9
 8001dd6:	f7ff fcb5 	bl	8001744 <SendData>
	SendData(0x08);
 8001dda:	2008      	movs	r0, #8
 8001ddc:	f7ff fcb2 	bl	8001744 <SendData>
	SendData(0x08);
 8001de0:	2008      	movs	r0, #8
 8001de2:	f7ff fcaf 	bl	8001744 <SendData>
	SendData(0x26);
 8001de6:	2026      	movs	r0, #38	; 0x26
 8001de8:	f7ff fcac 	bl	8001744 <SendData>
	SendData(0x2A);
 8001dec:	202a      	movs	r0, #42	; 0x2a
 8001dee:	f7ff fca9 	bl	8001744 <SendData>

	SendCmd(Cmd_GAMMA4);
 8001df2:	20f3      	movs	r0, #243	; 0xf3
 8001df4:	f7ff fc86 	bl	8001704 <SendCmd>
	SendData(0x43);
 8001df8:	2043      	movs	r0, #67	; 0x43
 8001dfa:	f7ff fca3 	bl	8001744 <SendData>
	SendData(0x70);
 8001dfe:	2070      	movs	r0, #112	; 0x70
 8001e00:	f7ff fca0 	bl	8001744 <SendData>
	SendData(0x72);
 8001e04:	2072      	movs	r0, #114	; 0x72
 8001e06:	f7ff fc9d 	bl	8001744 <SendData>
	SendData(0x36);
 8001e0a:	2036      	movs	r0, #54	; 0x36
 8001e0c:	f7ff fc9a 	bl	8001744 <SendData>
	SendData(0x37);
 8001e10:	2037      	movs	r0, #55	; 0x37
 8001e12:	f7ff fc97 	bl	8001744 <SendData>
	SendData(0x6F);
 8001e16:	206f      	movs	r0, #111	; 0x6f
 8001e18:	f7ff fc94 	bl	8001744 <SendData>

	SendCmd(0xED);        // ?
 8001e1c:	20ed      	movs	r0, #237	; 0xed
 8001e1e:	f7ff fc71 	bl	8001704 <SendCmd>
	SendData(0x1B);
 8001e22:	201b      	movs	r0, #27
 8001e24:	f7ff fc8e 	bl	8001744 <SendData>
	SendData(0x0B);
 8001e28:	200b      	movs	r0, #11
 8001e2a:	f7ff fc8b 	bl	8001744 <SendData>

	SendCmd(0xAE);        // ?
 8001e2e:	20ae      	movs	r0, #174	; 0xae
 8001e30:	f7ff fc68 	bl	8001704 <SendCmd>
	SendData(0x77);
 8001e34:	2077      	movs	r0, #119	; 0x77
 8001e36:	f7ff fc85 	bl	8001744 <SendData>

	SendCmd(0xCD);        // ?
 8001e3a:	20cd      	movs	r0, #205	; 0xcd
 8001e3c:	f7ff fc62 	bl	8001704 <SendCmd>
	SendData(0x63);
 8001e40:	2063      	movs	r0, #99	; 0x63
 8001e42:	f7ff fc7f 	bl	8001744 <SendData>

	SendCmd(0x70);        // ?
 8001e46:	2070      	movs	r0, #112	; 0x70
 8001e48:	f7ff fc5c 	bl	8001704 <SendCmd>
	SendData(0x07);
 8001e4c:	2007      	movs	r0, #7
 8001e4e:	f7ff fc79 	bl	8001744 <SendData>
	SendData(0x07);
 8001e52:	2007      	movs	r0, #7
 8001e54:	f7ff fc76 	bl	8001744 <SendData>
	SendData(0x04);
 8001e58:	2004      	movs	r0, #4
 8001e5a:	f7ff fc73 	bl	8001744 <SendData>
	SendData(0x0E);
 8001e5e:	200e      	movs	r0, #14
 8001e60:	f7ff fc70 	bl	8001744 <SendData>
	SendData(0x0F);
 8001e64:	200f      	movs	r0, #15
 8001e66:	f7ff fc6d 	bl	8001744 <SendData>
	SendData(0x09);
 8001e6a:	2009      	movs	r0, #9
 8001e6c:	f7ff fc6a 	bl	8001744 <SendData>
	SendData(0x07);
 8001e70:	2007      	movs	r0, #7
 8001e72:	f7ff fc67 	bl	8001744 <SendData>
	SendData(0x08);
 8001e76:	2008      	movs	r0, #8
 8001e78:	f7ff fc64 	bl	8001744 <SendData>
	SendData(0x03);
 8001e7c:	2003      	movs	r0, #3
 8001e7e:	f7ff fc61 	bl	8001744 <SendData>

	SendCmd(Cmd_FRAMERATE);       // Frame rate
 8001e82:	20e8      	movs	r0, #232	; 0xe8
 8001e84:	f7ff fc3e 	bl	8001704 <SendCmd>
	SendData(0x34);         // 4 dot inversion
 8001e88:	2034      	movs	r0, #52	; 0x34
 8001e8a:	f7ff fc5b 	bl	8001744 <SendData>

	SendCmd(0x62);        // ?
 8001e8e:	2062      	movs	r0, #98	; 0x62
 8001e90:	f7ff fc38 	bl	8001704 <SendCmd>
	SendData(0x18);
 8001e94:	2018      	movs	r0, #24
 8001e96:	f7ff fc55 	bl	8001744 <SendData>
	SendData(0x0D);
 8001e9a:	200d      	movs	r0, #13
 8001e9c:	f7ff fc52 	bl	8001744 <SendData>
	SendData(0x71);
 8001ea0:	2071      	movs	r0, #113	; 0x71
 8001ea2:	f7ff fc4f 	bl	8001744 <SendData>
	SendData(0xED);
 8001ea6:	20ed      	movs	r0, #237	; 0xed
 8001ea8:	f7ff fc4c 	bl	8001744 <SendData>
	SendData(0x70);
 8001eac:	2070      	movs	r0, #112	; 0x70
 8001eae:	f7ff fc49 	bl	8001744 <SendData>
	SendData(0x70);
 8001eb2:	2070      	movs	r0, #112	; 0x70
 8001eb4:	f7ff fc46 	bl	8001744 <SendData>
	SendData(0x18);
 8001eb8:	2018      	movs	r0, #24
 8001eba:	f7ff fc43 	bl	8001744 <SendData>
	SendData(0x0F);
 8001ebe:	200f      	movs	r0, #15
 8001ec0:	f7ff fc40 	bl	8001744 <SendData>
	SendData(0x71);
 8001ec4:	2071      	movs	r0, #113	; 0x71
 8001ec6:	f7ff fc3d 	bl	8001744 <SendData>
	SendData(0xEF);
 8001eca:	20ef      	movs	r0, #239	; 0xef
 8001ecc:	f7ff fc3a 	bl	8001744 <SendData>
	SendData(0x70);
 8001ed0:	2070      	movs	r0, #112	; 0x70
 8001ed2:	f7ff fc37 	bl	8001744 <SendData>
	SendData(0x70);
 8001ed6:	2070      	movs	r0, #112	; 0x70
 8001ed8:	f7ff fc34 	bl	8001744 <SendData>

	SendCmd(0x63);        // ?
 8001edc:	2063      	movs	r0, #99	; 0x63
 8001ede:	f7ff fc11 	bl	8001704 <SendCmd>
	SendData(0x18);
 8001ee2:	2018      	movs	r0, #24
 8001ee4:	f7ff fc2e 	bl	8001744 <SendData>
	SendData(0x11);
 8001ee8:	2011      	movs	r0, #17
 8001eea:	f7ff fc2b 	bl	8001744 <SendData>
	SendData(0x71);
 8001eee:	2071      	movs	r0, #113	; 0x71
 8001ef0:	f7ff fc28 	bl	8001744 <SendData>
	SendData(0xF1);
 8001ef4:	20f1      	movs	r0, #241	; 0xf1
 8001ef6:	f7ff fc25 	bl	8001744 <SendData>
	SendData(0x70);
 8001efa:	2070      	movs	r0, #112	; 0x70
 8001efc:	f7ff fc22 	bl	8001744 <SendData>
	SendData(0x70);
 8001f00:	2070      	movs	r0, #112	; 0x70
 8001f02:	f7ff fc1f 	bl	8001744 <SendData>
	SendData(0x18);
 8001f06:	2018      	movs	r0, #24
 8001f08:	f7ff fc1c 	bl	8001744 <SendData>
	SendData(0x13);
 8001f0c:	2013      	movs	r0, #19
 8001f0e:	f7ff fc19 	bl	8001744 <SendData>
	SendData(0x71);
 8001f12:	2071      	movs	r0, #113	; 0x71
 8001f14:	f7ff fc16 	bl	8001744 <SendData>
	SendData(0xF3);
 8001f18:	20f3      	movs	r0, #243	; 0xf3
 8001f1a:	f7ff fc13 	bl	8001744 <SendData>
	SendData(0x70);
 8001f1e:	2070      	movs	r0, #112	; 0x70
 8001f20:	f7ff fc10 	bl	8001744 <SendData>
	SendData(0x70);
 8001f24:	2070      	movs	r0, #112	; 0x70
 8001f26:	f7ff fc0d 	bl	8001744 <SendData>

	SendCmd(0x64);        // ?
 8001f2a:	2064      	movs	r0, #100	; 0x64
 8001f2c:	f7ff fbea 	bl	8001704 <SendCmd>
	SendData(0x28);
 8001f30:	2028      	movs	r0, #40	; 0x28
 8001f32:	f7ff fc07 	bl	8001744 <SendData>
	SendData(0x29);
 8001f36:	2029      	movs	r0, #41	; 0x29
 8001f38:	f7ff fc04 	bl	8001744 <SendData>
	SendData(0xF1);
 8001f3c:	20f1      	movs	r0, #241	; 0xf1
 8001f3e:	f7ff fc01 	bl	8001744 <SendData>
	SendData(0x01);
 8001f42:	2001      	movs	r0, #1
 8001f44:	f7ff fbfe 	bl	8001744 <SendData>
	SendData(0xF1);
 8001f48:	20f1      	movs	r0, #241	; 0xf1
 8001f4a:	f7ff fbfb 	bl	8001744 <SendData>
	SendData(0x00);
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff fbf8 	bl	8001744 <SendData>
	SendData(0x07);
 8001f54:	2007      	movs	r0, #7
 8001f56:	f7ff fbf5 	bl	8001744 <SendData>

	SendCmd(0x66);        // ?
 8001f5a:	2066      	movs	r0, #102	; 0x66
 8001f5c:	f7ff fbd2 	bl	8001704 <SendCmd>
	SendData(0x3C);
 8001f60:	203c      	movs	r0, #60	; 0x3c
 8001f62:	f7ff fbef 	bl	8001744 <SendData>
	SendData(0x00);
 8001f66:	2000      	movs	r0, #0
 8001f68:	f7ff fbec 	bl	8001744 <SendData>
	SendData(0xCD);
 8001f6c:	20cd      	movs	r0, #205	; 0xcd
 8001f6e:	f7ff fbe9 	bl	8001744 <SendData>
	SendData(0x67);
 8001f72:	2067      	movs	r0, #103	; 0x67
 8001f74:	f7ff fbe6 	bl	8001744 <SendData>
	SendData(0x45);
 8001f78:	2045      	movs	r0, #69	; 0x45
 8001f7a:	f7ff fbe3 	bl	8001744 <SendData>
	SendData(0x45);
 8001f7e:	2045      	movs	r0, #69	; 0x45
 8001f80:	f7ff fbe0 	bl	8001744 <SendData>
	SendData(0x10);
 8001f84:	2010      	movs	r0, #16
 8001f86:	f7ff fbdd 	bl	8001744 <SendData>
	SendData(0x00);
 8001f8a:	2000      	movs	r0, #0
 8001f8c:	f7ff fbda 	bl	8001744 <SendData>
	SendData(0x00);
 8001f90:	2000      	movs	r0, #0
 8001f92:	f7ff fbd7 	bl	8001744 <SendData>
	SendData(0x00);
 8001f96:	2000      	movs	r0, #0
 8001f98:	f7ff fbd4 	bl	8001744 <SendData>

	SendCmd(0x67);        // ?
 8001f9c:	2067      	movs	r0, #103	; 0x67
 8001f9e:	f7ff fbb1 	bl	8001704 <SendCmd>
	SendData(0x00);
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f7ff fbce 	bl	8001744 <SendData>
	SendData(0x3C);
 8001fa8:	203c      	movs	r0, #60	; 0x3c
 8001faa:	f7ff fbcb 	bl	8001744 <SendData>
	SendData(0x00);
 8001fae:	2000      	movs	r0, #0
 8001fb0:	f7ff fbc8 	bl	8001744 <SendData>
	SendData(0x00);
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	f7ff fbc5 	bl	8001744 <SendData>
	SendData(0x00);
 8001fba:	2000      	movs	r0, #0
 8001fbc:	f7ff fbc2 	bl	8001744 <SendData>
	SendData(0x01);
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f7ff fbbf 	bl	8001744 <SendData>
	SendData(0x54);
 8001fc6:	2054      	movs	r0, #84	; 0x54
 8001fc8:	f7ff fbbc 	bl	8001744 <SendData>
	SendData(0x10);
 8001fcc:	2010      	movs	r0, #16
 8001fce:	f7ff fbb9 	bl	8001744 <SendData>
 8001fd2:	e003      	b.n	8001fdc <GC9A01A_Init+0x404>
 8001fd4:	20000258 	.word	0x20000258
 8001fd8:	20000259 	.word	0x20000259
	SendData(0x32);
 8001fdc:	2032      	movs	r0, #50	; 0x32
 8001fde:	f7ff fbb1 	bl	8001744 <SendData>
	SendData(0x98);
 8001fe2:	2098      	movs	r0, #152	; 0x98
 8001fe4:	f7ff fbae 	bl	8001744 <SendData>

	SendCmd(0x74);        // ?
 8001fe8:	2074      	movs	r0, #116	; 0x74
 8001fea:	f7ff fb8b 	bl	8001704 <SendCmd>
	SendData(0x10);
 8001fee:	2010      	movs	r0, #16
 8001ff0:	f7ff fba8 	bl	8001744 <SendData>
	SendData(0x85);
 8001ff4:	2085      	movs	r0, #133	; 0x85
 8001ff6:	f7ff fba5 	bl	8001744 <SendData>
	SendData(0x80);
 8001ffa:	2080      	movs	r0, #128	; 0x80
 8001ffc:	f7ff fba2 	bl	8001744 <SendData>
	SendData(0x00);
 8002000:	2000      	movs	r0, #0
 8002002:	f7ff fb9f 	bl	8001744 <SendData>
	SendData(0x00);
 8002006:	2000      	movs	r0, #0
 8002008:	f7ff fb9c 	bl	8001744 <SendData>
	SendData(0x4E);
 800200c:	204e      	movs	r0, #78	; 0x4e
 800200e:	f7ff fb99 	bl	8001744 <SendData>
	SendData(0x00);
 8002012:	2000      	movs	r0, #0
 8002014:	f7ff fb96 	bl	8001744 <SendData>

	SendCmd(0x98);        // ?
 8002018:	2098      	movs	r0, #152	; 0x98
 800201a:	f7ff fb73 	bl	8001704 <SendCmd>
	SendData(0x3e);
 800201e:	203e      	movs	r0, #62	; 0x3e
 8002020:	f7ff fb90 	bl	8001744 <SendData>
	SendData(0x07);
 8002024:	2007      	movs	r0, #7
 8002026:	f7ff fb8d 	bl	8001744 <SendData>

	SendCmd(Cmd_TEON); // Tearing effect line on
 800202a:	2035      	movs	r0, #53	; 0x35
 800202c:	f7ff fb6a 	bl	8001704 <SendCmd>

	GC9A01A_InversionMode(1);
 8002030:	2001      	movs	r0, #1
 8002032:	f7ff fbd6 	bl	80017e2 <GC9A01A_InversionMode>
	GC9A01A_SleepMode(0);
 8002036:	2000      	movs	r0, #0
 8002038:	f7ff fbbc 	bl	80017b4 <GC9A01A_SleepMode>

	HAL_Delay(120);
 800203c:	2078      	movs	r0, #120	; 0x78
 800203e:	f003 f895 	bl	800516c <HAL_Delay>
	GC9A01A_DisplayPower(1);
 8002042:	2001      	movs	r0, #1
 8002044:	f7ff fbe0 	bl	8001808 <GC9A01A_DisplayPower>
	HAL_Delay(20);
 8002048:	2014      	movs	r0, #20
 800204a:	f003 f88f 	bl	800516c <HAL_Delay>

	GC9A01A_FillRect(0, 0, GC9A01A_Width, GC9A01A_Height, BLACK);
 800204e:	2300      	movs	r3, #0
 8002050:	9300      	str	r3, [sp, #0]
 8002052:	23f0      	movs	r3, #240	; 0xf0
 8002054:	22f0      	movs	r2, #240	; 0xf0
 8002056:	2100      	movs	r1, #0
 8002058:	2000      	movs	r0, #0
 800205a:	f7ff fd4d 	bl	8001af8 <GC9A01A_FillRect>
	//GC9A01A_Update();
	HAL_Delay(20);
 800205e:	2014      	movs	r0, #20
 8002060:	f003 f884 	bl	800516c <HAL_Delay>

	//GC9A01A_SetBL(100);
}
 8002064:	bf00      	nop
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop

0800206c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002070:	f3bf 8f4f 	dsb	sy
}
 8002074:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002076:	4b06      	ldr	r3, [pc, #24]	; (8002090 <__NVIC_SystemReset+0x24>)
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800207e:	4904      	ldr	r1, [pc, #16]	; (8002090 <__NVIC_SystemReset+0x24>)
 8002080:	4b04      	ldr	r3, [pc, #16]	; (8002094 <__NVIC_SystemReset+0x28>)
 8002082:	4313      	orrs	r3, r2
 8002084:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002086:	f3bf 8f4f 	dsb	sy
}
 800208a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <__NVIC_SystemReset+0x20>
 8002090:	e000ed00 	.word	0xe000ed00
 8002094:	05fa0004 	.word	0x05fa0004

08002098 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002098:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800209c:	b0b4      	sub	sp, #208	; 0xd0
 800209e:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020a0:	f002 fff2 	bl	8005088 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020a4:	f000 fd44 	bl	8002b30 <SystemClock_Config>

  //---------------------------------------------------------
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020a8:	f000 ff74 	bl	8002f94 <MX_GPIO_Init>
  MX_DMA_Init();
 80020ac:	f000 fede 	bl	8002e6c <MX_DMA_Init>
  MX_ADC1_Init();
 80020b0:	f000 fda6 	bl	8002c00 <MX_ADC1_Init>
  MX_TIM3_Init();
 80020b4:	f000 fe5a 	bl	8002d6c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 80020b8:	f000 fea6 	bl	8002e08 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80020bc:	f000 fece 	bl	8002e5c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80020c0:	f000 fe1e 	bl	8002d00 <MX_SPI2_Init>
  MX_I2C1_Init();
 80020c4:	f000 fdee 	bl	8002ca4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(uartPort, &rxByte, 1);
 80020c8:	4bb8      	ldr	r3, [pc, #736]	; (80023ac <main+0x314>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2201      	movs	r2, #1
 80020ce:	49b8      	ldr	r1, [pc, #736]	; (80023b0 <main+0x318>)
 80020d0:	4618      	mov	r0, r3
 80020d2:	f008 fe0e 	bl	800acf2 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 80020d6:	48b7      	ldr	r0, [pc, #732]	; (80023b4 <main+0x31c>)
 80020d8:	f008 f9c8 	bl	800a46c <HAL_TIM_Base_Start_IT>
    GoToApp();//switch to API


#else

    bootMode = false;
 80020dc:	4bb6      	ldr	r3, [pc, #728]	; (80023b8 <main+0x320>)
 80020de:	2200      	movs	r2, #0
 80020e0:	701a      	strb	r2, [r3, #0]



#ifdef SET_MQ135
    HAL_ADC_Start_IT(&hadc1);
 80020e2:	48b6      	ldr	r0, [pc, #728]	; (80023bc <main+0x324>)
 80020e4:	f003 f8aa 	bl	800523c <HAL_ADC_Start_IT>
#endif


    Report(NULL, true, "%s Start in fifo_event_loop mode%s", version, eol);
 80020e8:	4bb5      	ldr	r3, [pc, #724]	; (80023c0 <main+0x328>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4bb5      	ldr	r3, [pc, #724]	; (80023c4 <main+0x32c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	9300      	str	r3, [sp, #0]
 80020f2:	4613      	mov	r3, r2
 80020f4:	4ab4      	ldr	r2, [pc, #720]	; (80023c8 <main+0x330>)
 80020f6:	2101      	movs	r1, #1
 80020f8:	2000      	movs	r0, #0
 80020fa:	f001 fa85 	bl	8003608 <Report>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	HAL_StatusTypeDef dmaMemStatus = HAL_DMA_RegisterCallback(dmaMem, HAL_DMA_XFER_CPLT_CB_ID, &dmaTransferDone);
 80020fe:	4bb3      	ldr	r3, [pc, #716]	; (80023cc <main+0x334>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4ab3      	ldr	r2, [pc, #716]	; (80023d0 <main+0x338>)
 8002104:	2100      	movs	r1, #0
 8002106:	4618      	mov	r0, r3
 8002108:	f004 f94c 	bl	80063a4 <HAL_DMA_RegisterCallback>
 800210c:	4603      	mov	r3, r0
 800210e:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	if (dmaMemStatus == HAL_OK) strcpy(stx, "Register callback function 'dmaTransferDone()' OK");
 8002112:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8002116:	2b00      	cmp	r3, #0
 8002118:	d10c      	bne.n	8002134 <main+0x9c>
 800211a:	4aae      	ldr	r2, [pc, #696]	; (80023d4 <main+0x33c>)
 800211c:	4bae      	ldr	r3, [pc, #696]	; (80023d8 <main+0x340>)
 800211e:	4614      	mov	r4, r2
 8002120:	461d      	mov	r5, r3
 8002122:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002124:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002126:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002128:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800212a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800212c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800212e:	682b      	ldr	r3, [r5, #0]
 8002130:	8023      	strh	r3, [r4, #0]
 8002132:	e00e      	b.n	8002152 <main+0xba>
						   else strcpy(stx, "Register callback function 'dmaTransferDone()' Error");
 8002134:	4aa7      	ldr	r2, [pc, #668]	; (80023d4 <main+0x33c>)
 8002136:	4ba9      	ldr	r3, [pc, #676]	; (80023dc <main+0x344>)
 8002138:	4614      	mov	r4, r2
 800213a:	461d      	mov	r5, r3
 800213c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800213e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002140:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002142:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002144:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002146:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002148:	e895 0003 	ldmia.w	r5, {r0, r1}
 800214c:	6020      	str	r0, [r4, #0]
 800214e:	3404      	adds	r4, #4
 8002150:	7021      	strb	r1, [r4, #0]
	Report(NULL, true, "%s%s", stx, eol);
 8002152:	4b9c      	ldr	r3, [pc, #624]	; (80023c4 <main+0x32c>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	9300      	str	r3, [sp, #0]
 8002158:	4b9e      	ldr	r3, [pc, #632]	; (80023d4 <main+0x33c>)
 800215a:	4aa1      	ldr	r2, [pc, #644]	; (80023e0 <main+0x348>)
 800215c:	2101      	movs	r1, #1
 800215e:	2000      	movs	r0, #0
 8002160:	f001 fa52 	bl	8003608 <Report>



#ifdef SET_SPI_DISPLAY
	char bufik[64];
	int x, y = 96;
 8002164:	2360      	movs	r3, #96	; 0x60
 8002166:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint32_t lastErr = devError;
 8002168:	4b9e      	ldr	r3, [pc, #632]	; (80023e4 <main+0x34c>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

	uint16_t DW = 240, DH = 240;
 8002170:	23f0      	movs	r3, #240	; 0xf0
 8002172:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8002176:	23f0      	movs	r3, #240	; 0xf0
 8002178:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
	dispcolor_Init(DW, DH);
 800217c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8002180:	b2db      	uxtb	r3, r3
 8002182:	f8b7 2068 	ldrh.w	r2, [r7, #104]	; 0x68
 8002186:	b2d2      	uxtb	r2, r2
 8002188:	4611      	mov	r1, r2
 800218a:	4618      	mov	r0, r3
 800218c:	f7fe fee0 	bl	8000f50 <dispcolor_Init>

	uint16_t dw = GC9A01A_GetWidth();
 8002190:	f7ff fd12 	bl	8001bb8 <GC9A01A_GetWidth>
 8002194:	4603      	mov	r3, r0
 8002196:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66

	uint16_t radius = 118;
 800219a:	2376      	movs	r3, #118	; 0x76
 800219c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

	uint8_t fh16 = font_GetCharHeight(font_GetFontStruct(FONTID_16F, '0'));
 80021a0:	2130      	movs	r1, #48	; 0x30
 80021a2:	2001      	movs	r0, #1
 80021a4:	f7ff fa56 	bl	8001654 <font_GetFontStruct>
 80021a8:	4603      	mov	r3, r0
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff fa74 	bl	8001698 <font_GetCharHeight>
 80021b0:	4603      	mov	r3, r0
 80021b2:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	//uint8_t fh24 = font_GetCharHeight(font_GetFontStruct(FONTID_24F, '0'));
	uint8_t fh32 = font_GetCharHeight(font_GetFontStruct(FONTID_32F, '0'));
 80021b6:	2130      	movs	r1, #48	; 0x30
 80021b8:	2003      	movs	r0, #3
 80021ba:	f7ff fa4b 	bl	8001654 <font_GetFontStruct>
 80021be:	4603      	mov	r3, r0
 80021c0:	4618      	mov	r0, r3
 80021c2:	f7ff fa69 	bl	8001698 <font_GetCharHeight>
 80021c6:	4603      	mov	r3, r0
 80021c8:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62

#endif

#ifdef SET_MQ135
	float rzero = MQ135_getRZero();
 80021cc:	f002 f850 	bl	8004270 <MQ135_getRZero>
 80021d0:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	#ifdef SET_FLOAT_PART
		s_float_t flo = {0, 0};
		floatPart(rzero, &flo);
		Report(__func__, true, "MQ135 RZERO first calibration value : %lu.%lu kOhm%s", flo.cel, flo.dro / 10000, eol);
	#else
		Report(__func__, true, "MQ135 RZERO first calibration value : %.2f kOhm%s", rzero, eol);
 80021d4:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80021d6:	f7fe f9bf 	bl	8000558 <__aeabi_f2d>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4979      	ldr	r1, [pc, #484]	; (80023c4 <main+0x32c>)
 80021e0:	6809      	ldr	r1, [r1, #0]
 80021e2:	9102      	str	r1, [sp, #8]
 80021e4:	e9cd 2300 	strd	r2, r3, [sp]
 80021e8:	4a7f      	ldr	r2, [pc, #508]	; (80023e8 <main+0x350>)
 80021ea:	2101      	movs	r1, #1
 80021ec:	487f      	ldr	r0, [pc, #508]	; (80023ec <main+0x354>)
 80021ee:	f001 fa0b 	bl	8003608 <Report>
	#endif
	float ppm = MQ135_getPPM();
 80021f2:	f001 ffc1 	bl	8004178 <MQ135_getPPM>
 80021f6:	ed87 0a28 	vstr	s0, [r7, #160]	; 0xa0
	}
	//
#endif

#ifdef SET_SI7021
	bool sensReady = false;
 80021fa:	2300      	movs	r3, #0
 80021fc:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	uint32_t stim = 0, etim = 0, sch = 0;
 8002200:	2300      	movs	r3, #0
 8002202:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002206:	2300      	movs	r3, #0
 8002208:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800220c:	2300      	movs	r3, #0
 800220e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	int8_t schet = -1;
 8002212:	23ff      	movs	r3, #255	; 0xff
 8002214:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
	const uint32_t wait_next = _50ms;
 8002218:	2305      	movs	r3, #5
 800221a:	65bb      	str	r3, [r7, #88]	; 0x58
	const char *sensName = "SI7021";
 800221c:	4b74      	ldr	r3, [pc, #464]	; (80023f0 <main+0x358>)
 800221e:	657b      	str	r3, [r7, #84]	; 0x54

	//si7021_reset();

	uint32_t tmr_sens = get_tmr10(wait_next);
 8002220:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002222:	f001 f911 	bl	8003448 <get_tmr10>
 8002226:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
	evt_t evt_sens = evt_siReset;
 800222a:	2311      	movs	r3, #17
 800222c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
#endif



	while (!restart_flag) {
 8002230:	f000 bc42 	b.w	8002ab8 <main+0xa20>

    /* USER CODE BEGIN 3 */


#if defined(SET_BME280) || defined(SET_SI7021)
		if (tmr_sens) {
 8002234:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002238:	2b00      	cmp	r3, #0
 800223a:	d011      	beq.n	8002260 <main+0x1c8>
			if (check_tmr10(tmr_sens)) {
 800223c:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002240:	f001 f90f 	bl	8003462 <check_tmr10>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d00a      	beq.n	8002260 <main+0x1c8>
				tmr_sens = 0;
 800224a:	2300      	movs	r3, #0
 800224c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
				beginMQ = true;
 8002250:	4b68      	ldr	r3, [pc, #416]	; (80023f4 <main+0x35c>)
 8002252:	2201      	movs	r2, #1
 8002254:	701a      	strb	r2, [r3, #0]
				putEvt(evt_sens);
 8002256:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800225a:	4618      	mov	r0, r3
 800225c:	f001 fa80 	bl	8003760 <putEvt>
			}
		}
#endif


		evt = getEvt();
 8002260:	f001 fafe 	bl	8003860 <getEvt>
 8002264:	4603      	mov	r3, r0
 8002266:	461a      	mov	r2, r3
 8002268:	4b63      	ldr	r3, [pc, #396]	; (80023f8 <main+0x360>)
 800226a:	701a      	strb	r2, [r3, #0]
		cntEvt = getEvtCount();
 800226c:	f001 fa6c 	bl	8003748 <getEvtCount>
 8002270:	4603      	mov	r3, r0
 8002272:	461a      	mov	r2, r3
 8002274:	4b61      	ldr	r3, [pc, #388]	; (80023fc <main+0x364>)
 8002276:	701a      	strb	r2, [r3, #0]

		switch ((int)evt) {
 8002278:	4b5f      	ldr	r3, [pc, #380]	; (80023f8 <main+0x360>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	3b01      	subs	r3, #1
 800227e:	2b14      	cmp	r3, #20
 8002280:	f200 83ec 	bhi.w	8002a5c <main+0x9c4>
 8002284:	a201      	add	r2, pc, #4	; (adr r2, 800228c <main+0x1f4>)
 8002286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800228a:	bf00      	nop
 800228c:	080025f5 	.word	0x080025f5
 8002290:	08002631 	.word	0x08002631
 8002294:	08002759 	.word	0x08002759
 8002298:	080027c1 	.word	0x080027c1
 800229c:	08002751 	.word	0x08002751
 80022a0:	08002901 	.word	0x08002901
 80022a4:	08002a43 	.word	0x08002a43
 80022a8:	08002963 	.word	0x08002963
 80022ac:	0800286f 	.word	0x0800286f
 80022b0:	0800281b 	.word	0x0800281b
 80022b4:	0800283b 	.word	0x0800283b
 80022b8:	08002a5d 	.word	0x08002a5d
 80022bc:	08002a5d 	.word	0x08002a5d
 80022c0:	08002a5d 	.word	0x08002a5d
 80022c4:	08002a5d 	.word	0x08002a5d
 80022c8:	08002a5d 	.word	0x08002a5d
 80022cc:	080022fb 	.word	0x080022fb
 80022d0:	0800232f 	.word	0x0800232f
 80022d4:	0800236b 	.word	0x0800236b
 80022d8:	08002405 	.word	0x08002405
 80022dc:	080022e1 	.word	0x080022e1
			case evt_errCmd:
				Report(NULL, true, "[que:%u] Error cmd enter !%s", cntEvt, eol);
 80022e0:	4b46      	ldr	r3, [pc, #280]	; (80023fc <main+0x364>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	461a      	mov	r2, r3
 80022e6:	4b37      	ldr	r3, [pc, #220]	; (80023c4 <main+0x32c>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	9300      	str	r3, [sp, #0]
 80022ec:	4613      	mov	r3, r2
 80022ee:	4a44      	ldr	r2, [pc, #272]	; (8002400 <main+0x368>)
 80022f0:	2101      	movs	r1, #1
 80022f2:	2000      	movs	r0, #0
 80022f4:	f001 f988 	bl	8003608 <Report>
			break;
 80022f8:	e3b0      	b.n	8002a5c <main+0x9c4>
				tmr_sens = get_tmr10(_1s3);
			break;
#endif
#ifdef SET_SI7021
			case evt_siReset:
				si7021_reset();
 80022fa:	f002 f88b 	bl	8004414 <si7021_reset>

				if (devError & devI2C) {
 80022fe:	4b39      	ldr	r3, [pc, #228]	; (80023e4 <main+0x34c>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 030f 	and.w	r3, r3, #15
 8002306:	2b00      	cmp	r3, #0
 8002308:	d008      	beq.n	800231c <main+0x284>
					evt_sens = evt_siReset;
 800230a:	2311      	movs	r3, #17
 800230c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
					tmr_sens = get_tmr10(_1s3);
 8002310:	2082      	movs	r0, #130	; 0x82
 8002312:	f001 f899 	bl	8003448 <get_tmr10>
 8002316:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
				} else {
					evt_sens = evt_siReadT;
					tmr_sens = get_tmr10(wait_next);
				}
			break;
 800231a:	e39f      	b.n	8002a5c <main+0x9c4>
					evt_sens = evt_siReadT;
 800231c:	2312      	movs	r3, #18
 800231e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
					tmr_sens = get_tmr10(wait_next);
 8002322:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002324:	f001 f890 	bl	8003448 <get_tmr10>
 8002328:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
			break;
 800232c:	e396      	b.n	8002a5c <main+0x9c4>
			case evt_siReadT:
				stim = HAL_GetTick();
 800232e:	f002 ff11 	bl	8005154 <HAL_GetTick>
 8002332:	f8c7 0098 	str.w	r0, [r7, #152]	; 0x98
				si7021_read_temp();
 8002336:	f002 f993 	bl	8004660 <si7021_read_temp>

				if (devError & devI2C) {
 800233a:	4b2a      	ldr	r3, [pc, #168]	; (80023e4 <main+0x34c>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	2b00      	cmp	r3, #0
 8002344:	d008      	beq.n	8002358 <main+0x2c0>
					evt_sens = evt_siReset;
 8002346:	2311      	movs	r3, #17
 8002348:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
					tmr_sens = get_tmr10(_1s3);
 800234c:	2082      	movs	r0, #130	; 0x82
 800234e:	f001 f87b 	bl	8003448 <get_tmr10>
 8002352:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
				} else {
					evt_sens = evt_siReadH;
					tmr_sens = get_tmr10(wait_next);
				}
			break;
 8002356:	e381      	b.n	8002a5c <main+0x9c4>
					evt_sens = evt_siReadH;
 8002358:	2313      	movs	r3, #19
 800235a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
					tmr_sens = get_tmr10(wait_next);
 800235e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8002360:	f001 f872 	bl	8003448 <get_tmr10>
 8002364:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
			break;
 8002368:	e378      	b.n	8002a5c <main+0x9c4>
			case evt_siReadH:
				si7021_read_humi();
 800236a:	f002 f9cf 	bl	800470c <si7021_read_humi>
				etim = HAL_GetTick();
 800236e:	f002 fef1 	bl	8005154 <HAL_GetTick>
 8002372:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
				sensReady = true;
 8002376:	2301      	movs	r3, #1
 8002378:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f

				if (devError & devI2C) {
 800237c:	4b19      	ldr	r3, [pc, #100]	; (80023e4 <main+0x34c>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 030f 	and.w	r3, r3, #15
 8002384:	2b00      	cmp	r3, #0
 8002386:	d008      	beq.n	800239a <main+0x302>
					evt_sens = evt_siReset;
 8002388:	2311      	movs	r3, #17
 800238a:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
					tmr_sens = get_tmr10(_1s3);
 800238e:	2082      	movs	r0, #130	; 0x82
 8002390:	f001 f85a 	bl	8003448 <get_tmr10>
 8002394:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
				} else {
					evt_sens = evt_siPrn;
					tmr_sens = get_tmr10(wait_next);
				}
			break;
 8002398:	e360      	b.n	8002a5c <main+0x9c4>
					evt_sens = evt_siPrn;
 800239a:	2314      	movs	r3, #20
 800239c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
					tmr_sens = get_tmr10(wait_next);
 80023a0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80023a2:	f001 f851 	bl	8003448 <get_tmr10>
 80023a6:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
			break;
 80023aa:	e357      	b.n	8002a5c <main+0x9c4>
 80023ac:	20000000 	.word	0x20000000
 80023b0:	20000b02 	.word	0x20000b02
 80023b4:	20001080 	.word	0x20001080
 80023b8:	20000b01 	.word	0x20000b01
 80023bc:	20001128 	.word	0x20001128
 80023c0:	20000044 	.word	0x20000044
 80023c4:	20000010 	.word	0x20000010
 80023c8:	0800fc1c 	.word	0x0800fc1c
 80023cc:	20000004 	.word	0x20000004
 80023d0:	080036f9 	.word	0x080036f9
 80023d4:	2000025c 	.word	0x2000025c
 80023d8:	0800fc40 	.word	0x0800fc40
 80023dc:	0800fc74 	.word	0x0800fc74
 80023e0:	0800fcac 	.word	0x0800fcac
 80023e4:	20000660 	.word	0x20000660
 80023e8:	0800fcb4 	.word	0x0800fcb4
 80023ec:	08013b68 	.word	0x08013b68
 80023f0:	0800fce8 	.word	0x0800fce8
 80023f4:	20000a94 	.word	0x20000a94
 80023f8:	20000048 	.word	0x20000048
 80023fc:	20000add 	.word	0x20000add
 8002400:	0800fcf0 	.word	0x0800fcf0
			case evt_siPrn:
#ifdef SET_FLOAT_PART
				floatPart(sens.temp, &t_flo); t_flo.dro /= delit;
				floatPart(sens.humi, &h_flo); h_flo.dro /= delit;
#endif
				sch++;
 8002404:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002408:	3301      	adds	r3, #1
 800240a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				if (sch == 12) {
 800240e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002412:	2b0c      	cmp	r3, #12
 8002414:	d132      	bne.n	800247c <main+0x3e4>
					sch = 0;
 8002416:	2300      	movs	r3, #0
 8002418:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
							cntEvt, etim - stim,
							t_flo.cel, t_flo.dro,
							h_flo.cel, h_flo.dro,
							(int)ppm);
	#else
					sprintf(stx, "[que:%u tim:%lu] temp=%.2fC, humi=%.2f%%, ppm=%d",
 800241c:	4b77      	ldr	r3, [pc, #476]	; (80025fc <main+0x564>)
 800241e:	781b      	ldrb	r3, [r3, #0]
 8002420:	4698      	mov	r8, r3
 8002422:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002426:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800242a:	1ad6      	subs	r6, r2, r3
							cntEvt, etim - stim,
							sens.temp,
 800242c:	4b74      	ldr	r3, [pc, #464]	; (8002600 <main+0x568>)
 800242e:	685b      	ldr	r3, [r3, #4]
					sprintf(stx, "[que:%u tim:%lu] temp=%.2fC, humi=%.2f%%, ppm=%d",
 8002430:	4618      	mov	r0, r3
 8002432:	f7fe f891 	bl	8000558 <__aeabi_f2d>
 8002436:	4604      	mov	r4, r0
 8002438:	460d      	mov	r5, r1
							sens.humi,
 800243a:	4b71      	ldr	r3, [pc, #452]	; (8002600 <main+0x568>)
 800243c:	681b      	ldr	r3, [r3, #0]
					sprintf(stx, "[que:%u tim:%lu] temp=%.2fC, humi=%.2f%%, ppm=%d",
 800243e:	4618      	mov	r0, r3
 8002440:	f7fe f88a 	bl	8000558 <__aeabi_f2d>
 8002444:	4602      	mov	r2, r0
 8002446:	460b      	mov	r3, r1
 8002448:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800244c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002450:	ee17 1a90 	vmov	r1, s15
 8002454:	9104      	str	r1, [sp, #16]
 8002456:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800245a:	e9cd 4500 	strd	r4, r5, [sp]
 800245e:	4633      	mov	r3, r6
 8002460:	4642      	mov	r2, r8
 8002462:	4968      	ldr	r1, [pc, #416]	; (8002604 <main+0x56c>)
 8002464:	4868      	ldr	r0, [pc, #416]	; (8002608 <main+0x570>)
 8002466:	f00a f8cd 	bl	800c604 <siprintf>
							(int)ppm);
	#endif
					Report(NULL, true, "%s%s", stx, eol);
 800246a:	4b68      	ldr	r3, [pc, #416]	; (800260c <main+0x574>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	4b65      	ldr	r3, [pc, #404]	; (8002608 <main+0x570>)
 8002472:	4a67      	ldr	r2, [pc, #412]	; (8002610 <main+0x578>)
 8002474:	2101      	movs	r1, #1
 8002476:	2000      	movs	r0, #0
 8002478:	f001 f8c6 	bl	8003608 <Report>
				}
				if (schet == 1) {
 800247c:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002480:	2b01      	cmp	r3, #1
 8002482:	d169      	bne.n	8002558 <main+0x4c0>
					uint16_t cvet = YELLOW;
 8002484:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002488:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
					if (sens.humi <= 0) cvet = RED;
 800248c:	4b5c      	ldr	r3, [pc, #368]	; (8002600 <main+0x568>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	ee07 3a90 	vmov	s15, r3
 8002494:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800249c:	d803      	bhi.n	80024a6 <main+0x40e>
 800249e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80024a2:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
					sprintf(bufik, "Humi : %02lu.%02lu%% ", h_flo.cel, h_flo.dro);
					uint8_t step = 8 + fh32;//step += fh16 + 4;
					dispcolor_DrawString(64, y + step, FONTID_16F, bufik, cvet);
					sprintf(bufik, "Temp : %02lu.%02lu%c ", t_flo.cel, t_flo.dro, 0xb0);
	#else
					sprintf(bufik, "Humi : %.2f%% ", sens.humi);
 80024a6:	4b56      	ldr	r3, [pc, #344]	; (8002600 <main+0x568>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fe f854 	bl	8000558 <__aeabi_f2d>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	f107 0008 	add.w	r0, r7, #8
 80024b8:	4956      	ldr	r1, [pc, #344]	; (8002614 <main+0x57c>)
 80024ba:	f00a f8a3 	bl	800c604 <siprintf>
					uint8_t step = 8 + fh32;//step += fh16 + 4;
 80024be:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80024c2:	3308      	adds	r3, #8
 80024c4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
					dispcolor_DrawString(64, y + step, FONTID_16F, bufik, cvet);
 80024c8:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80024d0:	b29b      	uxth	r3, r3
 80024d2:	4413      	add	r3, r2
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	b219      	sxth	r1, r3
 80024d8:	f107 0208 	add.w	r2, r7, #8
 80024dc:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	4613      	mov	r3, r2
 80024e4:	2201      	movs	r2, #1
 80024e6:	2040      	movs	r0, #64	; 0x40
 80024e8:	f7ff f812 	bl	8001510 <dispcolor_DrawString>
					sprintf(bufik, "Temp : %.2f%c ", sens.temp, 0xb0);
 80024ec:	4b44      	ldr	r3, [pc, #272]	; (8002600 <main+0x568>)
 80024ee:	685b      	ldr	r3, [r3, #4]
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe f831 	bl	8000558 <__aeabi_f2d>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	f107 0008 	add.w	r0, r7, #8
 80024fe:	21b0      	movs	r1, #176	; 0xb0
 8002500:	9100      	str	r1, [sp, #0]
 8002502:	4945      	ldr	r1, [pc, #276]	; (8002618 <main+0x580>)
 8002504:	f00a f87e 	bl	800c604 <siprintf>
	#endif
					if (sens.temp > 0) cvet = CYAN;
 8002508:	4b3d      	ldr	r3, [pc, #244]	; (8002600 <main+0x568>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	ee07 3a90 	vmov	s15, r3
 8002510:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002518:	dd03      	ble.n	8002522 <main+0x48a>
 800251a:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800251e:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
					step += fh16 + 4;
 8002522:	f897 2063 	ldrb.w	r2, [r7, #99]	; 0x63
 8002526:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800252a:	4413      	add	r3, r2
 800252c:	b2db      	uxtb	r3, r3
 800252e:	3304      	adds	r3, #4
 8002530:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
					dispcolor_DrawString(64, y + step, FONTID_16F, bufik, cvet);
 8002534:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8002538:	b29a      	uxth	r2, r3
 800253a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800253c:	b29b      	uxth	r3, r3
 800253e:	4413      	add	r3, r2
 8002540:	b29b      	uxth	r3, r3
 8002542:	b219      	sxth	r1, r3
 8002544:	f107 0208 	add.w	r2, r7, #8
 8002548:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	4613      	mov	r3, r2
 8002550:	2201      	movs	r2, #1
 8002552:	2040      	movs	r0, #64	; 0x40
 8002554:	f7fe ffdc 	bl	8001510 <dispcolor_DrawString>
				}

				if (devError & devI2C)
 8002558:	4b30      	ldr	r3, [pc, #192]	; (800261c <main+0x584>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 030f 	and.w	r3, r3, #15
 8002560:	2b00      	cmp	r3, #0
 8002562:	d003      	beq.n	800256c <main+0x4d4>
					evt_sens = evt_siReset;
 8002564:	2311      	movs	r3, #17
 8002566:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 800256a:	e002      	b.n	8002572 <main+0x4da>
				else
					evt_sens = evt_siReadT;
 800256c:	2312      	movs	r3, #18
 800256e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
				schet++;
 8002572:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002576:	b2db      	uxtb	r3, r3
 8002578:	3301      	adds	r3, #1
 800257a:	b2db      	uxtb	r3, r3
 800257c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				if (schet >= 2) schet = 1;
 8002580:	f997 308f 	ldrsb.w	r3, [r7, #143]	; 0x8f
 8002584:	2b01      	cmp	r3, #1
 8002586:	dd02      	ble.n	800258e <main+0x4f6>
 8002588:	2301      	movs	r3, #1
 800258a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				if (si_dump) {
 800258e:	4b24      	ldr	r3, [pc, #144]	; (8002620 <main+0x588>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d028      	beq.n	80025e8 <main+0x550>
					Report(NULL, true,
							"humi: 0x%02X 0x%02X 0x%02X/0x%02X "
							"temp: 0x%02X 0x%02X 0x%02X/0x%02X%s",
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 8002596:	4b23      	ldr	r3, [pc, #140]	; (8002624 <main+0x58c>)
 8002598:	781b      	ldrb	r3, [r3, #0]
					Report(NULL, true,
 800259a:	469c      	mov	ip, r3
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 800259c:	4b21      	ldr	r3, [pc, #132]	; (8002624 <main+0x58c>)
 800259e:	785b      	ldrb	r3, [r3, #1]
					Report(NULL, true,
 80025a0:	461a      	mov	r2, r3
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 80025a2:	4b20      	ldr	r3, [pc, #128]	; (8002624 <main+0x58c>)
 80025a4:	789b      	ldrb	r3, [r3, #2]
					Report(NULL, true,
 80025a6:	4619      	mov	r1, r3
							si_ack[0], si_ack[1], si_ack[2], si_ack[3],
 80025a8:	4b1e      	ldr	r3, [pc, #120]	; (8002624 <main+0x58c>)
 80025aa:	78db      	ldrb	r3, [r3, #3]
					Report(NULL, true,
 80025ac:	4618      	mov	r0, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80025ae:	4b1d      	ldr	r3, [pc, #116]	; (8002624 <main+0x58c>)
 80025b0:	791b      	ldrb	r3, [r3, #4]
					Report(NULL, true,
 80025b2:	461c      	mov	r4, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80025b4:	4b1b      	ldr	r3, [pc, #108]	; (8002624 <main+0x58c>)
 80025b6:	795b      	ldrb	r3, [r3, #5]
					Report(NULL, true,
 80025b8:	461d      	mov	r5, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80025ba:	4b1a      	ldr	r3, [pc, #104]	; (8002624 <main+0x58c>)
 80025bc:	799b      	ldrb	r3, [r3, #6]
					Report(NULL, true,
 80025be:	461e      	mov	r6, r3
							si_ack[4], si_ack[5], si_ack[6], si_ack[7],
 80025c0:	4b18      	ldr	r3, [pc, #96]	; (8002624 <main+0x58c>)
 80025c2:	79db      	ldrb	r3, [r3, #7]
					Report(NULL, true,
 80025c4:	607b      	str	r3, [r7, #4]
 80025c6:	4b11      	ldr	r3, [pc, #68]	; (800260c <main+0x574>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	9307      	str	r3, [sp, #28]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	9306      	str	r3, [sp, #24]
 80025d0:	9605      	str	r6, [sp, #20]
 80025d2:	9504      	str	r5, [sp, #16]
 80025d4:	9403      	str	r4, [sp, #12]
 80025d6:	9002      	str	r0, [sp, #8]
 80025d8:	9101      	str	r1, [sp, #4]
 80025da:	9200      	str	r2, [sp, #0]
 80025dc:	4663      	mov	r3, ip
 80025de:	4a12      	ldr	r2, [pc, #72]	; (8002628 <main+0x590>)
 80025e0:	2101      	movs	r1, #1
 80025e2:	2000      	movs	r0, #0
 80025e4:	f001 f810 	bl	8003608 <Report>
							eol);
				}
				tmr_sens = get_tmr10(_1s3);
 80025e8:	2082      	movs	r0, #130	; 0x82
 80025ea:	f000 ff2d 	bl	8003448 <get_tmr10>
 80025ee:	f8c7 0088 	str.w	r0, [r7, #136]	; 0x88
			break;
 80025f2:	e233      	b.n	8002a5c <main+0x9c4>
#endif
	  		case evt_rst:
	  			restart_flag = true;
 80025f4:	4b0d      	ldr	r3, [pc, #52]	; (800262c <main+0x594>)
 80025f6:	2201      	movs	r2, #1
 80025f8:	701a      	strb	r2, [r3, #0]
	  		break;
 80025fa:	e22f      	b.n	8002a5c <main+0x9c4>
 80025fc:	20000add 	.word	0x20000add
 8002600:	20000ae0 	.word	0x20000ae0
 8002604:	0800fd10 	.word	0x0800fd10
 8002608:	2000025c 	.word	0x2000025c
 800260c:	20000010 	.word	0x20000010
 8002610:	0800fcac 	.word	0x0800fcac
 8002614:	0800fd44 	.word	0x0800fd44
 8002618:	0800fd54 	.word	0x0800fd54
 800261c:	20000660 	.word	0x20000660
 8002620:	20000af0 	.word	0x20000af0
 8002624:	20000ae8 	.word	0x20000ae8
 8002628:	0800fd64 	.word	0x0800fd64
 800262c:	20000a74 	.word	0x20000a74
#ifdef SET_SWV
	  			puts("Second...");
	  			printf("[que:%u] MQ135: %u 0x%X%s", cntEvt, valMQ, valMQ, eol);
#endif
#ifdef SET_MQ135
	  			if (valMQ != lastMQ) {
 8002630:	4b9c      	ldr	r3, [pc, #624]	; (80028a4 <main+0x80c>)
 8002632:	881a      	ldrh	r2, [r3, #0]
 8002634:	4b9c      	ldr	r3, [pc, #624]	; (80028a8 <main+0x810>)
 8002636:	881b      	ldrh	r3, [r3, #0]
 8002638:	429a      	cmp	r2, r3
 800263a:	d04a      	beq.n	80026d2 <main+0x63a>
	  				lastMQ = valMQ;
 800263c:	4b99      	ldr	r3, [pc, #612]	; (80028a4 <main+0x80c>)
 800263e:	881a      	ldrh	r2, [r3, #0]
 8002640:	4b99      	ldr	r3, [pc, #612]	; (80028a8 <main+0x810>)
 8002642:	801a      	strh	r2, [r3, #0]
	  				if (sensReady) {
 8002644:	f897 309f 	ldrb.w	r3, [r7, #159]	; 0x9f
 8002648:	2b00      	cmp	r3, #0
 800264a:	d042      	beq.n	80026d2 <main+0x63a>
	  					//rzero = MQ135_getRZero();
	  					//ppm = MQ135_getPPM();
	  					rzero = MQ135_getCorrectedRZero(sens.temp, sens.humi);
 800264c:	4b97      	ldr	r3, [pc, #604]	; (80028ac <main+0x814>)
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	461a      	mov	r2, r3
 8002654:	4b95      	ldr	r3, [pc, #596]	; (80028ac <main+0x814>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	ee00 3a90 	vmov	s1, r3
 800265c:	ee00 2a10 	vmov	s0, r2
 8002660:	f001 fe26 	bl	80042b0 <MQ135_getCorrectedRZero>
 8002664:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	  					ppm = MQ135_getCorrectedPPM(sens.temp, sens.humi);
 8002668:	4b90      	ldr	r3, [pc, #576]	; (80028ac <main+0x814>)
 800266a:	685a      	ldr	r2, [r3, #4]
 800266c:	4613      	mov	r3, r2
 800266e:	461a      	mov	r2, r3
 8002670:	4b8e      	ldr	r3, [pc, #568]	; (80028ac <main+0x814>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	ee00 3a90 	vmov	s1, r3
 8002678:	ee00 2a10 	vmov	s0, r2
 800267c:	f001 fdb4 	bl	80041e8 <MQ135_getCorrectedPPM>
 8002680:	ed87 0a28 	vstr	s0, [r7, #160]	; 0xa0
	#ifdef SET_FLOAT_PART
	  					floatPart(ppm / 1000, &ppm_flo);
	  					sprintf(bufik, "CO2 : %lu.%03lu%% ", ppm_flo.cel, ppm_flo.dro);
	#else
	  					sprintf(bufik, "CO2 : %.3f%% ", ppm / 1000);
 8002684:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002688:	ed9f 7a89 	vldr	s14, [pc, #548]	; 80028b0 <main+0x818>
 800268c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002690:	ee16 0a90 	vmov	r0, s13
 8002694:	f7fd ff60 	bl	8000558 <__aeabi_f2d>
 8002698:	4602      	mov	r2, r0
 800269a:	460b      	mov	r3, r1
 800269c:	f107 0008 	add.w	r0, r7, #8
 80026a0:	4984      	ldr	r1, [pc, #528]	; (80028b4 <main+0x81c>)
 80026a2:	f009 ffaf 	bl	800c604 <siprintf>
	#endif
	  					dispcolor_DrawString(56, y - fh32, FONTID_24F, bufik, ppmColor(ppm));
 80026a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	b29b      	uxth	r3, r3
 80026b4:	b21c      	sxth	r4, r3
 80026b6:	ed97 0a28 	vldr	s0, [r7, #160]	; 0xa0
 80026ba:	f001 fe25 	bl	8004308 <ppmColor>
 80026be:	4603      	mov	r3, r0
 80026c0:	461a      	mov	r2, r3
 80026c2:	f107 0308 	add.w	r3, r7, #8
 80026c6:	9200      	str	r2, [sp, #0]
 80026c8:	2202      	movs	r2, #2
 80026ca:	4621      	mov	r1, r4
 80026cc:	2038      	movs	r0, #56	; 0x38
 80026ce:	f7fe ff1f 	bl	8001510 <dispcolor_DrawString>
	  				}
	  			}
#endif
	  			//
	  			x = (dw - (sec2str(stx) * 16));
 80026d2:	f8b7 4066 	ldrh.w	r4, [r7, #102]	; 0x66
 80026d6:	4878      	ldr	r0, [pc, #480]	; (80028b8 <main+0x820>)
 80026d8:	f000 fef2 	bl	80034c0 <sec2str>
 80026dc:	4603      	mov	r3, r0
 80026de:	011b      	lsls	r3, r3, #4
 80026e0:	1ae3      	subs	r3, r4, r3
 80026e2:	64bb      	str	r3, [r7, #72]	; 0x48
	  			dispcolor_DrawString(x - 8, y, FONTID_32F, stx, RGB565(255, 255, 255));
 80026e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	3b08      	subs	r3, #8
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	b218      	sxth	r0, r3
 80026ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026f0:	b219      	sxth	r1, r3
 80026f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80026f6:	9300      	str	r3, [sp, #0]
 80026f8:	4b6f      	ldr	r3, [pc, #444]	; (80028b8 <main+0x820>)
 80026fa:	2203      	movs	r2, #3
 80026fc:	f7fe ff08 	bl	8001510 <dispcolor_DrawString>
	  			//
	  			dispcolor_DrawCircle((dw >> 1) - 1, (dw >> 1) - 1, radius, allColors[cidx++], 0);
 8002700:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002704:	085b      	lsrs	r3, r3, #1
 8002706:	b29b      	uxth	r3, r3
 8002708:	3b01      	subs	r3, #1
 800270a:	b29b      	uxth	r3, r3
 800270c:	b218      	sxth	r0, r3
 800270e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002712:	085b      	lsrs	r3, r3, #1
 8002714:	b29b      	uxth	r3, r3
 8002716:	3b01      	subs	r3, #1
 8002718:	b29b      	uxth	r3, r3
 800271a:	b219      	sxth	r1, r3
 800271c:	f9b7 2064 	ldrsh.w	r2, [r7, #100]	; 0x64
 8002720:	4b66      	ldr	r3, [pc, #408]	; (80028bc <main+0x824>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	1c5c      	adds	r4, r3, #1
 8002726:	b2e5      	uxtb	r5, r4
 8002728:	4c64      	ldr	r4, [pc, #400]	; (80028bc <main+0x824>)
 800272a:	7025      	strb	r5, [r4, #0]
 800272c:	461c      	mov	r4, r3
 800272e:	4b64      	ldr	r3, [pc, #400]	; (80028c0 <main+0x828>)
 8002730:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
 8002734:	2400      	movs	r4, #0
 8002736:	9400      	str	r4, [sp, #0]
 8002738:	f7fe fc85 	bl	8001046 <dispcolor_DrawCircle>
	  			if (cidx >= max_colors) cidx = 0;
 800273c:	4b5f      	ldr	r3, [pc, #380]	; (80028bc <main+0x824>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2208      	movs	r2, #8
 8002742:	4293      	cmp	r3, r2
 8002744:	f0c0 8185 	bcc.w	8002a52 <main+0x9ba>
 8002748:	4b5c      	ldr	r3, [pc, #368]	; (80028bc <main+0x824>)
 800274a:	2200      	movs	r2, #0
 800274c:	701a      	strb	r2, [r3, #0]
	  		}
	  		break;
 800274e:	e180      	b.n	8002a52 <main+0x9ba>
#ifdef SET_MQ135
	  		case evt_intrMQ:
	  			HAL_ADC_Start_IT(&hadc1);
 8002750:	485c      	ldr	r0, [pc, #368]	; (80028c4 <main+0x82c>)
 8002752:	f002 fd73 	bl	800523c <HAL_ADC_Start_IT>
	  		break;
 8002756:	e181      	b.n	8002a5c <main+0x9c4>
	  		case evt_porogMQ:
	  			if (porogMQ)
 8002758:	4b5b      	ldr	r3, [pc, #364]	; (80028c8 <main+0x830>)
 800275a:	781b      	ldrb	r3, [r3, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d017      	beq.n	8002790 <main+0x6f8>
	  				Report(NULL, true, "[que:%u] MQ135: alarmMQ signal (%lu/%d)%s", cntEvt, valMQ, (int)ppm, eol);
 8002760:	4b5a      	ldr	r3, [pc, #360]	; (80028cc <main+0x834>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	4619      	mov	r1, r3
 8002766:	4b4f      	ldr	r3, [pc, #316]	; (80028a4 <main+0x80c>)
 8002768:	881b      	ldrh	r3, [r3, #0]
 800276a:	461a      	mov	r2, r3
 800276c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8002770:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002774:	ee17 0a90 	vmov	r0, s15
 8002778:	4b55      	ldr	r3, [pc, #340]	; (80028d0 <main+0x838>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	9302      	str	r3, [sp, #8]
 800277e:	9001      	str	r0, [sp, #4]
 8002780:	9200      	str	r2, [sp, #0]
 8002782:	460b      	mov	r3, r1
 8002784:	4a53      	ldr	r2, [pc, #332]	; (80028d4 <main+0x83c>)
 8002786:	2101      	movs	r1, #1
 8002788:	2000      	movs	r0, #0
 800278a:	f000 ff3d 	bl	8003608 <Report>
	  			else
	  				Report(NULL, true, "[que:%u] MQ135: clearMQ signal (%lu/%d)%s", cntEvt, valMQ, (int)ppm, eol);
	  		break;
 800278e:	e165      	b.n	8002a5c <main+0x9c4>
	  				Report(NULL, true, "[que:%u] MQ135: clearMQ signal (%lu/%d)%s", cntEvt, valMQ, (int)ppm, eol);
 8002790:	4b4e      	ldr	r3, [pc, #312]	; (80028cc <main+0x834>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	4619      	mov	r1, r3
 8002796:	4b43      	ldr	r3, [pc, #268]	; (80028a4 <main+0x80c>)
 8002798:	881b      	ldrh	r3, [r3, #0]
 800279a:	461a      	mov	r2, r3
 800279c:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80027a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027a4:	ee17 0a90 	vmov	r0, s15
 80027a8:	4b49      	ldr	r3, [pc, #292]	; (80028d0 <main+0x838>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	9302      	str	r3, [sp, #8]
 80027ae:	9001      	str	r0, [sp, #4]
 80027b0:	9200      	str	r2, [sp, #0]
 80027b2:	460b      	mov	r3, r1
 80027b4:	4a48      	ldr	r2, [pc, #288]	; (80028d8 <main+0x840>)
 80027b6:	2101      	movs	r1, #1
 80027b8:	2000      	movs	r0, #0
 80027ba:	f000 ff25 	bl	8003608 <Report>
	  		break;
 80027be:	e14d      	b.n	8002a5c <main+0x9c4>
									cntEvt, valMQ, (int)ppm,
									sensName, sens.pres, sens.humi, sens.temp,
									eol);
	#endif
	#ifdef SET_SI7021
	  			Report(NULL, true,  "[que:%u] MQ135: adc=%lu, ppm=%d; "
 80027c0:	4b42      	ldr	r3, [pc, #264]	; (80028cc <main+0x834>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	4698      	mov	r8, r3
 80027c6:	4b37      	ldr	r3, [pc, #220]	; (80028a4 <main+0x80c>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	461e      	mov	r6, r3
 80027cc:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 80027d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d4:	edc7 7a01 	vstr	s15, [r7, #4]
	  								"%s: humi=%.2f%%, temp=%.2fC%s",
									cntEvt, valMQ, (int)ppm,
									sensName, sens.humi, sens.temp,
 80027d8:	4b34      	ldr	r3, [pc, #208]	; (80028ac <main+0x814>)
 80027da:	681b      	ldr	r3, [r3, #0]
	  			Report(NULL, true,  "[que:%u] MQ135: adc=%lu, ppm=%d; "
 80027dc:	4618      	mov	r0, r3
 80027de:	f7fd febb 	bl	8000558 <__aeabi_f2d>
 80027e2:	4604      	mov	r4, r0
 80027e4:	460d      	mov	r5, r1
									sensName, sens.humi, sens.temp,
 80027e6:	4b31      	ldr	r3, [pc, #196]	; (80028ac <main+0x814>)
 80027e8:	685b      	ldr	r3, [r3, #4]
	  			Report(NULL, true,  "[que:%u] MQ135: adc=%lu, ppm=%d; "
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7fd feb4 	bl	8000558 <__aeabi_f2d>
 80027f0:	4602      	mov	r2, r0
 80027f2:	460b      	mov	r3, r1
 80027f4:	4936      	ldr	r1, [pc, #216]	; (80028d0 <main+0x838>)
 80027f6:	6809      	ldr	r1, [r1, #0]
 80027f8:	9108      	str	r1, [sp, #32]
 80027fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80027fe:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002802:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002804:	9302      	str	r3, [sp, #8]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	9600      	str	r6, [sp, #0]
 800280c:	4643      	mov	r3, r8
 800280e:	4a33      	ldr	r2, [pc, #204]	; (80028dc <main+0x844>)
 8002810:	2101      	movs	r1, #1
 8002812:	2000      	movs	r0, #0
 8002814:	f000 fef8 	bl	8003608 <Report>
									eol);
	#endif

#endif
	  		break;
 8002818:	e120      	b.n	8002a5c <main+0x9c4>
#endif
	  		case evt_getVer:
	  			Report(NULL, true, "[que:%u] %s%s", cntEvt, version, eol);
 800281a:	4b2c      	ldr	r3, [pc, #176]	; (80028cc <main+0x834>)
 800281c:	781b      	ldrb	r3, [r3, #0]
 800281e:	4619      	mov	r1, r3
 8002820:	4b2f      	ldr	r3, [pc, #188]	; (80028e0 <main+0x848>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a2a      	ldr	r2, [pc, #168]	; (80028d0 <main+0x838>)
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	9201      	str	r2, [sp, #4]
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	460b      	mov	r3, r1
 800282e:	4a2d      	ldr	r2, [pc, #180]	; (80028e4 <main+0x84c>)
 8002830:	2101      	movs	r1, #1
 8002832:	2000      	movs	r0, #0
 8002834:	f000 fee8 	bl	8003608 <Report>
	  		break;
 8002838:	e110      	b.n	8002a5c <main+0x9c4>
	  		case evt_getHdr:
	  			if (dmaMemStatus == HAL_OK) {
 800283a:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 800283e:	2b00      	cmp	r3, #0
 8002840:	f040 8109 	bne.w	8002a56 <main+0x9be>
	  				rdMem = rdHdr;
 8002844:	4b28      	ldr	r3, [pc, #160]	; (80028e8 <main+0x850>)
 8002846:	2202      	movs	r2, #2
 8002848:	701a      	strb	r2, [r3, #0]
	  				if (HAL_DMA_Start_IT(dmaMem, (uint32_t)SPEC_AREA_ADR, (uint32_t)&hdr, SPEC_AREA_LEN) != HAL_OK) devError |= devDma;
 800284a:	4b28      	ldr	r3, [pc, #160]	; (80028ec <main+0x854>)
 800284c:	6818      	ldr	r0, [r3, #0]
 800284e:	4a28      	ldr	r2, [pc, #160]	; (80028f0 <main+0x858>)
 8002850:	2310      	movs	r3, #16
 8002852:	4928      	ldr	r1, [pc, #160]	; (80028f4 <main+0x85c>)
 8002854:	f003 fb32 	bl	8005ebc <HAL_DMA_Start_IT>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	f000 80fb 	beq.w	8002a56 <main+0x9be>
 8002860:	4b25      	ldr	r3, [pc, #148]	; (80028f8 <main+0x860>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f043 030b 	orr.w	r3, r3, #11
 8002868:	4a23      	ldr	r2, [pc, #140]	; (80028f8 <main+0x860>)
 800286a:	6013      	str	r3, [r2, #0]
	  			}
	  		break;
 800286c:	e0f3      	b.n	8002a56 <main+0x9be>
	  		case evt_dmaHdr:
	  			Report(NULL, true, "[que:%u] Hdr(0x%X): mark=0x%X adr=0x%X len=0x%X crc=0x%X%s",
 800286e:	4b17      	ldr	r3, [pc, #92]	; (80028cc <main+0x834>)
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	461d      	mov	r5, r3
	  				  	  	  	 cntEvt,
								 (unsigned int)SPEC_AREA_ADR,
								 (unsigned int)hdr.mark,
 8002874:	4b1e      	ldr	r3, [pc, #120]	; (80028f0 <main+0x858>)
 8002876:	681b      	ldr	r3, [r3, #0]
								 (unsigned int)hdr.adr,
 8002878:	4a1d      	ldr	r2, [pc, #116]	; (80028f0 <main+0x858>)
 800287a:	6852      	ldr	r2, [r2, #4]
								 (unsigned int)hdr.len,
 800287c:	491c      	ldr	r1, [pc, #112]	; (80028f0 <main+0x858>)
 800287e:	6889      	ldr	r1, [r1, #8]
								 (unsigned int)hdr.crc,
 8002880:	481b      	ldr	r0, [pc, #108]	; (80028f0 <main+0x858>)
 8002882:	68c0      	ldr	r0, [r0, #12]
	  			Report(NULL, true, "[que:%u] Hdr(0x%X): mark=0x%X adr=0x%X len=0x%X crc=0x%X%s",
 8002884:	4c12      	ldr	r4, [pc, #72]	; (80028d0 <main+0x838>)
 8002886:	6824      	ldr	r4, [r4, #0]
 8002888:	9405      	str	r4, [sp, #20]
 800288a:	9004      	str	r0, [sp, #16]
 800288c:	9103      	str	r1, [sp, #12]
 800288e:	9202      	str	r2, [sp, #8]
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	4b18      	ldr	r3, [pc, #96]	; (80028f4 <main+0x85c>)
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	462b      	mov	r3, r5
 8002898:	4a18      	ldr	r2, [pc, #96]	; (80028fc <main+0x864>)
 800289a:	2101      	movs	r1, #1
 800289c:	2000      	movs	r0, #0
 800289e:	f000 feb3 	bl	8003608 <Report>
								 eol);
	  		break;
 80028a2:	e0db      	b.n	8002a5c <main+0x9c4>
 80028a4:	20000a66 	.word	0x20000a66
 80028a8:	20000a80 	.word	0x20000a80
 80028ac:	20000ae0 	.word	0x20000ae0
 80028b0:	447a0000 	.word	0x447a0000
 80028b4:	0800fdac 	.word	0x0800fdac
 80028b8:	2000025c 	.word	0x2000025c
 80028bc:	20000a75 	.word	0x20000a75
 80028c0:	20000034 	.word	0x20000034
 80028c4:	20001128 	.word	0x20001128
 80028c8:	20000a7e 	.word	0x20000a7e
 80028cc:	20000add 	.word	0x20000add
 80028d0:	20000010 	.word	0x20000010
 80028d4:	0800fdbc 	.word	0x0800fdbc
 80028d8:	0800fde8 	.word	0x0800fde8
 80028dc:	0800fe14 	.word	0x0800fe14
 80028e0:	20000044 	.word	0x20000044
 80028e4:	0800fe54 	.word	0x0800fe54
 80028e8:	20000a68 	.word	0x20000a68
 80028ec:	20000004 	.word	0x20000004
 80028f0:	20000f04 	.word	0x20000f04
 80028f4:	0807fff0 	.word	0x0807fff0
 80028f8:	20000660 	.word	0x20000660
 80028fc:	0800fe64 	.word	0x0800fe64
	  		case evt_readFW:
	  			if (dmaMemStatus == HAL_OK) {
 8002900:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8002904:	2b00      	cmp	r3, #0
 8002906:	f040 80a8 	bne.w	8002a5a <main+0x9c2>
	  				Report(NULL, true, "Read flash: adr=0x%X len=%u %s", fwAdr, fwLen, eol);
 800290a:	4b78      	ldr	r3, [pc, #480]	; (8002aec <main+0xa54>)
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	4b78      	ldr	r3, [pc, #480]	; (8002af0 <main+0xa58>)
 8002910:	881b      	ldrh	r3, [r3, #0]
 8002912:	4619      	mov	r1, r3
 8002914:	4b77      	ldr	r3, [pc, #476]	; (8002af4 <main+0xa5c>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	9301      	str	r3, [sp, #4]
 800291a:	9100      	str	r1, [sp, #0]
 800291c:	4613      	mov	r3, r2
 800291e:	4a76      	ldr	r2, [pc, #472]	; (8002af8 <main+0xa60>)
 8002920:	2101      	movs	r1, #1
 8002922:	2000      	movs	r0, #0
 8002924:	f000 fe70 	bl	8003608 <Report>
	  				rdMem = rdApi;
 8002928:	4b74      	ldr	r3, [pc, #464]	; (8002afc <main+0xa64>)
 800292a:	2201      	movs	r2, #1
 800292c:	701a      	strb	r2, [r3, #0]
	  				memset(buf, 0, sizeof(buf));
 800292e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002932:	2100      	movs	r1, #0
 8002934:	4872      	ldr	r0, [pc, #456]	; (8002b00 <main+0xa68>)
 8002936:	f009 f9f3 	bl	800bd20 <memset>
	  				if (HAL_DMA_Start_IT(dmaMem, fwAdr, (uint32_t)buf, fwLen) != HAL_OK) devError |= devDma;
 800293a:	4b72      	ldr	r3, [pc, #456]	; (8002b04 <main+0xa6c>)
 800293c:	6818      	ldr	r0, [r3, #0]
 800293e:	4b6b      	ldr	r3, [pc, #428]	; (8002aec <main+0xa54>)
 8002940:	6819      	ldr	r1, [r3, #0]
 8002942:	4a6f      	ldr	r2, [pc, #444]	; (8002b00 <main+0xa68>)
 8002944:	4b6a      	ldr	r3, [pc, #424]	; (8002af0 <main+0xa58>)
 8002946:	881b      	ldrh	r3, [r3, #0]
 8002948:	f003 fab8 	bl	8005ebc <HAL_DMA_Start_IT>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	f000 8083 	beq.w	8002a5a <main+0x9c2>
 8002954:	4b6c      	ldr	r3, [pc, #432]	; (8002b08 <main+0xa70>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f043 030b 	orr.w	r3, r3, #11
 800295c:	4a6a      	ldr	r2, [pc, #424]	; (8002b08 <main+0xa70>)
 800295e:	6013      	str	r3, [r2, #0]
	  			}
	  		break;
 8002960:	e07b      	b.n	8002a5a <main+0x9c2>
	  		case evt_dmaMem:
	  		{
	  			uint32_t adr = fwAdr;
 8002962:	4b62      	ldr	r3, [pc, #392]	; (8002aec <main+0xa54>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  			int step = 32;
 800296a:	2320      	movs	r3, #32
 800296c:	64fb      	str	r3, [r7, #76]	; 0x4c
	  			uint32_t ind = 0;
 800296e:	2300      	movs	r3, #0
 8002970:	67fb      	str	r3, [r7, #124]	; 0x7c
	  			bool done = false;
 8002972:	2300      	movs	r3, #0
 8002974:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
	  			while (ind < fwLen) {
 8002978:	e05c      	b.n	8002a34 <main+0x99c>
	  				stx[0] = '\0';
 800297a:	4b64      	ldr	r3, [pc, #400]	; (8002b0c <main+0xa74>)
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
	  				while (1) {
	  					sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 8002980:	4862      	ldr	r0, [pc, #392]	; (8002b0c <main+0xa74>)
 8002982:	f7fd fc2d 	bl	80001e0 <strlen>
 8002986:	4603      	mov	r3, r0
 8002988:	4a60      	ldr	r2, [pc, #384]	; (8002b0c <main+0xa74>)
 800298a:	4413      	add	r3, r2
 800298c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002990:	495f      	ldr	r1, [pc, #380]	; (8002b10 <main+0xa78>)
 8002992:	4618      	mov	r0, r3
 8002994:	f009 fe36 	bl	800c604 <siprintf>
	  					for (int i = 0; i < step; i++) {
 8002998:	2300      	movs	r3, #0
 800299a:	677b      	str	r3, [r7, #116]	; 0x74
 800299c:	e01d      	b.n	80029da <main+0x942>
	  						if ((i + ind) < fwLen) sprintf(stx+strlen(stx), " %02X", buf[i + ind]);
 800299e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029a0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029a2:	4413      	add	r3, r2
 80029a4:	4a52      	ldr	r2, [pc, #328]	; (8002af0 <main+0xa58>)
 80029a6:	8812      	ldrh	r2, [r2, #0]
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d20f      	bcs.n	80029cc <main+0x934>
 80029ac:	4857      	ldr	r0, [pc, #348]	; (8002b0c <main+0xa74>)
 80029ae:	f7fd fc17 	bl	80001e0 <strlen>
 80029b2:	4603      	mov	r3, r0
 80029b4:	4a55      	ldr	r2, [pc, #340]	; (8002b0c <main+0xa74>)
 80029b6:	1898      	adds	r0, r3, r2
 80029b8:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029ba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029bc:	4413      	add	r3, r2
 80029be:	4a50      	ldr	r2, [pc, #320]	; (8002b00 <main+0xa68>)
 80029c0:	5cd3      	ldrb	r3, [r2, r3]
 80029c2:	461a      	mov	r2, r3
 80029c4:	4953      	ldr	r1, [pc, #332]	; (8002b14 <main+0xa7c>)
 80029c6:	f009 fe1d 	bl	800c604 <siprintf>
 80029ca:	e003      	b.n	80029d4 <main+0x93c>
	  						else {
	  							done = true;
 80029cc:	2301      	movs	r3, #1
 80029ce:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
	  							break;
 80029d2:	e006      	b.n	80029e2 <main+0x94a>
	  					for (int i = 0; i < step; i++) {
 80029d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80029d6:	3301      	adds	r3, #1
 80029d8:	677b      	str	r3, [r7, #116]	; 0x74
 80029da:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80029dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029de:	429a      	cmp	r2, r3
 80029e0:	dbdd      	blt.n	800299e <main+0x906>
	  						}
	  					}
	  					strcat(stx, eol);
 80029e2:	4b44      	ldr	r3, [pc, #272]	; (8002af4 <main+0xa5c>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4619      	mov	r1, r3
 80029e8:	4848      	ldr	r0, [pc, #288]	; (8002b0c <main+0xa74>)
 80029ea:	f009 fe2b 	bl	800c644 <strcat>
	  					adr += step;
 80029ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80029f4:	4413      	add	r3, r2
 80029f6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	  					ind += step;
 80029fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029fc:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80029fe:	4413      	add	r3, r2
 8002a00:	67fb      	str	r3, [r7, #124]	; 0x7c
	  					if (!(ind % fwLen)) break;
 8002a02:	4b3b      	ldr	r3, [pc, #236]	; (8002af0 <main+0xa58>)
 8002a04:	881b      	ldrh	r3, [r3, #0]
 8002a06:	461a      	mov	r2, r3
 8002a08:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a0a:	fbb3 f1f2 	udiv	r1, r3, r2
 8002a0e:	fb02 f201 	mul.w	r2, r2, r1
 8002a12:	1a9b      	subs	r3, r3, r2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d004      	beq.n	8002a22 <main+0x98a>
	  					if (done) break;
 8002a18:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d102      	bne.n	8002a26 <main+0x98e>
	  					sprintf(stx+strlen(stx), "%08X ", (unsigned int)adr);
 8002a20:	e7ae      	b.n	8002980 <main+0x8e8>
	  					if (!(ind % fwLen)) break;
 8002a22:	bf00      	nop
 8002a24:	e000      	b.n	8002a28 <main+0x990>
	  					if (done) break;
 8002a26:	bf00      	nop
	  				}
	  				Report(NULL, false, "%s", stx);
 8002a28:	4b38      	ldr	r3, [pc, #224]	; (8002b0c <main+0xa74>)
 8002a2a:	4a3b      	ldr	r2, [pc, #236]	; (8002b18 <main+0xa80>)
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	2000      	movs	r0, #0
 8002a30:	f000 fdea 	bl	8003608 <Report>
	  			while (ind < fwLen) {
 8002a34:	4b2e      	ldr	r3, [pc, #184]	; (8002af0 <main+0xa58>)
 8002a36:	881b      	ldrh	r3, [r3, #0]
 8002a38:	461a      	mov	r2, r3
 8002a3a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d39c      	bcc.n	800297a <main+0x8e2>
	  			}
	  		}
	  		break;
 8002a40:	e00c      	b.n	8002a5c <main+0x9c4>
	  		case evt_errInput:
	  			Report(NULL, true, "Read flash: error input !%s", eol);
 8002a42:	4b2c      	ldr	r3, [pc, #176]	; (8002af4 <main+0xa5c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a35      	ldr	r2, [pc, #212]	; (8002b1c <main+0xa84>)
 8002a48:	2101      	movs	r1, #1
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	f000 fddc 	bl	8003608 <Report>
	  		break;
 8002a50:	e004      	b.n	8002a5c <main+0x9c4>
	  		break;
 8002a52:	bf00      	nop
 8002a54:	e002      	b.n	8002a5c <main+0x9c4>
	  		break;
 8002a56:	bf00      	nop
 8002a58:	e000      	b.n	8002a5c <main+0x9c4>
	  		break;
 8002a5a:	bf00      	nop
		}
#endif
		//
		//
		//
		errLedOn(devError ? true : false);
 8002a5c:	4b2a      	ldr	r3, [pc, #168]	; (8002b08 <main+0xa70>)
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	bf14      	ite	ne
 8002a64:	2301      	movne	r3, #1
 8002a66:	2300      	moveq	r3, #0
 8002a68:	b2db      	uxtb	r3, r3
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f000 fd0a 	bl	8003484 <errLedOn>
		if (devError) {
 8002a70:	4b25      	ldr	r3, [pc, #148]	; (8002b08 <main+0xa70>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d01c      	beq.n	8002ab2 <main+0xa1a>
			if (lastErr != devError) {
 8002a78:	4b23      	ldr	r3, [pc, #140]	; (8002b08 <main+0xa70>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002a80:	429a      	cmp	r2, r3
 8002a82:	d016      	beq.n	8002ab2 <main+0xa1a>
				/*
				x = (dw - sprintf(bufik, "'%lu'", devError)) >> 2;
				gc9a01_text(&obj, &fontik, bufik, x, y + (fontik.glyph->height << 2), RED, BLACK);
				*/
				lastErr = devError;
 8002a84:	4b20      	ldr	r3, [pc, #128]	; (8002b08 <main+0xa70>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
				Report(NULL, true, "[que:%u] err:'%s'%s", cntEvt, errName(devError), eol);
 8002a8c:	4b24      	ldr	r3, [pc, #144]	; (8002b20 <main+0xa88>)
 8002a8e:	781b      	ldrb	r3, [r3, #0]
 8002a90:	461c      	mov	r4, r3
 8002a92:	4b1d      	ldr	r3, [pc, #116]	; (8002b08 <main+0xa70>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f000 fb4e 	bl	8003138 <errName>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	4b15      	ldr	r3, [pc, #84]	; (8002af4 <main+0xa5c>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	9301      	str	r3, [sp, #4]
 8002aa4:	9200      	str	r2, [sp, #0]
 8002aa6:	4623      	mov	r3, r4
 8002aa8:	4a1e      	ldr	r2, [pc, #120]	; (8002b24 <main+0xa8c>)
 8002aaa:	2101      	movs	r1, #1
 8002aac:	2000      	movs	r0, #0
 8002aae:	f000 fdab 	bl	8003608 <Report>
			}
		}
		//
		//
		//
		HAL_Delay(10);
 8002ab2:	200a      	movs	r0, #10
 8002ab4:	f002 fb5a 	bl	800516c <HAL_Delay>
	while (!restart_flag) {
 8002ab8:	4b1b      	ldr	r3, [pc, #108]	; (8002b28 <main+0xa90>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	f083 0301 	eor.w	r3, r3, #1
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	f47f abb6 	bne.w	8002234 <main+0x19c>

#ifdef SET_QUEUE
	while (getRECQ(buf, &msgQue) >= 0);
#endif

	Report(NULL, true, "[que:%u] Restart...%s", cntEvt, eol);
 8002ac8:	4b15      	ldr	r3, [pc, #84]	; (8002b20 <main+0xa88>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	461a      	mov	r2, r3
 8002ace:	4b09      	ldr	r3, [pc, #36]	; (8002af4 <main+0xa5c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	9300      	str	r3, [sp, #0]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	4a15      	ldr	r2, [pc, #84]	; (8002b2c <main+0xa94>)
 8002ad8:	2101      	movs	r1, #1
 8002ada:	2000      	movs	r0, #0
 8002adc:	f000 fd94 	bl	8003608 <Report>
	HAL_Delay(1000);
 8002ae0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ae4:	f002 fb42 	bl	800516c <HAL_Delay>
	NVIC_SystemReset();
 8002ae8:	f7ff fac0 	bl	800206c <__NVIC_SystemReset>
 8002aec:	20000a78 	.word	0x20000a78
 8002af0:	20000a7c 	.word	0x20000a7c
 8002af4:	20000010 	.word	0x20000010
 8002af8:	0800fea0 	.word	0x0800fea0
 8002afc:	20000a68 	.word	0x20000a68
 8002b00:	200012d4 	.word	0x200012d4
 8002b04:	20000004 	.word	0x20000004
 8002b08:	20000660 	.word	0x20000660
 8002b0c:	2000025c 	.word	0x2000025c
 8002b10:	0800fec0 	.word	0x0800fec0
 8002b14:	0800fec8 	.word	0x0800fec8
 8002b18:	0800fed0 	.word	0x0800fed0
 8002b1c:	0800fed4 	.word	0x0800fed4
 8002b20:	20000add 	.word	0x20000add
 8002b24:	0800fef0 	.word	0x0800fef0
 8002b28:	20000a74 	.word	0x20000a74
 8002b2c:	0800ff04 	.word	0x0800ff04

08002b30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b094      	sub	sp, #80	; 0x50
 8002b34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b36:	f107 0320 	add.w	r3, r7, #32
 8002b3a:	2230      	movs	r2, #48	; 0x30
 8002b3c:	2100      	movs	r1, #0
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f009 f8ee 	bl	800bd20 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b44:	f107 030c 	add.w	r3, r7, #12
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	60da      	str	r2, [r3, #12]
 8002b52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b54:	2300      	movs	r3, #0
 8002b56:	60bb      	str	r3, [r7, #8]
 8002b58:	4b27      	ldr	r3, [pc, #156]	; (8002bf8 <SystemClock_Config+0xc8>)
 8002b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b5c:	4a26      	ldr	r2, [pc, #152]	; (8002bf8 <SystemClock_Config+0xc8>)
 8002b5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b62:	6413      	str	r3, [r2, #64]	; 0x40
 8002b64:	4b24      	ldr	r3, [pc, #144]	; (8002bf8 <SystemClock_Config+0xc8>)
 8002b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b6c:	60bb      	str	r3, [r7, #8]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b70:	2300      	movs	r3, #0
 8002b72:	607b      	str	r3, [r7, #4]
 8002b74:	4b21      	ldr	r3, [pc, #132]	; (8002bfc <SystemClock_Config+0xcc>)
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a20      	ldr	r2, [pc, #128]	; (8002bfc <SystemClock_Config+0xcc>)
 8002b7a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b7e:	6013      	str	r3, [r2, #0]
 8002b80:	4b1e      	ldr	r3, [pc, #120]	; (8002bfc <SystemClock_Config+0xcc>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b88:	607b      	str	r3, [r7, #4]
 8002b8a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b94:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b96:	2302      	movs	r3, #2
 8002b98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b9a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8002ba0:	230c      	movs	r3, #12
 8002ba2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8002ba4:	23c0      	movs	r3, #192	; 0xc0
 8002ba6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002ba8:	2304      	movs	r3, #4
 8002baa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002bac:	2308      	movs	r3, #8
 8002bae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bb0:	f107 0320 	add.w	r3, r7, #32
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f006 fc13 	bl	80093e0 <HAL_RCC_OscConfig>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d001      	beq.n	8002bc4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002bc0:	f001 f9f2 	bl	8003fa8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bc4:	230f      	movs	r3, #15
 8002bc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bc8:	2302      	movs	r3, #2
 8002bca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002bd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002bda:	f107 030c 	add.w	r3, r7, #12
 8002bde:	2103      	movs	r1, #3
 8002be0:	4618      	mov	r0, r3
 8002be2:	f006 fe75 	bl	80098d0 <HAL_RCC_ClockConfig>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002bec:	f001 f9dc 	bl	8003fa8 <Error_Handler>
  }
}
 8002bf0:	bf00      	nop
 8002bf2:	3750      	adds	r7, #80	; 0x50
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	40023800 	.word	0x40023800
 8002bfc:	40007000 	.word	0x40007000

08002c00 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b084      	sub	sp, #16
 8002c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 0 */
#ifndef BOOT_LOADER
#ifdef SET_MQ135
  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002c06:	463b      	mov	r3, r7
 8002c08:	2200      	movs	r2, #0
 8002c0a:	601a      	str	r2, [r3, #0]
 8002c0c:	605a      	str	r2, [r3, #4]
 8002c0e:	609a      	str	r2, [r3, #8]
 8002c10:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002c12:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c14:	4a21      	ldr	r2, [pc, #132]	; (8002c9c <MX_ADC1_Init+0x9c>)
 8002c16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002c18:	4b1f      	ldr	r3, [pc, #124]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c1a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002c1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002c20:	4b1d      	ldr	r3, [pc, #116]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002c26:	4b1c      	ldr	r3, [pc, #112]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002c2c:	4b1a      	ldr	r3, [pc, #104]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c32:	4b19      	ldr	r3, [pc, #100]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002c3a:	4b17      	ldr	r3, [pc, #92]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c40:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c42:	4a17      	ldr	r2, [pc, #92]	; (8002ca0 <MX_ADC1_Init+0xa0>)
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c46:	4b14      	ldr	r3, [pc, #80]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002c4c:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c4e:	2201      	movs	r2, #1
 8002c50:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002c52:	4b11      	ldr	r3, [pc, #68]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002c5a:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c60:	480d      	ldr	r0, [pc, #52]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c62:	f002 faa7 	bl	80051b4 <HAL_ADC_Init>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002c6c:	f001 f99c 	bl	8003fa8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c70:	2301      	movs	r3, #1
 8002c72:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002c74:	2301      	movs	r3, #1
 8002c76:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c7c:	463b      	mov	r3, r7
 8002c7e:	4619      	mov	r1, r3
 8002c80:	4805      	ldr	r0, [pc, #20]	; (8002c98 <MX_ADC1_Init+0x98>)
 8002c82:	f002 fcf1 	bl	8005668 <HAL_ADC_ConfigChannel>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002c8c:	f001 f98c 	bl	8003fa8 <Error_Handler>
  /* USER CODE BEGIN ADC1_Init 2 */
#endif
#endif
  /* USER CODE END ADC1_Init 2 */

}
 8002c90:	bf00      	nop
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}
 8002c98:	20001128 	.word	0x20001128
 8002c9c:	40012000 	.word	0x40012000
 8002ca0:	0f000001 	.word	0x0f000001

08002ca4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ca8:	4b12      	ldr	r3, [pc, #72]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002caa:	4a13      	ldr	r2, [pc, #76]	; (8002cf8 <MX_I2C1_Init+0x54>)
 8002cac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002cae:	4b11      	ldr	r3, [pc, #68]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cb0:	4a12      	ldr	r2, [pc, #72]	; (8002cfc <MX_I2C1_Init+0x58>)
 8002cb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002cb4:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002cba:	4b0e      	ldr	r3, [pc, #56]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cc2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002cc6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002cd4:	4b07      	ldr	r3, [pc, #28]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002cda:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ce0:	4804      	ldr	r0, [pc, #16]	; (8002cf4 <MX_I2C1_Init+0x50>)
 8002ce2:	f004 f83d 	bl	8006d60 <HAL_I2C_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002cec:	f001 f95c 	bl	8003fa8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */
#endif
  /* USER CODE END I2C1_Init 2 */

}
 8002cf0:	bf00      	nop
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	2000102c 	.word	0x2000102c
 8002cf8:	40005400 	.word	0x40005400
 8002cfc:	00061a80 	.word	0x00061a80

08002d00 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002d04:	4b17      	ldr	r3, [pc, #92]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d06:	4a18      	ldr	r2, [pc, #96]	; (8002d68 <MX_SPI2_Init+0x68>)
 8002d08:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002d0a:	4b16      	ldr	r3, [pc, #88]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d0c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002d10:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002d12:	4b14      	ldr	r3, [pc, #80]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d18:	4b12      	ldr	r3, [pc, #72]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d1e:	4b11      	ldr	r3, [pc, #68]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d24:	4b0f      	ldr	r3, [pc, #60]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002d2a:	4b0e      	ldr	r3, [pc, #56]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d30:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002d32:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d34:	2210      	movs	r2, #16
 8002d36:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d38:	4b0a      	ldr	r3, [pc, #40]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d3e:	4b09      	ldr	r3, [pc, #36]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d44:	4b07      	ldr	r3, [pc, #28]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002d4a:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d4c:	220a      	movs	r2, #10
 8002d4e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d50:	4804      	ldr	r0, [pc, #16]	; (8002d64 <MX_SPI2_Init+0x64>)
 8002d52:	f006 ff8d 	bl	8009c70 <HAL_SPI_Init>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002d5c:	f001 f924 	bl	8003fa8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */
#endif
  /* USER CODE END SPI2_Init 2 */

}
 8002d60:	bf00      	nop
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20000f14 	.word	0x20000f14
 8002d68:	40003800 	.word	0x40003800

08002d6c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b086      	sub	sp, #24
 8002d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */
//#ifndef BOOT_LOADER
  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d72:	f107 0308 	add.w	r3, r7, #8
 8002d76:	2200      	movs	r2, #0
 8002d78:	601a      	str	r2, [r3, #0]
 8002d7a:	605a      	str	r2, [r3, #4]
 8002d7c:	609a      	str	r2, [r3, #8]
 8002d7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d80:	463b      	mov	r3, r7
 8002d82:	2200      	movs	r2, #0
 8002d84:	601a      	str	r2, [r3, #0]
 8002d86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d88:	4b1d      	ldr	r3, [pc, #116]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002d8a:	4a1e      	ldr	r2, [pc, #120]	; (8002e04 <MX_TIM3_Init+0x98>)
 8002d8c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9999;
 8002d8e:	4b1c      	ldr	r3, [pc, #112]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002d90:	f242 720f 	movw	r2, #9999	; 0x270f
 8002d94:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d96:	4b1a      	ldr	r3, [pc, #104]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002d9c:	4b18      	ldr	r3, [pc, #96]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002d9e:	2263      	movs	r2, #99	; 0x63
 8002da0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002da2:	4b17      	ldr	r3, [pc, #92]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002da8:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002dae:	4814      	ldr	r0, [pc, #80]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002db0:	f007 fb0c 	bl	800a3cc <HAL_TIM_Base_Init>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002dba:	f001 f8f5 	bl	8003fa8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002dbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002dc2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002dc4:	f107 0308 	add.w	r3, r7, #8
 8002dc8:	4619      	mov	r1, r3
 8002dca:	480d      	ldr	r0, [pc, #52]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002dcc:	f007 fcb8 	bl	800a740 <HAL_TIM_ConfigClockSource>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002dd6:	f001 f8e7 	bl	8003fa8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dde:	2300      	movs	r3, #0
 8002de0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002de2:	463b      	mov	r3, r7
 8002de4:	4619      	mov	r1, r3
 8002de6:	4806      	ldr	r0, [pc, #24]	; (8002e00 <MX_TIM3_Init+0x94>)
 8002de8:	f007 feb4 	bl	800ab54 <HAL_TIMEx_MasterConfigSynchronization>
 8002dec:	4603      	mov	r3, r0
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d001      	beq.n	8002df6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002df2:	f001 f8d9 	bl	8003fa8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */
//#endif
  /* USER CODE END TIM3_Init 2 */

}
 8002df6:	bf00      	nop
 8002df8:	3718      	adds	r7, #24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	20001080 	.word	0x20001080
 8002e04:	40000400 	.word	0x40000400

08002e08 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002e0c:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e0e:	4a12      	ldr	r2, [pc, #72]	; (8002e58 <MX_USART1_UART_Init+0x50>)
 8002e10:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 230400;
 8002e12:	4b10      	ldr	r3, [pc, #64]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e14:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 8002e18:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002e1a:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002e26:	4b0b      	ldr	r3, [pc, #44]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e2c:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e2e:	220c      	movs	r2, #12
 8002e30:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e32:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e34:	2200      	movs	r2, #0
 8002e36:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e3e:	4805      	ldr	r0, [pc, #20]	; (8002e54 <MX_USART1_UART_Init+0x4c>)
 8002e40:	f007 ff0a 	bl	800ac58 <HAL_UART_Init>
 8002e44:	4603      	mov	r3, r0
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d001      	beq.n	8002e4e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002e4a:	f001 f8ad 	bl	8003fa8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
//#endif
  /* USER CODE END USART1_Init 2 */

}
 8002e4e:	bf00      	nop
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop
 8002e54:	20001230 	.word	0x20001230
 8002e58:	40011000 	.word	0x40011000

08002e5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  }
  /* USER CODE BEGIN USART2_Init 2 */
#endif
  /* USER CODE END USART2_Init 2 */

}
 8002e60:	bf00      	nop
 8002e62:	46bd      	mov	sp, r7
 8002e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e68:	4770      	bx	lr
	...

08002e6c <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
static void MX_DMA_Init(void)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	607b      	str	r3, [r7, #4]
 8002e76:	4b44      	ldr	r3, [pc, #272]	; (8002f88 <MX_DMA_Init+0x11c>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7a:	4a43      	ldr	r2, [pc, #268]	; (8002f88 <MX_DMA_Init+0x11c>)
 8002e7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e80:	6313      	str	r3, [r2, #48]	; 0x30
 8002e82:	4b41      	ldr	r3, [pc, #260]	; (8002f88 <MX_DMA_Init+0x11c>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e8a:	607b      	str	r3, [r7, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	603b      	str	r3, [r7, #0]
 8002e92:	4b3d      	ldr	r3, [pc, #244]	; (8002f88 <MX_DMA_Init+0x11c>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e96:	4a3c      	ldr	r2, [pc, #240]	; (8002f88 <MX_DMA_Init+0x11c>)
 8002e98:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9e:	4b3a      	ldr	r3, [pc, #232]	; (8002f88 <MX_DMA_Init+0x11c>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ea2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ea6:	603b      	str	r3, [r7, #0]
 8002ea8:	683b      	ldr	r3, [r7, #0]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 8002eaa:	4b38      	ldr	r3, [pc, #224]	; (8002f8c <MX_DMA_Init+0x120>)
 8002eac:	4a38      	ldr	r2, [pc, #224]	; (8002f90 <MX_DMA_Init+0x124>)
 8002eae:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 8002eb0:	4b36      	ldr	r3, [pc, #216]	; (8002f8c <MX_DMA_Init+0x120>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8002eb6:	4b35      	ldr	r3, [pc, #212]	; (8002f8c <MX_DMA_Init+0x120>)
 8002eb8:	2280      	movs	r2, #128	; 0x80
 8002eba:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8002ebc:	4b33      	ldr	r3, [pc, #204]	; (8002f8c <MX_DMA_Init+0x120>)
 8002ebe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002ec2:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 8002ec4:	4b31      	ldr	r3, [pc, #196]	; (8002f8c <MX_DMA_Init+0x120>)
 8002ec6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002eca:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ecc:	4b2f      	ldr	r3, [pc, #188]	; (8002f8c <MX_DMA_Init+0x120>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ed2:	4b2e      	ldr	r3, [pc, #184]	; (8002f8c <MX_DMA_Init+0x120>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 8002ed8:	4b2c      	ldr	r3, [pc, #176]	; (8002f8c <MX_DMA_Init+0x120>)
 8002eda:	2200      	movs	r2, #0
 8002edc:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_HIGH;
 8002ede:	4b2b      	ldr	r3, [pc, #172]	; (8002f8c <MX_DMA_Init+0x120>)
 8002ee0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ee4:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002ee6:	4b29      	ldr	r3, [pc, #164]	; (8002f8c <MX_DMA_Init+0x120>)
 8002ee8:	2204      	movs	r2, #4
 8002eea:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002eec:	4b27      	ldr	r3, [pc, #156]	; (8002f8c <MX_DMA_Init+0x120>)
 8002eee:	2203      	movs	r2, #3
 8002ef0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 8002ef2:	4b26      	ldr	r3, [pc, #152]	; (8002f8c <MX_DMA_Init+0x120>)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8002ef8:	4b24      	ldr	r3, [pc, #144]	; (8002f8c <MX_DMA_Init+0x120>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8002efe:	4823      	ldr	r0, [pc, #140]	; (8002f8c <MX_DMA_Init+0x120>)
 8002f00:	f002 ff2e 	bl	8005d60 <HAL_DMA_Init>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d001      	beq.n	8002f0e <MX_DMA_Init+0xa2>
  {
    Error_Handler( );
 8002f0a:	f001 f84d 	bl	8003fa8 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8002f0e:	2200      	movs	r2, #0
 8002f10:	2101      	movs	r1, #1
 8002f12:	200b      	movs	r0, #11
 8002f14:	f002 fedf 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002f18:	200b      	movs	r0, #11
 8002f1a:	f002 fef8 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 1, 0);
 8002f1e:	2200      	movs	r2, #0
 8002f20:	2101      	movs	r1, #1
 8002f22:	200c      	movs	r0, #12
 8002f24:	f002 fed7 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002f28:	200c      	movs	r0, #12
 8002f2a:	f002 fef0 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 8002f2e:	2200      	movs	r2, #0
 8002f30:	2105      	movs	r1, #5
 8002f32:	200f      	movs	r0, #15
 8002f34:	f002 fecf 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002f38:	200f      	movs	r0, #15
 8002f3a:	f002 fee8 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 3, 0);
 8002f3e:	2200      	movs	r2, #0
 8002f40:	2103      	movs	r1, #3
 8002f42:	2011      	movs	r0, #17
 8002f44:	f002 fec7 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8002f48:	2011      	movs	r0, #17
 8002f4a:	f002 fee0 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 4, 0);
 8002f4e:	2200      	movs	r2, #0
 8002f50:	2104      	movs	r1, #4
 8002f52:	2038      	movs	r0, #56	; 0x38
 8002f54:	f002 febf 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8002f58:	2038      	movs	r0, #56	; 0x38
 8002f5a:	f002 fed8 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 3, 0);
 8002f5e:	2200      	movs	r2, #0
 8002f60:	2103      	movs	r1, #3
 8002f62:	203a      	movs	r0, #58	; 0x3a
 8002f64:	f002 feb7 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002f68:	203a      	movs	r0, #58	; 0x3a
 8002f6a:	f002 fed0 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 3, 0);
 8002f6e:	2200      	movs	r2, #0
 8002f70:	2103      	movs	r1, #3
 8002f72:	2046      	movs	r0, #70	; 0x46
 8002f74:	f002 feaf 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002f78:	2046      	movs	r0, #70	; 0x46
 8002f7a:	f002 fec8 	bl	8005d0e <HAL_NVIC_EnableIRQ>

}
 8002f7e:	bf00      	nop
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	20000f6c 	.word	0x20000f6c
 8002f90:	40026410 	.word	0x40026410

08002f94 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08a      	sub	sp, #40	; 0x28
 8002f98:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f9a:	f107 0314 	add.w	r3, r7, #20
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	605a      	str	r2, [r3, #4]
 8002fa4:	609a      	str	r2, [r3, #8]
 8002fa6:	60da      	str	r2, [r3, #12]
 8002fa8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002faa:	2300      	movs	r3, #0
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	4b5e      	ldr	r3, [pc, #376]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	4a5d      	ldr	r2, [pc, #372]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fb4:	f043 0304 	orr.w	r3, r3, #4
 8002fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fba:	4b5b      	ldr	r3, [pc, #364]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	f003 0304 	and.w	r3, r3, #4
 8002fc2:	613b      	str	r3, [r7, #16]
 8002fc4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	4b57      	ldr	r3, [pc, #348]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	4a56      	ldr	r2, [pc, #344]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fd6:	4b54      	ldr	r3, [pc, #336]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fde:	60fb      	str	r3, [r7, #12]
 8002fe0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	60bb      	str	r3, [r7, #8]
 8002fe6:	4b50      	ldr	r3, [pc, #320]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	4a4f      	ldr	r2, [pc, #316]	; (8003128 <MX_GPIO_Init+0x194>)
 8002fec:	f043 0301 	orr.w	r3, r3, #1
 8002ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff2:	4b4d      	ldr	r3, [pc, #308]	; (8003128 <MX_GPIO_Init+0x194>)
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	60bb      	str	r3, [r7, #8]
 8002ffc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ffe:	2300      	movs	r3, #0
 8003000:	607b      	str	r3, [r7, #4]
 8003002:	4b49      	ldr	r3, [pc, #292]	; (8003128 <MX_GPIO_Init+0x194>)
 8003004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003006:	4a48      	ldr	r2, [pc, #288]	; (8003128 <MX_GPIO_Init+0x194>)
 8003008:	f043 0302 	orr.w	r3, r3, #2
 800300c:	6313      	str	r3, [r2, #48]	; 0x30
 800300e:	4b46      	ldr	r3, [pc, #280]	; (8003128 <MX_GPIO_Init+0x194>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	f003 0302 	and.w	r3, r3, #2
 8003016:	607b      	str	r3, [r7, #4]
 8003018:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800301a:	2200      	movs	r2, #0
 800301c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003020:	4842      	ldr	r0, [pc, #264]	; (800312c <MX_GPIO_Init+0x198>)
 8003022:	f003 fe51 	bl	8006cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CS_Pin|MQ_ALARM_Pin, GPIO_PIN_RESET);
 8003026:	2200      	movs	r2, #0
 8003028:	f241 0102 	movw	r1, #4098	; 0x1002
 800302c:	4840      	ldr	r0, [pc, #256]	; (8003130 <MX_GPIO_Init+0x19c>)
 800302e:	f003 fe4b 	bl	8006cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ERR_Pin|LCD_DC_Pin, GPIO_PIN_SET);
 8003032:	2201      	movs	r2, #1
 8003034:	f44f 4188 	mov.w	r1, #17408	; 0x4400
 8003038:	483d      	ldr	r0, [pc, #244]	; (8003130 <MX_GPIO_Init+0x19c>)
 800303a:	f003 fe45 	bl	8006cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 800303e:	2201      	movs	r2, #1
 8003040:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003044:	483b      	ldr	r0, [pc, #236]	; (8003134 <MX_GPIO_Init+0x1a0>)
 8003046:	f003 fe3f 	bl	8006cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800304a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800304e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003050:	2301      	movs	r3, #1
 8003052:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003054:	2300      	movs	r3, #0
 8003056:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003058:	2300      	movs	r3, #0
 800305a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800305c:	f107 0314 	add.w	r3, r7, #20
 8003060:	4619      	mov	r1, r3
 8003062:	4832      	ldr	r0, [pc, #200]	; (800312c <MX_GPIO_Init+0x198>)
 8003064:	f003 fc94 	bl	8006990 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT_Pin */
  GPIO_InitStruct.Pin = BOOT_Pin;
 8003068:	2301      	movs	r3, #1
 800306a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800306c:	2300      	movs	r3, #0
 800306e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003070:	2301      	movs	r3, #1
 8003072:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BOOT_GPIO_Port, &GPIO_InitStruct);
 8003074:	f107 0314 	add.w	r3, r7, #20
 8003078:	4619      	mov	r1, r3
 800307a:	482e      	ldr	r0, [pc, #184]	; (8003134 <MX_GPIO_Init+0x1a0>)
 800307c:	f003 fc88 	bl	8006990 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8003080:	2302      	movs	r3, #2
 8003082:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003084:	2301      	movs	r3, #1
 8003086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003088:	2300      	movs	r3, #0
 800308a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800308c:	2300      	movs	r3, #0
 800308e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8003090:	f107 0314 	add.w	r3, r7, #20
 8003094:	4619      	mov	r1, r3
 8003096:	4826      	ldr	r0, [pc, #152]	; (8003130 <MX_GPIO_Init+0x19c>)
 8003098:	f003 fc7a 	bl	8006990 <HAL_GPIO_Init>

  /*Configure GPIO pin : digMQ_Pin */
  GPIO_InitStruct.Pin = digMQ_Pin;
 800309c:	2304      	movs	r3, #4
 800309e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80030a0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 80030a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030a6:	2301      	movs	r3, #1
 80030a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(digMQ_GPIO_Port, &GPIO_InitStruct);
 80030aa:	f107 0314 	add.w	r3, r7, #20
 80030ae:	4619      	mov	r1, r3
 80030b0:	481f      	ldr	r0, [pc, #124]	; (8003130 <MX_GPIO_Init+0x19c>)
 80030b2:	f003 fc6d 	bl	8006990 <HAL_GPIO_Init>

  /*Configure GPIO pins : ERR_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = ERR_Pin|LCD_DC_Pin;
 80030b6:	f44f 4388 	mov.w	r3, #17408	; 0x4400
 80030ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030bc:	2301      	movs	r3, #1
 80030be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030c0:	2301      	movs	r3, #1
 80030c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80030c4:	2301      	movs	r3, #1
 80030c6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030c8:	f107 0314 	add.w	r3, r7, #20
 80030cc:	4619      	mov	r1, r3
 80030ce:	4818      	ldr	r0, [pc, #96]	; (8003130 <MX_GPIO_Init+0x19c>)
 80030d0:	f003 fc5e 	bl	8006990 <HAL_GPIO_Init>

  /*Configure GPIO pin : MQ_ALARM_Pin */
  GPIO_InitStruct.Pin = MQ_ALARM_Pin;
 80030d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030da:	2301      	movs	r3, #1
 80030dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80030de:	2302      	movs	r3, #2
 80030e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030e2:	2300      	movs	r3, #0
 80030e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MQ_ALARM_GPIO_Port, &GPIO_InitStruct);
 80030e6:	f107 0314 	add.w	r3, r7, #20
 80030ea:	4619      	mov	r1, r3
 80030ec:	4810      	ldr	r0, [pc, #64]	; (8003130 <MX_GPIO_Init+0x19c>)
 80030ee:	f003 fc4f 	bl	8006990 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 80030f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f8:	2301      	movs	r3, #1
 80030fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030fc:	2301      	movs	r3, #1
 80030fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003100:	2301      	movs	r3, #1
 8003102:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8003104:	f107 0314 	add.w	r3, r7, #20
 8003108:	4619      	mov	r1, r3
 800310a:	480a      	ldr	r0, [pc, #40]	; (8003134 <MX_GPIO_Init+0x1a0>)
 800310c:	f003 fc40 	bl	8006990 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003110:	2200      	movs	r2, #0
 8003112:	2100      	movs	r1, #0
 8003114:	2008      	movs	r0, #8
 8003116:	f002 fdde 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800311a:	2008      	movs	r0, #8
 800311c:	f002 fdf7 	bl	8005d0e <HAL_NVIC_EnableIRQ>

}
 8003120:	bf00      	nop
 8003122:	3728      	adds	r7, #40	; 0x28
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40023800 	.word	0x40023800
 800312c:	40020800 	.word	0x40020800
 8003130:	40020400 	.word	0x40020400
 8003134:	40020000 	.word	0x40020000

08003138 <errName>:
//-----------------------------------------------------------------------------
#endif

//-----------------------------------------------------------------------------
static char *errName(uint32_t err)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b10      	cmp	r3, #16
 8003144:	d846      	bhi.n	80031d4 <errName+0x9c>
 8003146:	a201      	add	r2, pc, #4	; (adr r2, 800314c <errName+0x14>)
 8003148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800314c:	08003191 	.word	0x08003191
 8003150:	08003195 	.word	0x08003195
 8003154:	08003199 	.word	0x08003199
 8003158:	0800319d 	.word	0x0800319d
 800315c:	080031a1 	.word	0x080031a1
 8003160:	080031a5 	.word	0x080031a5
 8003164:	080031a9 	.word	0x080031a9
 8003168:	080031ad 	.word	0x080031ad
 800316c:	080031b1 	.word	0x080031b1
 8003170:	080031b5 	.word	0x080031b5
 8003174:	080031b9 	.word	0x080031b9
 8003178:	080031bd 	.word	0x080031bd
 800317c:	080031c1 	.word	0x080031c1
 8003180:	080031c5 	.word	0x080031c5
 8003184:	080031c9 	.word	0x080031c9
 8003188:	080031cd 	.word	0x080031cd
 800318c:	080031d1 	.word	0x080031d1
	switch (err) {
	    case 0:
	    	return "None";
 8003190:	4b14      	ldr	r3, [pc, #80]	; (80031e4 <errName+0xac>)
 8003192:	e020      	b.n	80031d6 <errName+0x9e>
		case devUART:// = 1,
			return "UART";
 8003194:	4b14      	ldr	r3, [pc, #80]	; (80031e8 <errName+0xb0>)
 8003196:	e01e      	b.n	80031d6 <errName+0x9e>
		case devADC:
			return "ADC";
 8003198:	4b14      	ldr	r3, [pc, #80]	; (80031ec <errName+0xb4>)
 800319a:	e01c      	b.n	80031d6 <errName+0x9e>
		case devFifo:
			return "Fifo";
 800319c:	4b14      	ldr	r3, [pc, #80]	; (80031f0 <errName+0xb8>)
 800319e:	e01a      	b.n	80031d6 <errName+0x9e>
		case devQue:
			return "Que";
 80031a0:	4b14      	ldr	r3, [pc, #80]	; (80031f4 <errName+0xbc>)
 80031a2:	e018      	b.n	80031d6 <errName+0x9e>
		case devMem:
			return "Mem";
 80031a4:	4b14      	ldr	r3, [pc, #80]	; (80031f8 <errName+0xc0>)
 80031a6:	e016      	b.n	80031d6 <errName+0x9e>
		case devTimeout:
			return "Timeout";
 80031a8:	4b14      	ldr	r3, [pc, #80]	; (80031fc <errName+0xc4>)
 80031aa:	e014      	b.n	80031d6 <errName+0x9e>
		case devBreak:
			return "apiStop";
 80031ac:	4b14      	ldr	r3, [pc, #80]	; (8003200 <errName+0xc8>)
 80031ae:	e012      	b.n	80031d6 <errName+0x9e>
		case devProg:
			return "apiProg";
 80031b0:	4b14      	ldr	r3, [pc, #80]	; (8003204 <errName+0xcc>)
 80031b2:	e010      	b.n	80031d6 <errName+0x9e>
		case devRead:
			return "apiRead";
 80031b4:	4b14      	ldr	r3, [pc, #80]	; (8003208 <errName+0xd0>)
 80031b6:	e00e      	b.n	80031d6 <errName+0x9e>
		case devCmd:
			return "apiCmd";
 80031b8:	4b14      	ldr	r3, [pc, #80]	; (800320c <errName+0xd4>)
 80031ba:	e00c      	b.n	80031d6 <errName+0x9e>
		case devDma:
			return "dmaMem";
 80031bc:	4b14      	ldr	r3, [pc, #80]	; (8003210 <errName+0xd8>)
 80031be:	e00a      	b.n	80031d6 <errName+0x9e>
		case devFlash:
			return "devFlash";
 80031c0:	4b14      	ldr	r3, [pc, #80]	; (8003214 <errName+0xdc>)
 80031c2:	e008      	b.n	80031d6 <errName+0x9e>
		case devAck:
			return "devAck";
 80031c4:	4b14      	ldr	r3, [pc, #80]	; (8003218 <errName+0xe0>)
 80031c6:	e006      	b.n	80031d6 <errName+0x9e>
		case devLCD:
			return "devLCD";
 80031c8:	4b14      	ldr	r3, [pc, #80]	; (800321c <errName+0xe4>)
 80031ca:	e004      	b.n	80031d6 <errName+0x9e>
		case devI2C:
			return "devI2C";
 80031cc:	4b14      	ldr	r3, [pc, #80]	; (8003220 <errName+0xe8>)
 80031ce:	e002      	b.n	80031d6 <errName+0x9e>
#ifdef SET_SI7021
		case devCRC:
			return "devCRC";
 80031d0:	4b14      	ldr	r3, [pc, #80]	; (8003224 <errName+0xec>)
 80031d2:	e000      	b.n	80031d6 <errName+0x9e>
#endif
	}
	return "???";
 80031d4:	4b14      	ldr	r3, [pc, #80]	; (8003228 <errName+0xf0>)
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	0800ff1c 	.word	0x0800ff1c
 80031e8:	0800ff24 	.word	0x0800ff24
 80031ec:	0800ff2c 	.word	0x0800ff2c
 80031f0:	0800ff30 	.word	0x0800ff30
 80031f4:	0800ff38 	.word	0x0800ff38
 80031f8:	0800ff3c 	.word	0x0800ff3c
 80031fc:	0800ff40 	.word	0x0800ff40
 8003200:	0800ff48 	.word	0x0800ff48
 8003204:	0800ff50 	.word	0x0800ff50
 8003208:	0800ff58 	.word	0x0800ff58
 800320c:	0800ff60 	.word	0x0800ff60
 8003210:	0800ff68 	.word	0x0800ff68
 8003214:	0800ff70 	.word	0x0800ff70
 8003218:	0800ff7c 	.word	0x0800ff7c
 800321c:	0800ff84 	.word	0x0800ff84
 8003220:	0800ff8c 	.word	0x0800ff8c
 8003224:	0800ff94 	.word	0x0800ff94
 8003228:	0800ff9c 	.word	0x0800ff9c

0800322c <hex2bin>:
//-----------------------------------------------------------------------------
//        hex-     uint32_t
//
uint32_t hex2bin(const char *buf, uint8_t len)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b08a      	sub	sp, #40	; 0x28
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
 8003234:	460b      	mov	r3, r1
 8003236:	70fb      	strb	r3, [r7, #3]
uint8_t i, j, jk, k;
uint8_t mas[8] = {0x30}, bt[2] = {0};
 8003238:	2330      	movs	r3, #48	; 0x30
 800323a:	613b      	str	r3, [r7, #16]
 800323c:	2300      	movs	r3, #0
 800323e:	617b      	str	r3, [r7, #20]
 8003240:	2300      	movs	r3, #0
 8003242:	81bb      	strh	r3, [r7, #12]
uint32_t dword, ret = 0;
 8003244:	2300      	movs	r3, #0
 8003246:	623b      	str	r3, [r7, #32]

    if (!len || !buf) return ret;
 8003248:	78fb      	ldrb	r3, [r7, #3]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d002      	beq.n	8003254 <hex2bin+0x28>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <hex2bin+0x2c>
 8003254:	6a3b      	ldr	r3, [r7, #32]
 8003256:	e0be      	b.n	80033d6 <hex2bin+0x1aa>
    if (len > 8) len = 8;
 8003258:	78fb      	ldrb	r3, [r7, #3]
 800325a:	2b08      	cmp	r3, #8
 800325c:	d901      	bls.n	8003262 <hex2bin+0x36>
 800325e:	2308      	movs	r3, #8
 8003260:	70fb      	strb	r3, [r7, #3]
    k = 8 - len;
 8003262:	78fb      	ldrb	r3, [r7, #3]
 8003264:	f1c3 0308 	rsb	r3, r3, #8
 8003268:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    memcpy(&mas[k], buf, len);
 800326c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003270:	f107 0210 	add.w	r2, r7, #16
 8003274:	4413      	add	r3, r2
 8003276:	78fa      	ldrb	r2, [r7, #3]
 8003278:	6879      	ldr	r1, [r7, #4]
 800327a:	4618      	mov	r0, r3
 800327c:	f008 fd42 	bl	800bd04 <memcpy>

    k = j = 0;
 8003280:	2300      	movs	r3, #0
 8003282:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003286:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800328a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    while (k < 4) {
 800328e:	e09c      	b.n	80033ca <hex2bin+0x19e>
        jk = j + 2;
 8003290:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003294:	3302      	adds	r3, #2
 8003296:	77fb      	strb	r3, [r7, #31]
        for (i = j; i < jk; i++) {
 8003298:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800329c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80032a0:	e072      	b.n	8003388 <hex2bin+0x15c>
                 if ((mas[i] >= 0x30) && (mas[i] <= 0x39)) bt[i&1] = mas[i] - 0x30;
 80032a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80032aa:	4413      	add	r3, r2
 80032ac:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80032b0:	2b2f      	cmp	r3, #47	; 0x2f
 80032b2:	d91b      	bls.n	80032ec <hex2bin+0xc0>
 80032b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032b8:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80032bc:	4413      	add	r3, r2
 80032be:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80032c2:	2b39      	cmp	r3, #57	; 0x39
 80032c4:	d812      	bhi.n	80032ec <hex2bin+0xc0>
 80032c6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80032ce:	4413      	add	r3, r2
 80032d0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80032d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	3a30      	subs	r2, #48	; 0x30
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80032e4:	440b      	add	r3, r1
 80032e6:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80032ea:	e048      	b.n	800337e <hex2bin+0x152>
            else if ((mas[i] >= 0x61) && (mas[i] <= 0x66)) bt[i&1] = mas[i] - 0x57;//a,b,c,d,e,f
 80032ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80032f0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80032f4:	4413      	add	r3, r2
 80032f6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80032fa:	2b60      	cmp	r3, #96	; 0x60
 80032fc:	d91b      	bls.n	8003336 <hex2bin+0x10a>
 80032fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003302:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003306:	4413      	add	r3, r2
 8003308:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800330c:	2b66      	cmp	r3, #102	; 0x66
 800330e:	d812      	bhi.n	8003336 <hex2bin+0x10a>
 8003310:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003314:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003318:	4413      	add	r3, r2
 800331a:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 800331e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003322:	f003 0301 	and.w	r3, r3, #1
 8003326:	3a57      	subs	r2, #87	; 0x57
 8003328:	b2d2      	uxtb	r2, r2
 800332a:	f107 0128 	add.w	r1, r7, #40	; 0x28
 800332e:	440b      	add	r3, r1
 8003330:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8003334:	e023      	b.n	800337e <hex2bin+0x152>
            else if ((mas[i] >= 0x41) && (mas[i] <= 0x46)) bt[i&1] = mas[i] - 0x37;//A,B,C,D,E,F
 8003336:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800333a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800333e:	4413      	add	r3, r2
 8003340:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003344:	2b40      	cmp	r3, #64	; 0x40
 8003346:	d91a      	bls.n	800337e <hex2bin+0x152>
 8003348:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800334c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003350:	4413      	add	r3, r2
 8003352:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003356:	2b46      	cmp	r3, #70	; 0x46
 8003358:	d811      	bhi.n	800337e <hex2bin+0x152>
 800335a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800335e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003362:	4413      	add	r3, r2
 8003364:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8003368:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	3a37      	subs	r2, #55	; 0x37
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003378:	440b      	add	r3, r1
 800337a:	f803 2c1c 	strb.w	r2, [r3, #-28]
        for (i = j; i < jk; i++) {
 800337e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003382:	3301      	adds	r3, #1
 8003384:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003388:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800338c:	7ffb      	ldrb	r3, [r7, #31]
 800338e:	429a      	cmp	r2, r3
 8003390:	d387      	bcc.n	80032a2 <hex2bin+0x76>
        }
        dword = (bt[0] << 4) | (bt[1] & 0xf);
 8003392:	7b3b      	ldrb	r3, [r7, #12]
 8003394:	011a      	lsls	r2, r3, #4
 8003396:	7b7b      	ldrb	r3, [r7, #13]
 8003398:	f003 030f 	and.w	r3, r3, #15
 800339c:	4313      	orrs	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        ret |= (dword << 8*(4 - k - 1));
 80033a0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80033a4:	f1c3 0303 	rsb	r3, r3, #3
 80033a8:	00db      	lsls	r3, r3, #3
 80033aa:	69ba      	ldr	r2, [r7, #24]
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	6a3a      	ldr	r2, [r7, #32]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	623b      	str	r3, [r7, #32]
        k++;
 80033b6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80033ba:	3301      	adds	r3, #1
 80033bc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        j += 2;
 80033c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80033c4:	3302      	adds	r3, #2
 80033c6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    while (k < 4) {
 80033ca:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	f67f af5e 	bls.w	8003290 <hex2bin+0x64>
    }

    return ret;
 80033d4:	6a3b      	ldr	r3, [r7, #32]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3728      	adds	r7, #40	; 0x28
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
	...

080033e0 <get_mSecCounter>:
//-------------------------------------------------------------------------------------------
uint32_t get_mSecCounter()
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
	return mSecCounter;
 80033e4:	4b03      	ldr	r3, [pc, #12]	; (80033f4 <get_mSecCounter+0x14>)
 80033e6:	681b      	ldr	r3, [r3, #0]
}
 80033e8:	4618      	mov	r0, r3
 80033ea:	46bd      	mov	sp, r7
 80033ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f0:	4770      	bx	lr
 80033f2:	bf00      	nop
 80033f4:	20000a6c 	.word	0x20000a6c

080033f8 <inc_mSecCounter>:
//----------------------------------------------
void inc_mSecCounter()
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
	mSecCounter++;
 80033fc:	4b04      	ldr	r3, [pc, #16]	; (8003410 <inc_mSecCounter+0x18>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	3301      	adds	r3, #1
 8003402:	4a03      	ldr	r2, [pc, #12]	; (8003410 <inc_mSecCounter+0x18>)
 8003404:	6013      	str	r3, [r2, #0]
}
 8003406:	bf00      	nop
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	20000a6c 	.word	0x20000a6c

08003414 <get_secCounter>:
//----------------------------------------------
uint32_t get_secCounter()
{
 8003414:	b480      	push	{r7}
 8003416:	af00      	add	r7, sp, #0
	return SecCounter;
 8003418:	4b03      	ldr	r3, [pc, #12]	; (8003428 <get_secCounter+0x14>)
 800341a:	681b      	ldr	r3, [r3, #0]
}
 800341c:	4618      	mov	r0, r3
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	20000a70 	.word	0x20000a70

0800342c <inc_secCounter>:
{
	SecCounter = sec;
}
//----------------------------------------------
void inc_secCounter()
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
	SecCounter++;
 8003430:	4b04      	ldr	r3, [pc, #16]	; (8003444 <inc_secCounter+0x18>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	3301      	adds	r3, #1
 8003436:	4a03      	ldr	r2, [pc, #12]	; (8003444 <inc_secCounter+0x18>)
 8003438:	6013      	str	r3, [r2, #0]
}
 800343a:	bf00      	nop
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	20000a70 	.word	0x20000a70

08003448 <get_tmr10>:
//----------------------------------------------
uint32_t get_tmr10(uint32_t ms)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
	return (get_mSecCounter() + ms);
 8003450:	f7ff ffc6 	bl	80033e0 <get_mSecCounter>
 8003454:	4602      	mov	r2, r0
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4413      	add	r3, r2
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}

08003462 <check_tmr10>:
//----------------------------------------------
bool check_tmr10(uint32_t ms)
{
 8003462:	b580      	push	{r7, lr}
 8003464:	b082      	sub	sp, #8
 8003466:	af00      	add	r7, sp, #0
 8003468:	6078      	str	r0, [r7, #4]
	return (get_mSecCounter() >= ms ? true : false);
 800346a:	f7ff ffb9 	bl	80033e0 <get_mSecCounter>
 800346e:	4602      	mov	r2, r0
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4293      	cmp	r3, r2
 8003474:	bf94      	ite	ls
 8003476:	2301      	movls	r3, #1
 8003478:	2300      	movhi	r3, #0
 800347a:	b2db      	uxtb	r3, r3
}
 800347c:	4618      	mov	r0, r3
 800347e:	3708      	adds	r7, #8
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}

08003484 <errLedOn>:
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b082      	sub	sp, #8
 8003488:	af00      	add	r7, sp, #0
 800348a:	4603      	mov	r3, r0
 800348c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(ERR_GPIO_Port, ERR_Pin, GPIO_PIN_SET);//LED OFF
 800348e:	2201      	movs	r2, #1
 8003490:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003494:	4809      	ldr	r0, [pc, #36]	; (80034bc <errLedOn+0x38>)
 8003496:	f003 fc17 	bl	8006cc8 <HAL_GPIO_WritePin>
	HAL_Delay(25);
 800349a:	2019      	movs	r0, #25
 800349c:	f001 fe66 	bl	800516c <HAL_Delay>
	if (on) HAL_GPIO_WritePin(ERR_GPIO_Port, ERR_Pin, GPIO_PIN_RESET);//LED ON
 80034a0:	79fb      	ldrb	r3, [r7, #7]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d005      	beq.n	80034b2 <errLedOn+0x2e>
 80034a6:	2200      	movs	r2, #0
 80034a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80034ac:	4803      	ldr	r0, [pc, #12]	; (80034bc <errLedOn+0x38>)
 80034ae:	f003 fc0b 	bl	8006cc8 <HAL_GPIO_WritePin>
}
 80034b2:	bf00      	nop
 80034b4:	3708      	adds	r7, #8
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	40020400 	.word	0x40020400

080034c0 <sec2str>:
//-----------------------------------------------------------------------------------------
int sec2str(char *st)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b088      	sub	sp, #32
 80034c4:	af02      	add	r7, sp, #8
 80034c6:	6078      	str	r0, [r7, #4]
	uint32_t sec = get_secCounter();
 80034c8:	f7ff ffa4 	bl	8003414 <get_secCounter>
 80034cc:	6178      	str	r0, [r7, #20]

	uint32_t day = sec / (60 * 60 * 24);
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	4a1f      	ldr	r2, [pc, #124]	; (8003550 <sec2str+0x90>)
 80034d2:	fba2 2303 	umull	r2, r3, r2, r3
 80034d6:	0c1b      	lsrs	r3, r3, #16
 80034d8:	613b      	str	r3, [r7, #16]
	sec %= (60 * 60 * 24);
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	4a1c      	ldr	r2, [pc, #112]	; (8003550 <sec2str+0x90>)
 80034de:	fba2 1203 	umull	r1, r2, r2, r3
 80034e2:	0c12      	lsrs	r2, r2, #16
 80034e4:	491b      	ldr	r1, [pc, #108]	; (8003554 <sec2str+0x94>)
 80034e6:	fb01 f202 	mul.w	r2, r1, r2
 80034ea:	1a9b      	subs	r3, r3, r2
 80034ec:	617b      	str	r3, [r7, #20]
	uint32_t hour = sec / (60 * 60);
 80034ee:	697b      	ldr	r3, [r7, #20]
 80034f0:	4a19      	ldr	r2, [pc, #100]	; (8003558 <sec2str+0x98>)
 80034f2:	fba2 2303 	umull	r2, r3, r2, r3
 80034f6:	0adb      	lsrs	r3, r3, #11
 80034f8:	60fb      	str	r3, [r7, #12]
	sec %= (60 * 60);
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	4a16      	ldr	r2, [pc, #88]	; (8003558 <sec2str+0x98>)
 80034fe:	fba2 1203 	umull	r1, r2, r2, r3
 8003502:	0ad2      	lsrs	r2, r2, #11
 8003504:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003508:	fb01 f202 	mul.w	r2, r1, r2
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	617b      	str	r3, [r7, #20]
	uint32_t min = sec / (60);
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	4a12      	ldr	r2, [pc, #72]	; (800355c <sec2str+0x9c>)
 8003514:	fba2 2303 	umull	r2, r3, r2, r3
 8003518:	095b      	lsrs	r3, r3, #5
 800351a:	60bb      	str	r3, [r7, #8]
	sec %= 60;
 800351c:	697a      	ldr	r2, [r7, #20]
 800351e:	4b0f      	ldr	r3, [pc, #60]	; (800355c <sec2str+0x9c>)
 8003520:	fba3 1302 	umull	r1, r3, r3, r2
 8003524:	0959      	lsrs	r1, r3, #5
 8003526:	460b      	mov	r3, r1
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	1a5b      	subs	r3, r3, r1
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	617b      	str	r3, [r7, #20]

	return (sprintf(st, "%lu.%02lu:%02lu:%02lu ", day, hour, min, sec));
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	9301      	str	r3, [sp, #4]
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	693a      	ldr	r2, [r7, #16]
 800353e:	4908      	ldr	r1, [pc, #32]	; (8003560 <sec2str+0xa0>)
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f009 f85f 	bl	800c604 <siprintf>
 8003546:	4603      	mov	r3, r0
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	c22e4507 	.word	0xc22e4507
 8003554:	00015180 	.word	0x00015180
 8003558:	91a2b3c5 	.word	0x91a2b3c5
 800355c:	88888889 	.word	0x88888889
 8003560:	0800ffa0 	.word	0x0800ffa0

08003564 <sec_to_str>:
//-----------------------------------------------------------------------------------------
int sec_to_str(char *stx)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b088      	sub	sp, #32
 8003568:	af02      	add	r7, sp, #8
 800356a:	6078      	str	r0, [r7, #4]
	uint32_t sec = get_secCounter();
 800356c:	f7ff ff52 	bl	8003414 <get_secCounter>
 8003570:	6178      	str	r0, [r7, #20]

	uint32_t day = sec / (60 * 60 * 24);
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	4a1f      	ldr	r2, [pc, #124]	; (80035f4 <sec_to_str+0x90>)
 8003576:	fba2 2303 	umull	r2, r3, r2, r3
 800357a:	0c1b      	lsrs	r3, r3, #16
 800357c:	613b      	str	r3, [r7, #16]
	sec %= (60 * 60 * 24);
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	4a1c      	ldr	r2, [pc, #112]	; (80035f4 <sec_to_str+0x90>)
 8003582:	fba2 1203 	umull	r1, r2, r2, r3
 8003586:	0c12      	lsrs	r2, r2, #16
 8003588:	491b      	ldr	r1, [pc, #108]	; (80035f8 <sec_to_str+0x94>)
 800358a:	fb01 f202 	mul.w	r2, r1, r2
 800358e:	1a9b      	subs	r3, r3, r2
 8003590:	617b      	str	r3, [r7, #20]
	uint32_t hour = sec / (60 * 60);
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	4a19      	ldr	r2, [pc, #100]	; (80035fc <sec_to_str+0x98>)
 8003596:	fba2 2303 	umull	r2, r3, r2, r3
 800359a:	0adb      	lsrs	r3, r3, #11
 800359c:	60fb      	str	r3, [r7, #12]
	sec %= (60 * 60);
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	4a16      	ldr	r2, [pc, #88]	; (80035fc <sec_to_str+0x98>)
 80035a2:	fba2 1203 	umull	r1, r2, r2, r3
 80035a6:	0ad2      	lsrs	r2, r2, #11
 80035a8:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80035ac:	fb01 f202 	mul.w	r2, r1, r2
 80035b0:	1a9b      	subs	r3, r3, r2
 80035b2:	617b      	str	r3, [r7, #20]
	uint32_t min = sec / (60);
 80035b4:	697b      	ldr	r3, [r7, #20]
 80035b6:	4a12      	ldr	r2, [pc, #72]	; (8003600 <sec_to_str+0x9c>)
 80035b8:	fba2 2303 	umull	r2, r3, r2, r3
 80035bc:	095b      	lsrs	r3, r3, #5
 80035be:	60bb      	str	r3, [r7, #8]
	sec %= 60;
 80035c0:	697a      	ldr	r2, [r7, #20]
 80035c2:	4b0f      	ldr	r3, [pc, #60]	; (8003600 <sec_to_str+0x9c>)
 80035c4:	fba3 1302 	umull	r1, r3, r3, r2
 80035c8:	0959      	lsrs	r1, r3, #5
 80035ca:	460b      	mov	r3, r1
 80035cc:	011b      	lsls	r3, r3, #4
 80035ce:	1a5b      	subs	r3, r3, r1
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	1ad3      	subs	r3, r2, r3
 80035d4:	617b      	str	r3, [r7, #20]

	return (sprintf(stx, "%lu.%02lu:%02lu:%02lu | ", day, hour, min, sec));
 80035d6:	697b      	ldr	r3, [r7, #20]
 80035d8:	9301      	str	r3, [sp, #4]
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	4908      	ldr	r1, [pc, #32]	; (8003604 <sec_to_str+0xa0>)
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f009 f80d 	bl	800c604 <siprintf>
 80035ea:	4603      	mov	r3, r0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3718      	adds	r7, #24
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}
 80035f4:	c22e4507 	.word	0xc22e4507
 80035f8:	00015180 	.word	0x00015180
 80035fc:	91a2b3c5 	.word	0x91a2b3c5
 8003600:	88888889 	.word	0x88888889
 8003604:	0800ffb8 	.word	0x0800ffb8

08003608 <Report>:
//-------------------------------------------------------------------------------------------
uint8_t Report(const char *tag, bool addTime, const char *fmt, ...)
{
 8003608:	b40c      	push	{r2, r3}
 800360a:	b590      	push	{r4, r7, lr}
 800360c:	b087      	sub	sp, #28
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
 8003612:	460b      	mov	r3, r1
 8003614:	70fb      	strb	r3, [r7, #3]
va_list args;
size_t len = MAX_UART_BUF;
 8003616:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800361a:	613b      	str	r3, [r7, #16]
int dl = 0;
 800361c:	2300      	movs	r3, #0
 800361e:	617b      	str	r3, [r7, #20]
char *buff = &txBuf[0];
 8003620:	4b30      	ldr	r3, [pc, #192]	; (80036e4 <Report+0xdc>)
 8003622:	60fb      	str	r3, [r7, #12]

	*buff = '\0';
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	2200      	movs	r2, #0
 8003628:	701a      	strb	r2, [r3, #0]
	if (addTime) dl = sec_to_str(buff);
 800362a:	78fb      	ldrb	r3, [r7, #3]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d003      	beq.n	8003638 <Report+0x30>
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f7ff ff97 	bl	8003564 <sec_to_str>
 8003636:	6178      	str	r0, [r7, #20]

	if (tag) dl += sprintf(buff+strlen(buff), "[%s] ", tag);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00e      	beq.n	800365c <Report+0x54>
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f7fc fdce 	bl	80001e0 <strlen>
 8003644:	4602      	mov	r2, r0
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	4413      	add	r3, r2
 800364a:	687a      	ldr	r2, [r7, #4]
 800364c:	4926      	ldr	r1, [pc, #152]	; (80036e8 <Report+0xe0>)
 800364e:	4618      	mov	r0, r3
 8003650:	f008 ffd8 	bl	800c604 <siprintf>
 8003654:	4602      	mov	r2, r0
 8003656:	697b      	ldr	r3, [r7, #20]
 8003658:	4413      	add	r3, r2
 800365a:	617b      	str	r3, [r7, #20]
	va_start(args, fmt);
 800365c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003660:	60bb      	str	r3, [r7, #8]
	vsnprintf(buff + dl, len - dl, fmt, args);
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	68fa      	ldr	r2, [r7, #12]
 8003666:	18d0      	adds	r0, r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	693a      	ldr	r2, [r7, #16]
 800366c:	1ad1      	subs	r1, r2, r3
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003672:	f009 f8e7 	bl	800c844 <vsniprintf>
	uartReady = false;
 8003676:	4b1d      	ldr	r3, [pc, #116]	; (80036ec <Report+0xe4>)
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]
	if (HAL_UART_Transmit_DMA(uartPort, (uint8_t *)buff, strlen(buff)) != HAL_OK) devError |= devUART;
 800367c:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <Report+0xe8>)
 800367e:	681c      	ldr	r4, [r3, #0]
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f7fc fdad 	bl	80001e0 <strlen>
 8003686:	4603      	mov	r3, r0
 8003688:	b29b      	uxth	r3, r3
 800368a:	461a      	mov	r2, r3
 800368c:	68f9      	ldr	r1, [r7, #12]
 800368e:	4620      	mov	r0, r4
 8003690:	f007 fb60 	bl	800ad54 <HAL_UART_Transmit_DMA>
 8003694:	4603      	mov	r3, r0
 8003696:	2b00      	cmp	r3, #0
 8003698:	d011      	beq.n	80036be <Report+0xb6>
 800369a:	4b16      	ldr	r3, [pc, #88]	; (80036f4 <Report+0xec>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f043 0301 	orr.w	r3, r3, #1
 80036a2:	4a14      	ldr	r2, [pc, #80]	; (80036f4 <Report+0xec>)
 80036a4:	6013      	str	r3, [r2, #0]
	while (HAL_UART_GetState(uartPort) != HAL_UART_STATE_READY) {
 80036a6:	e00a      	b.n	80036be <Report+0xb6>
		if (HAL_UART_GetState(uartPort) == HAL_UART_STATE_BUSY_RX) break;
 80036a8:	4b11      	ldr	r3, [pc, #68]	; (80036f0 <Report+0xe8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4618      	mov	r0, r3
 80036ae:	f007 fe73 	bl	800b398 <HAL_UART_GetState>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b22      	cmp	r3, #34	; 0x22
 80036b6:	d00b      	beq.n	80036d0 <Report+0xc8>
		HAL_Delay(1);
 80036b8:	2001      	movs	r0, #1
 80036ba:	f001 fd57 	bl	800516c <HAL_Delay>
	while (HAL_UART_GetState(uartPort) != HAL_UART_STATE_READY) {
 80036be:	4b0c      	ldr	r3, [pc, #48]	; (80036f0 <Report+0xe8>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4618      	mov	r0, r3
 80036c4:	f007 fe68 	bl	800b398 <HAL_UART_GetState>
 80036c8:	4603      	mov	r3, r0
 80036ca:	2b20      	cmp	r3, #32
 80036cc:	d1ec      	bne.n	80036a8 <Report+0xa0>
 80036ce:	e000      	b.n	80036d2 <Report+0xca>
		if (HAL_UART_GetState(uartPort) == HAL_UART_STATE_BUSY_RX) break;
 80036d0:	bf00      	nop
	}
	va_end(args);


	return 0;
 80036d2:	2300      	movs	r3, #0
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	371c      	adds	r7, #28
 80036d8:	46bd      	mov	sp, r7
 80036da:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80036de:	b002      	add	sp, #8
 80036e0:	4770      	bx	lr
 80036e2:	bf00      	nop
 80036e4:	20000664 	.word	0x20000664
 80036e8:	0800ffd4 	.word	0x0800ffd4
 80036ec:	20000014 	.word	0x20000014
 80036f0:	20000000 	.word	0x20000000
 80036f4:	20000660 	.word	0x20000660

080036f8 <dmaTransferDone>:
		part->dro = (val - part->cel) * 1000000;
	}
#endif
//-----------------------------------------------------------------------------
void dmaTransferDone(DMA_HandleTypeDef *dmem)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
	if (dmem == dmaMem) {
 8003700:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <dmaTransferDone+0x48>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	687a      	ldr	r2, [r7, #4]
 8003706:	429a      	cmp	r2, r3
 8003708:	d115      	bne.n	8003736 <dmaTransferDone+0x3e>
		evt_t ev = evt_none;
 800370a:	2316      	movs	r3, #22
 800370c:	73fb      	strb	r3, [r7, #15]

		if (rdMem == rdApi) ev = evt_dmaMem;
 800370e:	4b0d      	ldr	r3, [pc, #52]	; (8003744 <dmaTransferDone+0x4c>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	2b01      	cmp	r3, #1
 8003714:	d102      	bne.n	800371c <dmaTransferDone+0x24>
 8003716:	2308      	movs	r3, #8
 8003718:	73fb      	strb	r3, [r7, #15]
 800371a:	e005      	b.n	8003728 <dmaTransferDone+0x30>
		else
		if (rdMem == rdHdr) ev = evt_dmaHdr;
 800371c:	4b09      	ldr	r3, [pc, #36]	; (8003744 <dmaTransferDone+0x4c>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	2b02      	cmp	r3, #2
 8003722:	d101      	bne.n	8003728 <dmaTransferDone+0x30>
 8003724:	2309      	movs	r3, #9
 8003726:	73fb      	strb	r3, [r7, #15]

		if (ev != evt_none) putEvt(ev);
 8003728:	7bfb      	ldrb	r3, [r7, #15]
 800372a:	2b16      	cmp	r3, #22
 800372c:	d003      	beq.n	8003736 <dmaTransferDone+0x3e>
 800372e:	7bfb      	ldrb	r3, [r7, #15]
 8003730:	4618      	mov	r0, r3
 8003732:	f000 f815 	bl	8003760 <putEvt>
	}
}
 8003736:	bf00      	nop
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	20000004 	.word	0x20000004
 8003744:	20000a68 	.word	0x20000a68

08003748 <getEvtCount>:

//-------------------------------------------------------------------------------------------
uint8_t getEvtCount()
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
	return cnt_evt;
 800374c:	4b03      	ldr	r3, [pc, #12]	; (800375c <getEvtCount+0x14>)
 800374e:	781b      	ldrb	r3, [r3, #0]
}
 8003750:	4618      	mov	r0, r3
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	20000adb 	.word	0x20000adb

08003760 <putEvt>:
//-------------------------------------------------------------------------------------------
void putEvt(evt_t evt)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b082      	sub	sp, #8
 8003764:	af00      	add	r7, sp, #0
 8003766:	4603      	mov	r3, r0
 8003768:	71fb      	strb	r3, [r7, #7]

	//while (lock_fifo);
	//lock_fifo = true;

	if (cnt_evt > (MAX_FIFO_SIZE - 3)) {
 800376a:	4b37      	ldr	r3, [pc, #220]	; (8003848 <putEvt+0xe8>)
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2b3d      	cmp	r3, #61	; 0x3d
 8003770:	d906      	bls.n	8003780 <putEvt+0x20>
		devError |= devFifo;
 8003772:	4b36      	ldr	r3, [pc, #216]	; (800384c <putEvt+0xec>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f043 0303 	orr.w	r3, r3, #3
 800377a:	4a34      	ldr	r2, [pc, #208]	; (800384c <putEvt+0xec>)
 800377c:	6013      	str	r3, [r2, #0]
		//lock_fifo = false;
		return;
 800377e:	e060      	b.n	8003842 <putEvt+0xe2>
	}

	HAL_NVIC_DisableIRQ(ADC_IRQn);
 8003780:	2012      	movs	r0, #18
 8003782:	f002 fad2 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003786:	2025      	movs	r0, #37	; 0x25
 8003788:	f002 facf 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 800378c:	2008      	movs	r0, #8
 800378e:	f002 facc 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8003792:	201d      	movs	r0, #29
 8003794:	f002 fac9 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(DMA2_Stream0_IRQn);
 8003798:	2038      	movs	r0, #56	; 0x38
 800379a:	f002 fac6 	bl	8005d2a <HAL_NVIC_DisableIRQ>

	if (cnt_evt >= MAX_FIFO_SIZE) {
 800379e:	4b2a      	ldr	r3, [pc, #168]	; (8003848 <putEvt+0xe8>)
 80037a0:	781b      	ldrb	r3, [r3, #0]
 80037a2:	2b3f      	cmp	r3, #63	; 0x3f
 80037a4:	d906      	bls.n	80037b4 <putEvt+0x54>
		wr_evt_err++;
 80037a6:	4b2a      	ldr	r3, [pc, #168]	; (8003850 <putEvt+0xf0>)
 80037a8:	781b      	ldrb	r3, [r3, #0]
 80037aa:	3301      	adds	r3, #1
 80037ac:	b2da      	uxtb	r2, r3
 80037ae:	4b28      	ldr	r3, [pc, #160]	; (8003850 <putEvt+0xf0>)
 80037b0:	701a      	strb	r2, [r3, #0]
 80037b2:	e026      	b.n	8003802 <putEvt+0xa2>
	} else {
		evt_fifo[wr_evt_adr] = evt;
 80037b4:	4b27      	ldr	r3, [pc, #156]	; (8003854 <putEvt+0xf4>)
 80037b6:	781b      	ldrb	r3, [r3, #0]
 80037b8:	4619      	mov	r1, r3
 80037ba:	4a27      	ldr	r2, [pc, #156]	; (8003858 <putEvt+0xf8>)
 80037bc:	79fb      	ldrb	r3, [r7, #7]
 80037be:	5453      	strb	r3, [r2, r1]
		cnt_evt++;
 80037c0:	4b21      	ldr	r3, [pc, #132]	; (8003848 <putEvt+0xe8>)
 80037c2:	781b      	ldrb	r3, [r3, #0]
 80037c4:	3301      	adds	r3, #1
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	4b1f      	ldr	r3, [pc, #124]	; (8003848 <putEvt+0xe8>)
 80037ca:	701a      	strb	r2, [r3, #0]
		if (wr_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 80037cc:	4b21      	ldr	r3, [pc, #132]	; (8003854 <putEvt+0xf4>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b3e      	cmp	r3, #62	; 0x3e
 80037d2:	d806      	bhi.n	80037e2 <putEvt+0x82>
			wr_evt_adr++;
 80037d4:	4b1f      	ldr	r3, [pc, #124]	; (8003854 <putEvt+0xf4>)
 80037d6:	781b      	ldrb	r3, [r3, #0]
 80037d8:	3301      	adds	r3, #1
 80037da:	b2da      	uxtb	r2, r3
 80037dc:	4b1d      	ldr	r3, [pc, #116]	; (8003854 <putEvt+0xf4>)
 80037de:	701a      	strb	r2, [r3, #0]
 80037e0:	e002      	b.n	80037e8 <putEvt+0x88>
		} else  {
			wr_evt_adr = 0;
 80037e2:	4b1c      	ldr	r3, [pc, #112]	; (8003854 <putEvt+0xf4>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	701a      	strb	r2, [r3, #0]
		}
		wr_evt_err = 0;
 80037e8:	4b19      	ldr	r3, [pc, #100]	; (8003850 <putEvt+0xf0>)
 80037ea:	2200      	movs	r2, #0
 80037ec:	701a      	strb	r2, [r3, #0]
		if (cnt_evt > max_evt) max_evt = cnt_evt;
 80037ee:	4b16      	ldr	r3, [pc, #88]	; (8003848 <putEvt+0xe8>)
 80037f0:	781a      	ldrb	r2, [r3, #0]
 80037f2:	4b1a      	ldr	r3, [pc, #104]	; (800385c <putEvt+0xfc>)
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	d903      	bls.n	8003802 <putEvt+0xa2>
 80037fa:	4b13      	ldr	r3, [pc, #76]	; (8003848 <putEvt+0xe8>)
 80037fc:	781a      	ldrb	r2, [r3, #0]
 80037fe:	4b17      	ldr	r3, [pc, #92]	; (800385c <putEvt+0xfc>)
 8003800:	701a      	strb	r2, [r3, #0]
	}

	if (wr_evt_err) devError |= devFifo;
 8003802:	4b13      	ldr	r3, [pc, #76]	; (8003850 <putEvt+0xf0>)
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d006      	beq.n	8003818 <putEvt+0xb8>
 800380a:	4b10      	ldr	r3, [pc, #64]	; (800384c <putEvt+0xec>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f043 0303 	orr.w	r3, r3, #3
 8003812:	4a0e      	ldr	r2, [pc, #56]	; (800384c <putEvt+0xec>)
 8003814:	6013      	str	r3, [r2, #0]
 8003816:	e005      	b.n	8003824 <putEvt+0xc4>
			   else devError &= ~devFifo;
 8003818:	4b0c      	ldr	r3, [pc, #48]	; (800384c <putEvt+0xec>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f023 0303 	bic.w	r3, r3, #3
 8003820:	4a0a      	ldr	r2, [pc, #40]	; (800384c <putEvt+0xec>)
 8003822:	6013      	str	r3, [r2, #0]

	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8003824:	2038      	movs	r0, #56	; 0x38
 8003826:	f002 fa72 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800382a:	201d      	movs	r0, #29
 800382c:	f002 fa6f 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003830:	2008      	movs	r0, #8
 8003832:	f002 fa6c 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003836:	2025      	movs	r0, #37	; 0x25
 8003838:	f002 fa69 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(ADC_IRQn);
 800383c:	2012      	movs	r0, #18
 800383e:	f002 fa66 	bl	8005d0e <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;
}
 8003842:	3708      	adds	r7, #8
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}
 8003848:	20000adb 	.word	0x20000adb
 800384c:	20000660 	.word	0x20000660
 8003850:	20000ada 	.word	0x20000ada
 8003854:	20000ad9 	.word	0x20000ad9
 8003858:	20000a98 	.word	0x20000a98
 800385c:	20000adc 	.word	0x20000adc

08003860 <getEvt>:
//
evt_t getEvt()
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
evt_t ret = evt_empty;
 8003866:	2300      	movs	r3, #0
 8003868:	71fb      	strb	r3, [r7, #7]

	//while (lock_fifo);
	//lock_fifo = true;

	HAL_NVIC_DisableIRQ(ADC_IRQn);
 800386a:	2012      	movs	r0, #18
 800386c:	f002 fa5d 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003870:	2025      	movs	r0, #37	; 0x25
 8003872:	f002 fa5a 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8003876:	2008      	movs	r0, #8
 8003878:	f002 fa57 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 800387c:	201d      	movs	r0, #29
 800387e:	f002 fa54 	bl	8005d2a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(DMA2_Stream0_IRQn);
 8003882:	2038      	movs	r0, #56	; 0x38
 8003884:	f002 fa51 	bl	8005d2a <HAL_NVIC_DisableIRQ>

	if (cnt_evt) {
 8003888:	4b1a      	ldr	r3, [pc, #104]	; (80038f4 <getEvt+0x94>)
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d01d      	beq.n	80038cc <getEvt+0x6c>
		ret = evt_fifo[rd_evt_adr];
 8003890:	4b19      	ldr	r3, [pc, #100]	; (80038f8 <getEvt+0x98>)
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	461a      	mov	r2, r3
 8003896:	4b19      	ldr	r3, [pc, #100]	; (80038fc <getEvt+0x9c>)
 8003898:	5c9b      	ldrb	r3, [r3, r2]
 800389a:	71fb      	strb	r3, [r7, #7]
		if (cnt_evt) cnt_evt--;
 800389c:	4b15      	ldr	r3, [pc, #84]	; (80038f4 <getEvt+0x94>)
 800389e:	781b      	ldrb	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d005      	beq.n	80038b0 <getEvt+0x50>
 80038a4:	4b13      	ldr	r3, [pc, #76]	; (80038f4 <getEvt+0x94>)
 80038a6:	781b      	ldrb	r3, [r3, #0]
 80038a8:	3b01      	subs	r3, #1
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	4b11      	ldr	r3, [pc, #68]	; (80038f4 <getEvt+0x94>)
 80038ae:	701a      	strb	r2, [r3, #0]
		if (rd_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 80038b0:	4b11      	ldr	r3, [pc, #68]	; (80038f8 <getEvt+0x98>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	2b3e      	cmp	r3, #62	; 0x3e
 80038b6:	d806      	bhi.n	80038c6 <getEvt+0x66>
			rd_evt_adr++;
 80038b8:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <getEvt+0x98>)
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	3301      	adds	r3, #1
 80038be:	b2da      	uxtb	r2, r3
 80038c0:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <getEvt+0x98>)
 80038c2:	701a      	strb	r2, [r3, #0]
 80038c4:	e002      	b.n	80038cc <getEvt+0x6c>
		} else {
			rd_evt_adr = 0;
 80038c6:	4b0c      	ldr	r3, [pc, #48]	; (80038f8 <getEvt+0x98>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	701a      	strb	r2, [r3, #0]
		}
	}

	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80038cc:	2038      	movs	r0, #56	; 0x38
 80038ce:	f002 fa1e 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80038d2:	201d      	movs	r0, #29
 80038d4:	f002 fa1b 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80038d8:	2008      	movs	r0, #8
 80038da:	f002 fa18 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART1_IRQn);
 80038de:	2025      	movs	r0, #37	; 0x25
 80038e0:	f002 fa15 	bl	8005d0e <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(ADC_IRQn);
 80038e4:	2012      	movs	r0, #18
 80038e6:	f002 fa12 	bl	8005d0e <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;

	return ret;
 80038ea:	79fb      	ldrb	r3, [r7, #7]
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3708      	adds	r7, #8
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20000adb 	.word	0x20000adb
 80038f8:	20000ad8 	.word	0x20000ad8
 80038fc:	20000a98 	.word	0x20000a98

08003900 <adcAddVal>:
#endif

//-------------------------------------------------------------------------------------------
#ifdef SET_MQ135
uint8_t adcAddVal(uint16_t value)
{
 8003900:	b480      	push	{r7}
 8003902:	b085      	sub	sp, #20
 8003904:	af00      	add	r7, sp, #0
 8003906:	4603      	mov	r3, r0
 8003908:	80fb      	strh	r3, [r7, #6]
int8_t i;

	if (!adcValCounter) {
 800390a:	4b24      	ldr	r3, [pc, #144]	; (800399c <adcAddVal+0x9c>)
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d116      	bne.n	8003940 <adcAddVal+0x40>
		for (i = 0; i < MAX_ADC_BUF; i++) adcBuf[i] = value;
 8003912:	2300      	movs	r3, #0
 8003914:	73fb      	strb	r3, [r7, #15]
 8003916:	e00b      	b.n	8003930 <adcAddVal+0x30>
 8003918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800391c:	4920      	ldr	r1, [pc, #128]	; (80039a0 <adcAddVal+0xa0>)
 800391e:	88fa      	ldrh	r2, [r7, #6]
 8003920:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8003924:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	3301      	adds	r3, #1
 800392c:	b2db      	uxtb	r3, r3
 800392e:	73fb      	strb	r3, [r7, #15]
 8003930:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003934:	2b07      	cmp	r3, #7
 8003936:	ddef      	ble.n	8003918 <adcAddVal+0x18>
		adcValCounter = MAX_ADC_BUF;
 8003938:	4b18      	ldr	r3, [pc, #96]	; (800399c <adcAddVal+0x9c>)
 800393a:	2208      	movs	r2, #8
 800393c:	701a      	strb	r2, [r3, #0]
 800393e:	e024      	b.n	800398a <adcAddVal+0x8a>
	} else {
		for (i = MAX_ADC_BUF - 2; i >= 0; i--) adcBuf[i + 1] = adcBuf[i];
 8003940:	2306      	movs	r3, #6
 8003942:	73fb      	strb	r3, [r7, #15]
 8003944:	e010      	b.n	8003968 <adcAddVal+0x68>
 8003946:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800394a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800394e:	3301      	adds	r3, #1
 8003950:	4913      	ldr	r1, [pc, #76]	; (80039a0 <adcAddVal+0xa0>)
 8003952:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 8003956:	4a12      	ldr	r2, [pc, #72]	; (80039a0 <adcAddVal+0xa0>)
 8003958:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800395c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	3b01      	subs	r3, #1
 8003964:	b2db      	uxtb	r3, r3
 8003966:	73fb      	strb	r3, [r7, #15]
 8003968:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800396c:	2b00      	cmp	r3, #0
 800396e:	daea      	bge.n	8003946 <adcAddVal+0x46>
		adcBuf[0] = value;
 8003970:	4a0b      	ldr	r2, [pc, #44]	; (80039a0 <adcAddVal+0xa0>)
 8003972:	88fb      	ldrh	r3, [r7, #6]
 8003974:	8013      	strh	r3, [r2, #0]
		if (adcValCounter < MAX_ADC_BUF) adcValCounter++;
 8003976:	4b09      	ldr	r3, [pc, #36]	; (800399c <adcAddVal+0x9c>)
 8003978:	781b      	ldrb	r3, [r3, #0]
 800397a:	2b07      	cmp	r3, #7
 800397c:	d805      	bhi.n	800398a <adcAddVal+0x8a>
 800397e:	4b07      	ldr	r3, [pc, #28]	; (800399c <adcAddVal+0x9c>)
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	3301      	adds	r3, #1
 8003984:	b2da      	uxtb	r2, r3
 8003986:	4b05      	ldr	r3, [pc, #20]	; (800399c <adcAddVal+0x9c>)
 8003988:	701a      	strb	r2, [r3, #0]
	}
    return adcValCounter;
 800398a:	4b04      	ldr	r3, [pc, #16]	; (800399c <adcAddVal+0x9c>)
 800398c:	781b      	ldrb	r3, [r3, #0]
}
 800398e:	4618      	mov	r0, r3
 8003990:	3714      	adds	r7, #20
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	20000a82 	.word	0x20000a82
 80039a0:	20000a84 	.word	0x20000a84

080039a4 <HAL_GPIO_EXTI_Callback>:
//-----------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	4603      	mov	r3, r0
 80039ac:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin != digMQ_Pin) || !beginMQ) return;
 80039ae:	88fb      	ldrh	r3, [r7, #6]
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d123      	bne.n	80039fc <HAL_GPIO_EXTI_Callback+0x58>
 80039b4:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <HAL_GPIO_EXTI_Callback+0x60>)
 80039b6:	781b      	ldrb	r3, [r3, #0]
 80039b8:	f083 0301 	eor.w	r3, r3, #1
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d11c      	bne.n	80039fc <HAL_GPIO_EXTI_Callback+0x58>

	GPIO_PinState led;

	if (HAL_GPIO_ReadPin(digMQ_GPIO_Port, digMQ_Pin) == GPIO_PIN_RESET) {
 80039c2:	2104      	movs	r1, #4
 80039c4:	4810      	ldr	r0, [pc, #64]	; (8003a08 <HAL_GPIO_EXTI_Callback+0x64>)
 80039c6:	f003 f967 	bl	8006c98 <HAL_GPIO_ReadPin>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d105      	bne.n	80039dc <HAL_GPIO_EXTI_Callback+0x38>
		led = GPIO_PIN_SET;//ON
 80039d0:	2301      	movs	r3, #1
 80039d2:	73fb      	strb	r3, [r7, #15]
		porogMQ = true;
 80039d4:	4b0d      	ldr	r3, [pc, #52]	; (8003a0c <HAL_GPIO_EXTI_Callback+0x68>)
 80039d6:	2201      	movs	r2, #1
 80039d8:	701a      	strb	r2, [r3, #0]
 80039da:	e004      	b.n	80039e6 <HAL_GPIO_EXTI_Callback+0x42>
	} else {
		led = GPIO_PIN_RESET;//OFF
 80039dc:	2300      	movs	r3, #0
 80039de:	73fb      	strb	r3, [r7, #15]
		porogMQ = false;
 80039e0:	4b0a      	ldr	r3, [pc, #40]	; (8003a0c <HAL_GPIO_EXTI_Callback+0x68>)
 80039e2:	2200      	movs	r2, #0
 80039e4:	701a      	strb	r2, [r3, #0]
	}
	HAL_GPIO_WritePin(MQ_ALARM_GPIO_Port, MQ_ALARM_Pin, led);
 80039e6:	7bfb      	ldrb	r3, [r7, #15]
 80039e8:	461a      	mov	r2, r3
 80039ea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039ee:	4806      	ldr	r0, [pc, #24]	; (8003a08 <HAL_GPIO_EXTI_Callback+0x64>)
 80039f0:	f003 f96a 	bl	8006cc8 <HAL_GPIO_WritePin>

	putEvt(evt_porogMQ);
 80039f4:	2003      	movs	r0, #3
 80039f6:	f7ff feb3 	bl	8003760 <putEvt>
 80039fa:	e000      	b.n	80039fe <HAL_GPIO_EXTI_Callback+0x5a>
	if ((GPIO_Pin != digMQ_Pin) || !beginMQ) return;
 80039fc:	bf00      	nop
}
 80039fe:	3710      	adds	r7, #16
 8003a00:	46bd      	mov	sp, r7
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	20000a94 	.word	0x20000a94
 8003a08:	40020400 	.word	0x40020400
 8003a0c:	20000a7e 	.word	0x20000a7e

08003a10 <HAL_ADC_ConvCpltCallback>:
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a19      	ldr	r2, [pc, #100]	; (8003a84 <HAL_ADC_ConvCpltCallback+0x74>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d12b      	bne.n	8003a7a <HAL_ADC_ConvCpltCallback+0x6a>
		uint16_t val = (uint16_t)HAL_ADC_GetValue(hadc);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f001 fe09 	bl	800563a <HAL_ADC_GetValue>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	813b      	strh	r3, [r7, #8]
		//
		if (adcAddVal(val) == MAX_ADC_BUF) {//   MAX_ADC_BUF  ->  !
 8003a2c:	893b      	ldrh	r3, [r7, #8]
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f7ff ff66 	bl	8003900 <adcAddVal>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b08      	cmp	r3, #8
 8003a38:	d11c      	bne.n	8003a74 <HAL_ADC_ConvCpltCallback+0x64>
			uint32_t sum = 0;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	60fb      	str	r3, [r7, #12]
			for (int8_t j = 0; j < MAX_ADC_BUF; j++) sum += adcBuf[j];
 8003a3e:	2300      	movs	r3, #0
 8003a40:	72fb      	strb	r3, [r7, #11]
 8003a42:	e00e      	b.n	8003a62 <HAL_ADC_ConvCpltCallback+0x52>
 8003a44:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003a48:	4a0f      	ldr	r2, [pc, #60]	; (8003a88 <HAL_ADC_ConvCpltCallback+0x78>)
 8003a4a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	4413      	add	r3, r2
 8003a54:	60fb      	str	r3, [r7, #12]
 8003a56:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003a5a:	b2db      	uxtb	r3, r3
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	72fb      	strb	r3, [r7, #11]
 8003a62:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003a66:	2b07      	cmp	r3, #7
 8003a68:	ddec      	ble.n	8003a44 <HAL_ADC_ConvCpltCallback+0x34>
			valMQ = sum / MAX_ADC_BUF;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	08db      	lsrs	r3, r3, #3
 8003a6e:	b29a      	uxth	r2, r3
 8003a70:	4b06      	ldr	r3, [pc, #24]	; (8003a8c <HAL_ADC_ConvCpltCallback+0x7c>)
 8003a72:	801a      	strh	r2, [r3, #0]
		}
		//
		putEvt(evt_intrMQ);
 8003a74:	2005      	movs	r0, #5
 8003a76:	f7ff fe73 	bl	8003760 <putEvt>
	}
}
 8003a7a:	bf00      	nop
 8003a7c:	3710      	adds	r7, #16
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	40012000 	.word	0x40012000
 8003a88:	20000a84 	.word	0x20000a84
 8003a8c:	20000a66 	.word	0x20000a66

08003a90 <HAL_ADC_ErrorCallback>:
void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) devError |= devADC;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a07      	ldr	r2, [pc, #28]	; (8003abc <HAL_ADC_ErrorCallback+0x2c>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d105      	bne.n	8003aae <HAL_ADC_ErrorCallback+0x1e>
 8003aa2:	4b07      	ldr	r3, [pc, #28]	; (8003ac0 <HAL_ADC_ErrorCallback+0x30>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f043 0302 	orr.w	r3, r3, #2
 8003aaa:	4a05      	ldr	r2, [pc, #20]	; (8003ac0 <HAL_ADC_ErrorCallback+0x30>)
 8003aac:	6013      	str	r3, [r2, #0]
}
 8003aae:	bf00      	nop
 8003ab0:	370c      	adds	r7, #12
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40012000 	.word	0x40012000
 8003ac0:	20000660 	.word	0x20000660

08003ac4 <HAL_UART_RxCpltCallback>:

#endif

//-----------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ac4:	b590      	push	{r4, r7, lr}
 8003ac6:	b087      	sub	sp, #28
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4aa8      	ldr	r2, [pc, #672]	; (8003d74 <HAL_UART_RxCpltCallback+0x2b0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	f040 81ac 	bne.w	8003e30 <HAL_UART_RxCpltCallback+0x36c>
		//
		if (!startAPI) {
 8003ad8:	4ba7      	ldr	r3, [pc, #668]	; (8003d78 <HAL_UART_RxCpltCallback+0x2b4>)
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	f083 0301 	eor.w	r3, r3, #1
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d016      	beq.n	8003b16 <HAL_UART_RxCpltCallback+0x52>
			if (rxByte != BACK_SPACE) {
 8003ae8:	4ba4      	ldr	r3, [pc, #656]	; (8003d7c <HAL_UART_RxCpltCallback+0x2b8>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b08      	cmp	r3, #8
 8003aee:	d008      	beq.n	8003b02 <HAL_UART_RxCpltCallback+0x3e>
				rxBuf[rxInd & 0x3ff] = (char)rxByte;
 8003af0:	4ba3      	ldr	r3, [pc, #652]	; (8003d80 <HAL_UART_RxCpltCallback+0x2bc>)
 8003af2:	881b      	ldrh	r3, [r3, #0]
 8003af4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003af8:	4aa0      	ldr	r2, [pc, #640]	; (8003d7c <HAL_UART_RxCpltCallback+0x2b8>)
 8003afa:	7811      	ldrb	r1, [r2, #0]
 8003afc:	4aa1      	ldr	r2, [pc, #644]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003afe:	54d1      	strb	r1, [r2, r3]
 8003b00:	e009      	b.n	8003b16 <HAL_UART_RxCpltCallback+0x52>
			} else {
				if (rxInd) rxInd--;
 8003b02:	4b9f      	ldr	r3, [pc, #636]	; (8003d80 <HAL_UART_RxCpltCallback+0x2bc>)
 8003b04:	881b      	ldrh	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d005      	beq.n	8003b16 <HAL_UART_RxCpltCallback+0x52>
 8003b0a:	4b9d      	ldr	r3, [pc, #628]	; (8003d80 <HAL_UART_RxCpltCallback+0x2bc>)
 8003b0c:	881b      	ldrh	r3, [r3, #0]
 8003b0e:	3b01      	subs	r3, #1
 8003b10:	b29a      	uxth	r2, r3
 8003b12:	4b9b      	ldr	r3, [pc, #620]	; (8003d80 <HAL_UART_RxCpltCallback+0x2bc>)
 8003b14:	801a      	strh	r2, [r3, #0]
			blkRdy = 1;
			return;
		}
#endif
		//
		if (rxByte == 0x0a) {//end of line
 8003b16:	4b99      	ldr	r3, [pc, #612]	; (8003d7c <HAL_UART_RxCpltCallback+0x2b8>)
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b0a      	cmp	r3, #10
 8003b1c:	f040 8175 	bne.w	8003e0a <HAL_UART_RxCpltCallback+0x346>
			rxBuf[rxInd] = '\0';
 8003b20:	4b97      	ldr	r3, [pc, #604]	; (8003d80 <HAL_UART_RxCpltCallback+0x2bc>)
 8003b22:	881b      	ldrh	r3, [r3, #0]
 8003b24:	461a      	mov	r2, r3
 8003b26:	4b97      	ldr	r3, [pc, #604]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003b28:	2100      	movs	r1, #0
 8003b2a:	5499      	strb	r1, [r3, r2]
					//}
				}
			}
#else
			//    parse input string
			if (!strncmp(rxBuf, _restart, strlen(_restart))) {//const char *_restart = "restart";
 8003b2c:	4b96      	ldr	r3, [pc, #600]	; (8003d88 <HAL_UART_RxCpltCallback+0x2c4>)
 8003b2e:	681c      	ldr	r4, [r3, #0]
 8003b30:	4b95      	ldr	r3, [pc, #596]	; (8003d88 <HAL_UART_RxCpltCallback+0x2c4>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4618      	mov	r0, r3
 8003b36:	f7fc fb53 	bl	80001e0 <strlen>
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	461a      	mov	r2, r3
 8003b3e:	4621      	mov	r1, r4
 8003b40:	4890      	ldr	r0, [pc, #576]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003b42:	f008 fd9b 	bl	800c67c <strncmp>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d10b      	bne.n	8003b64 <HAL_UART_RxCpltCallback+0xa0>
				if (!restart_flag) {
 8003b4c:	4b8f      	ldr	r3, [pc, #572]	; (8003d8c <HAL_UART_RxCpltCallback+0x2c8>)
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	f083 0301 	eor.w	r3, r3, #1
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	f000 814d 	beq.w	8003df6 <HAL_UART_RxCpltCallback+0x332>
					restart_flag = 1;
 8003b5c:	4b8b      	ldr	r3, [pc, #556]	; (8003d8c <HAL_UART_RxCpltCallback+0x2c8>)
 8003b5e:	2201      	movs	r2, #1
 8003b60:	701a      	strb	r2, [r3, #0]
					return;
 8003b62:	e165      	b.n	8003e30 <HAL_UART_RxCpltCallback+0x36c>
				}
			}
#ifdef SET_MQ135
			else if (!strncmp(rxBuf, _get, strlen(_get))) {//const char *_get = "get";
 8003b64:	4b8a      	ldr	r3, [pc, #552]	; (8003d90 <HAL_UART_RxCpltCallback+0x2cc>)
 8003b66:	681c      	ldr	r4, [r3, #0]
 8003b68:	4b89      	ldr	r3, [pc, #548]	; (8003d90 <HAL_UART_RxCpltCallback+0x2cc>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7fc fb37 	bl	80001e0 <strlen>
 8003b72:	4603      	mov	r3, r0
 8003b74:	461a      	mov	r2, r3
 8003b76:	4621      	mov	r1, r4
 8003b78:	4882      	ldr	r0, [pc, #520]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003b7a:	f008 fd7f 	bl	800c67c <strncmp>
 8003b7e:	4603      	mov	r3, r0
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d103      	bne.n	8003b8c <HAL_UART_RxCpltCallback+0xc8>
				putEvt(evt_getMQ);
 8003b84:	2004      	movs	r0, #4
 8003b86:	f7ff fdeb 	bl	8003760 <putEvt>
 8003b8a:	e134      	b.n	8003df6 <HAL_UART_RxCpltCallback+0x332>
			}
#endif
#ifdef SET_SI7021
			else if (!strncmp(rxBuf, _siON, strlen(_siON))) {//const char *_siON = "sion";
 8003b8c:	4b81      	ldr	r3, [pc, #516]	; (8003d94 <HAL_UART_RxCpltCallback+0x2d0>)
 8003b8e:	681c      	ldr	r4, [r3, #0]
 8003b90:	4b80      	ldr	r3, [pc, #512]	; (8003d94 <HAL_UART_RxCpltCallback+0x2d0>)
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4618      	mov	r0, r3
 8003b96:	f7fc fb23 	bl	80001e0 <strlen>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	4621      	mov	r1, r4
 8003ba0:	4878      	ldr	r0, [pc, #480]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003ba2:	f008 fd6b 	bl	800c67c <strncmp>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d103      	bne.n	8003bb4 <HAL_UART_RxCpltCallback+0xf0>
				si_dump = true;
 8003bac:	4b7a      	ldr	r3, [pc, #488]	; (8003d98 <HAL_UART_RxCpltCallback+0x2d4>)
 8003bae:	2201      	movs	r2, #1
 8003bb0:	701a      	strb	r2, [r3, #0]
 8003bb2:	e120      	b.n	8003df6 <HAL_UART_RxCpltCallback+0x332>
			} else if (!strncmp(rxBuf, _siOFF, strlen(_siOFF))) {//const char *_siOFF = "sioff";
 8003bb4:	4b79      	ldr	r3, [pc, #484]	; (8003d9c <HAL_UART_RxCpltCallback+0x2d8>)
 8003bb6:	681c      	ldr	r4, [r3, #0]
 8003bb8:	4b78      	ldr	r3, [pc, #480]	; (8003d9c <HAL_UART_RxCpltCallback+0x2d8>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f7fc fb0f 	bl	80001e0 <strlen>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	4621      	mov	r1, r4
 8003bc8:	486e      	ldr	r0, [pc, #440]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003bca:	f008 fd57 	bl	800c67c <strncmp>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d103      	bne.n	8003bdc <HAL_UART_RxCpltCallback+0x118>
				si_dump = false;
 8003bd4:	4b70      	ldr	r3, [pc, #448]	; (8003d98 <HAL_UART_RxCpltCallback+0x2d4>)
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	701a      	strb	r2, [r3, #0]
 8003bda:	e10c      	b.n	8003df6 <HAL_UART_RxCpltCallback+0x332>
			}
#endif
			else if (!strncmp(rxBuf, _getHdr, strlen(_getHdr))) {//const char *_getHdr = "hdr";
 8003bdc:	4b70      	ldr	r3, [pc, #448]	; (8003da0 <HAL_UART_RxCpltCallback+0x2dc>)
 8003bde:	681c      	ldr	r4, [r3, #0]
 8003be0:	4b6f      	ldr	r3, [pc, #444]	; (8003da0 <HAL_UART_RxCpltCallback+0x2dc>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	4618      	mov	r0, r3
 8003be6:	f7fc fafb 	bl	80001e0 <strlen>
 8003bea:	4603      	mov	r3, r0
 8003bec:	461a      	mov	r2, r3
 8003bee:	4621      	mov	r1, r4
 8003bf0:	4864      	ldr	r0, [pc, #400]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003bf2:	f008 fd43 	bl	800c67c <strncmp>
 8003bf6:	4603      	mov	r3, r0
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d103      	bne.n	8003c04 <HAL_UART_RxCpltCallback+0x140>
				putEvt(evt_getHdr);
 8003bfc:	200b      	movs	r0, #11
 8003bfe:	f7ff fdaf 	bl	8003760 <putEvt>
 8003c02:	e0f8      	b.n	8003df6 <HAL_UART_RxCpltCallback+0x332>
			} else if (!strncmp(rxBuf, _getVer, strlen(_getVer))) {//const char *_getVer = "ver";
 8003c04:	4b67      	ldr	r3, [pc, #412]	; (8003da4 <HAL_UART_RxCpltCallback+0x2e0>)
 8003c06:	681c      	ldr	r4, [r3, #0]
 8003c08:	4b66      	ldr	r3, [pc, #408]	; (8003da4 <HAL_UART_RxCpltCallback+0x2e0>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7fc fae7 	bl	80001e0 <strlen>
 8003c12:	4603      	mov	r3, r0
 8003c14:	461a      	mov	r2, r3
 8003c16:	4621      	mov	r1, r4
 8003c18:	485a      	ldr	r0, [pc, #360]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003c1a:	f008 fd2f 	bl	800c67c <strncmp>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d103      	bne.n	8003c2c <HAL_UART_RxCpltCallback+0x168>
				putEvt(evt_getVer);
 8003c24:	200a      	movs	r0, #10
 8003c26:	f7ff fd9b 	bl	8003760 <putEvt>
 8003c2a:	e0e4      	b.n	8003df6 <HAL_UART_RxCpltCallback+0x332>
			} else if (!strncmp(rxBuf, _readfw, strlen(_readfw))) {//const char *_readfw = "read:adr:len";
 8003c2c:	4b5e      	ldr	r3, [pc, #376]	; (8003da8 <HAL_UART_RxCpltCallback+0x2e4>)
 8003c2e:	681c      	ldr	r4, [r3, #0]
 8003c30:	4b5d      	ldr	r3, [pc, #372]	; (8003da8 <HAL_UART_RxCpltCallback+0x2e4>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4618      	mov	r0, r3
 8003c36:	f7fc fad3 	bl	80001e0 <strlen>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4621      	mov	r1, r4
 8003c40:	4850      	ldr	r0, [pc, #320]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003c42:	f008 fd1b 	bl	800c67c <strncmp>
 8003c46:	4603      	mov	r3, r0
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f040 80d1 	bne.w	8003df0 <HAL_UART_RxCpltCallback+0x32c>
				evt_t ev = evt_errInput;
 8003c4e:	2307      	movs	r3, #7
 8003c50:	75fb      	strb	r3, [r7, #23]
				char *ua = rxBuf + strlen(_readfw);
 8003c52:	4b55      	ldr	r3, [pc, #340]	; (8003da8 <HAL_UART_RxCpltCallback+0x2e4>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7fc fac2 	bl	80001e0 <strlen>
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	4a49      	ldr	r2, [pc, #292]	; (8003d84 <HAL_UART_RxCpltCallback+0x2c0>)
 8003c60:	4413      	add	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]
				char *ul = strchr(ua, ':');
 8003c64:	213a      	movs	r1, #58	; 0x3a
 8003c66:	6938      	ldr	r0, [r7, #16]
 8003c68:	f008 fcfb 	bl	800c662 <strchr>
 8003c6c:	60f8      	str	r0, [r7, #12]
				if (ul) {
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d015      	beq.n	8003ca0 <HAL_UART_RxCpltCallback+0x1dc>
					fwLen = atol(ul + 1);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	3301      	adds	r3, #1
 8003c78:	4618      	mov	r0, r3
 8003c7a:	f008 f815 	bl	800bca8 <atol>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	4b4a      	ldr	r3, [pc, #296]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003c84:	801a      	strh	r2, [r3, #0]
					if (fwLen > PAGE_SIZE) fwLen = PAGE_SIZE;
 8003c86:	4b49      	ldr	r3, [pc, #292]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003c88:	881b      	ldrh	r3, [r3, #0]
 8003c8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c8e:	d903      	bls.n	8003c98 <HAL_UART_RxCpltCallback+0x1d4>
 8003c90:	4b46      	ldr	r3, [pc, #280]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003c92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003c96:	801a      	strh	r2, [r3, #0]
				    *ul = '\0';
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	701a      	strb	r2, [r3, #0]
 8003c9e:	e003      	b.n	8003ca8 <HAL_UART_RxCpltCallback+0x1e4>
				} else fwLen = PAGE_SIZE;
 8003ca0:	4b42      	ldr	r3, [pc, #264]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003ca2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ca6:	801a      	strh	r2, [r3, #0]
				if (ua) {
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 809b 	beq.w	8003de6 <HAL_UART_RxCpltCallback+0x322>
					fwAdr = 0;
 8003cb0:	4b3f      	ldr	r3, [pc, #252]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	601a      	str	r2, [r3, #0]
					if (strstr(ua, "0x")) {
 8003cb6:	493f      	ldr	r1, [pc, #252]	; (8003db4 <HAL_UART_RxCpltCallback+0x2f0>)
 8003cb8:	6938      	ldr	r0, [r7, #16]
 8003cba:	f008 fcf1 	bl	800c6a0 <strstr>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d00f      	beq.n	8003ce4 <HAL_UART_RxCpltCallback+0x220>
					    ua += 2;
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	3302      	adds	r3, #2
 8003cc8:	613b      	str	r3, [r7, #16]
					    fwAdr = hex2bin(ua, strlen(ua));
 8003cca:	6938      	ldr	r0, [r7, #16]
 8003ccc:	f7fc fa88 	bl	80001e0 <strlen>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	4619      	mov	r1, r3
 8003cd6:	6938      	ldr	r0, [r7, #16]
 8003cd8:	f7ff faa8 	bl	800322c <hex2bin>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	4a34      	ldr	r2, [pc, #208]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	e006      	b.n	8003cf2 <HAL_UART_RxCpltCallback+0x22e>
					} else {
					    fwAdr = atol(ua);
 8003ce4:	6938      	ldr	r0, [r7, #16]
 8003ce6:	f007 ffdf 	bl	800bca8 <atol>
 8003cea:	4603      	mov	r3, r0
 8003cec:	461a      	mov	r2, r3
 8003cee:	4b30      	ldr	r3, [pc, #192]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003cf0:	601a      	str	r2, [r3, #0]
					}
					if (fwLen) {
 8003cf2:	4b2e      	ldr	r3, [pc, #184]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003cf4:	881b      	ldrh	r3, [r3, #0]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d075      	beq.n	8003de6 <HAL_UART_RxCpltCallback+0x322>
						if ( ((fwAdr >= FLASH_ADDR) && (fwAdr < (FLASH_ADDR + FLASH_LEN))) ) {
 8003cfa:	4b2d      	ldr	r3, [pc, #180]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003d02:	d317      	bcc.n	8003d34 <HAL_UART_RxCpltCallback+0x270>
 8003d04:	4b2a      	ldr	r3, [pc, #168]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a2b      	ldr	r2, [pc, #172]	; (8003db8 <HAL_UART_RxCpltCallback+0x2f4>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d812      	bhi.n	8003d34 <HAL_UART_RxCpltCallback+0x270>
							if ((fwAdr + fwLen) > (FLASH_ADDR + FLASH_LEN))
 8003d0e:	4b27      	ldr	r3, [pc, #156]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003d10:	881b      	ldrh	r3, [r3, #0]
 8003d12:	461a      	mov	r2, r3
 8003d14:	4b26      	ldr	r3, [pc, #152]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4413      	add	r3, r2
 8003d1a:	4a28      	ldr	r2, [pc, #160]	; (8003dbc <HAL_UART_RxCpltCallback+0x2f8>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d906      	bls.n	8003d2e <HAL_UART_RxCpltCallback+0x26a>
								fwLen = (FLASH_ADDR + FLASH_LEN) - fwAdr;
 8003d20:	4b23      	ldr	r3, [pc, #140]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	425b      	negs	r3, r3
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	4b20      	ldr	r3, [pc, #128]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003d2c:	801a      	strh	r2, [r3, #0]
							ev = evt_readFW;
 8003d2e:	2306      	movs	r3, #6
 8003d30:	75fb      	strb	r3, [r7, #23]
 8003d32:	e058      	b.n	8003de6 <HAL_UART_RxCpltCallback+0x322>
						} else if ( (fwAdr >= OTP_AREA_BEGIN) && (fwAdr <= OTP_AREA_END) ) {
 8003d34:	4b1e      	ldr	r3, [pc, #120]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a21      	ldr	r2, [pc, #132]	; (8003dc0 <HAL_UART_RxCpltCallback+0x2fc>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d944      	bls.n	8003dc8 <HAL_UART_RxCpltCallback+0x304>
 8003d3e:	4b1c      	ldr	r3, [pc, #112]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a20      	ldr	r2, [pc, #128]	; (8003dc4 <HAL_UART_RxCpltCallback+0x300>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d83f      	bhi.n	8003dc8 <HAL_UART_RxCpltCallback+0x304>
							if ((fwAdr + fwLen) > OTP_AREA_END) fwLen = OTP_AREA_END - fwAdr;
 8003d48:	4b18      	ldr	r3, [pc, #96]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003d4a:	881b      	ldrh	r3, [r3, #0]
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	4b18      	ldr	r3, [pc, #96]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4413      	add	r3, r2
 8003d54:	4a1b      	ldr	r2, [pc, #108]	; (8003dc4 <HAL_UART_RxCpltCallback+0x300>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d908      	bls.n	8003d6c <HAL_UART_RxCpltCallback+0x2a8>
 8003d5a:	4b15      	ldr	r3, [pc, #84]	; (8003db0 <HAL_UART_RxCpltCallback+0x2ec>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	b29b      	uxth	r3, r3
 8003d60:	f5c3 43f4 	rsb	r3, r3, #31232	; 0x7a00
 8003d64:	330f      	adds	r3, #15
 8003d66:	b29a      	uxth	r2, r3
 8003d68:	4b10      	ldr	r3, [pc, #64]	; (8003dac <HAL_UART_RxCpltCallback+0x2e8>)
 8003d6a:	801a      	strh	r2, [r3, #0]
							ev = evt_readFW;
 8003d6c:	2306      	movs	r3, #6
 8003d6e:	75fb      	strb	r3, [r7, #23]
 8003d70:	e039      	b.n	8003de6 <HAL_UART_RxCpltCallback+0x322>
 8003d72:	bf00      	nop
 8003d74:	40011000 	.word	0x40011000
 8003d78:	20000a64 	.word	0x20000a64
 8003d7c:	20000b02 	.word	0x20000b02
 8003d80:	2000065c 	.word	0x2000065c
 8003d84:	20000b04 	.word	0x20000b04
 8003d88:	20000020 	.word	0x20000020
 8003d8c:	20000a74 	.word	0x20000a74
 8003d90:	20000024 	.word	0x20000024
 8003d94:	20000050 	.word	0x20000050
 8003d98:	20000af0 	.word	0x20000af0
 8003d9c:	20000054 	.word	0x20000054
 8003da0:	20000030 	.word	0x20000030
 8003da4:	2000002c 	.word	0x2000002c
 8003da8:	20000028 	.word	0x20000028
 8003dac:	20000a7c 	.word	0x20000a7c
 8003db0:	20000a78 	.word	0x20000a78
 8003db4:	0800ffdc 	.word	0x0800ffdc
 8003db8:	0807ffff 	.word	0x0807ffff
 8003dbc:	08080000 	.word	0x08080000
 8003dc0:	1fff77ff 	.word	0x1fff77ff
 8003dc4:	1fff7a0f 	.word	0x1fff7a0f
						} else if ( (fwAdr >= OTP_LOCK_BEGIN) && (fwAdr <= OTP_LOCK_END) ) {
 8003dc8:	4b1b      	ldr	r3, [pc, #108]	; (8003e38 <HAL_UART_RxCpltCallback+0x374>)
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a1b      	ldr	r2, [pc, #108]	; (8003e3c <HAL_UART_RxCpltCallback+0x378>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d909      	bls.n	8003de6 <HAL_UART_RxCpltCallback+0x322>
 8003dd2:	4b19      	ldr	r3, [pc, #100]	; (8003e38 <HAL_UART_RxCpltCallback+0x374>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a1a      	ldr	r2, [pc, #104]	; (8003e40 <HAL_UART_RxCpltCallback+0x37c>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d804      	bhi.n	8003de6 <HAL_UART_RxCpltCallback+0x322>
							fwLen = OTP_LOCK_SIZE;
 8003ddc:	4b19      	ldr	r3, [pc, #100]	; (8003e44 <HAL_UART_RxCpltCallback+0x380>)
 8003dde:	2210      	movs	r2, #16
 8003de0:	801a      	strh	r2, [r3, #0]
							ev = evt_readFW;
 8003de2:	2306      	movs	r3, #6
 8003de4:	75fb      	strb	r3, [r7, #23]
						}
					}
				}
				putEvt(ev);
 8003de6:	7dfb      	ldrb	r3, [r7, #23]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7ff fcb9 	bl	8003760 <putEvt>
 8003dee:	e002      	b.n	8003df6 <HAL_UART_RxCpltCallback+0x332>
			} else {
				putEvt(evt_errCmd);
 8003df0:	2015      	movs	r0, #21
 8003df2:	f7ff fcb5 	bl	8003760 <putEvt>
				}
			} else devError |= devMem;
#endif
			//
#endif
			rxInd = 0;
 8003df6:	4b14      	ldr	r3, [pc, #80]	; (8003e48 <HAL_UART_RxCpltCallback+0x384>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	801a      	strh	r2, [r3, #0]
			memset(rxBuf, 0, sizeof(rxBuf));
 8003dfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e00:	2100      	movs	r1, #0
 8003e02:	4812      	ldr	r0, [pc, #72]	; (8003e4c <HAL_UART_RxCpltCallback+0x388>)
 8003e04:	f007 ff8c 	bl	800bd20 <memset>
 8003e08:	e005      	b.n	8003e16 <HAL_UART_RxCpltCallback+0x352>
		} else rxInd++;
 8003e0a:	4b0f      	ldr	r3, [pc, #60]	; (8003e48 <HAL_UART_RxCpltCallback+0x384>)
 8003e0c:	881b      	ldrh	r3, [r3, #0]
 8003e0e:	3301      	adds	r3, #1
 8003e10:	b29a      	uxth	r2, r3
 8003e12:	4b0d      	ldr	r3, [pc, #52]	; (8003e48 <HAL_UART_RxCpltCallback+0x384>)
 8003e14:	801a      	strh	r2, [r3, #0]
		//
		if (!startAPI) HAL_UART_Receive_IT(huart, &rxByte, 1);
 8003e16:	4b0e      	ldr	r3, [pc, #56]	; (8003e50 <HAL_UART_RxCpltCallback+0x38c>)
 8003e18:	781b      	ldrb	r3, [r3, #0]
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	f083 0301 	eor.w	r3, r3, #1
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d004      	beq.n	8003e30 <HAL_UART_RxCpltCallback+0x36c>
 8003e26:	2201      	movs	r2, #1
 8003e28:	490a      	ldr	r1, [pc, #40]	; (8003e54 <HAL_UART_RxCpltCallback+0x390>)
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f006 ff61 	bl	800acf2 <HAL_UART_Receive_IT>
		//
	}
}
 8003e30:	371c      	adds	r7, #28
 8003e32:	46bd      	mov	sp, r7
 8003e34:	bd90      	pop	{r4, r7, pc}
 8003e36:	bf00      	nop
 8003e38:	20000a78 	.word	0x20000a78
 8003e3c:	1fffbfff 	.word	0x1fffbfff
 8003e40:	1fffc00f 	.word	0x1fffc00f
 8003e44:	20000a7c 	.word	0x20000a7c
 8003e48:	2000065c 	.word	0x2000065c
 8003e4c:	20000b04 	.word	0x20000b04
 8003e50:	20000a64 	.word	0x20000a64
 8003e54:	20000b02 	.word	0x20000b02

08003e58 <HAL_UART_ErrorCallback>:
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
	if ((huart->Instance == USART1) || (huart->Instance == USART2)) devError |= devUART;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	4a09      	ldr	r2, [pc, #36]	; (8003e8c <HAL_UART_ErrorCallback+0x34>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d004      	beq.n	8003e74 <HAL_UART_ErrorCallback+0x1c>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a08      	ldr	r2, [pc, #32]	; (8003e90 <HAL_UART_ErrorCallback+0x38>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d105      	bne.n	8003e80 <HAL_UART_ErrorCallback+0x28>
 8003e74:	4b07      	ldr	r3, [pc, #28]	; (8003e94 <HAL_UART_ErrorCallback+0x3c>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f043 0301 	orr.w	r3, r3, #1
 8003e7c:	4a05      	ldr	r2, [pc, #20]	; (8003e94 <HAL_UART_ErrorCallback+0x3c>)
 8003e7e:	6013      	str	r3, [r2, #0]
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr
 8003e8c:	40011000 	.word	0x40011000
 8003e90:	40004400 	.word	0x40004400
 8003e94:	20000660 	.word	0x20000660

08003e98 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b083      	sub	sp, #12
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) uartReady = true;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4a05      	ldr	r2, [pc, #20]	; (8003ebc <HAL_UART_TxCpltCallback+0x24>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d102      	bne.n	8003eb0 <HAL_UART_TxCpltCallback+0x18>
 8003eaa:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <HAL_UART_TxCpltCallback+0x28>)
 8003eac:	2201      	movs	r2, #1
 8003eae:	701a      	strb	r2, [r3, #0]
#ifdef SET_LOGGER
	else
	if (huart->Instance == USART2) logReady = true;
#endif
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr
 8003ebc:	40011000 	.word	0x40011000
 8003ec0:	20000014 	.word	0x20000014

08003ec4 <HAL_I2C_ErrorCallback>:
//-----------------------------------------------------------------------

#if defined(SET_BME280) || defined(SET_SI7021)

	void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
	{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
		if (hi2c->Instance == I2C1) devError |= devI2C;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a07      	ldr	r2, [pc, #28]	; (8003ef0 <HAL_I2C_ErrorCallback+0x2c>)
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d105      	bne.n	8003ee2 <HAL_I2C_ErrorCallback+0x1e>
 8003ed6:	4b07      	ldr	r3, [pc, #28]	; (8003ef4 <HAL_I2C_ErrorCallback+0x30>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f043 030f 	orr.w	r3, r3, #15
 8003ede:	4a05      	ldr	r2, [pc, #20]	; (8003ef4 <HAL_I2C_ErrorCallback+0x30>)
 8003ee0:	6013      	str	r3, [r2, #0]
	}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	40005400 	.word	0x40005400
 8003ef4:	20000660 	.word	0x20000660

08003ef8 <HAL_I2C_MasterTxCpltCallback>:
	//-----------------------------------------------------------------------------
	void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
	{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
		if (hi2c->Instance == I2C1) {
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a05      	ldr	r2, [pc, #20]	; (8003f1c <HAL_I2C_MasterTxCpltCallback+0x24>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d102      	bne.n	8003f10 <HAL_I2C_MasterTxCpltCallback+0x18>
			i2c_txReady = 1;
 8003f0a:	4b05      	ldr	r3, [pc, #20]	; (8003f20 <HAL_I2C_MasterTxCpltCallback+0x28>)
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	701a      	strb	r2, [r3, #0]
		}
	}
 8003f10:	bf00      	nop
 8003f12:	370c      	adds	r7, #12
 8003f14:	46bd      	mov	sp, r7
 8003f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1a:	4770      	bx	lr
 8003f1c:	40005400 	.word	0x40005400
 8003f20:	2000001c 	.word	0x2000001c

08003f24 <HAL_I2C_MasterRxCpltCallback>:
	void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
	{
 8003f24:	b480      	push	{r7}
 8003f26:	b083      	sub	sp, #12
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
		if (hi2c->Instance == I2C1) {
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a05      	ldr	r2, [pc, #20]	; (8003f48 <HAL_I2C_MasterRxCpltCallback+0x24>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d102      	bne.n	8003f3c <HAL_I2C_MasterRxCpltCallback+0x18>
			i2c_rxReady = 1;
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <HAL_I2C_MasterRxCpltCallback+0x28>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	701a      	strb	r2, [r3, #0]
		}
	}
 8003f3c:	bf00      	nop
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr
 8003f48:	40005400 	.word	0x40005400
 8003f4c:	2000001d 	.word	0x2000001d

08003f50 <HAL_TIM_PeriodElapsedCallback>:

#endif

//-----------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) {//   10 .
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	4a0f      	ldr	r2, [pc, #60]	; (8003f9c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d118      	bne.n	8003f94 <HAL_TIM_PeriodElapsedCallback+0x44>
		inc_mSecCounter();//mSecCounter++;//+10 ms
 8003f62:	f7ff fa49 	bl	80033f8 <inc_mSecCounter>

		if (!(get_mSecCounter() % _1s)) {// 1 seconda
 8003f66:	f7ff fa3b 	bl	80033e0 <get_mSecCounter>
 8003f6a:	4602      	mov	r2, r0
 8003f6c:	4b0c      	ldr	r3, [pc, #48]	; (8003fa0 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8003f6e:	fba3 1302 	umull	r1, r3, r3, r2
 8003f72:	095b      	lsrs	r3, r3, #5
 8003f74:	2164      	movs	r1, #100	; 0x64
 8003f76:	fb01 f303 	mul.w	r3, r1, r3
 8003f7a:	1ad3      	subs	r3, r2, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d109      	bne.n	8003f94 <HAL_TIM_PeriodElapsedCallback+0x44>
			inc_secCounter();//SecCounter++;
 8003f80:	f7ff fa54 	bl	800342c <inc_secCounter>
			HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);//set ON/OFF
 8003f84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f88:	4806      	ldr	r0, [pc, #24]	; (8003fa4 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8003f8a:	f002 feb6 	bl	8006cfa <HAL_GPIO_TogglePin>
#ifndef BOOT_LOADER
			putEvt(evt_sec);
 8003f8e:	2002      	movs	r0, #2
 8003f90:	f7ff fbe6 	bl	8003760 <putEvt>
#endif
		}
	}
}
 8003f94:	bf00      	nop
 8003f96:	3708      	adds	r7, #8
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	40000400 	.word	0x40000400
 8003fa0:	51eb851f 	.word	0x51eb851f
 8003fa4:	40020800 	.word	0x40020800

08003fa8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003fac:	b672      	cpsid	i
}
 8003fae:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003fb0:	e7fe      	b.n	8003fb0 <Error_Handler+0x8>
 8003fb2:	0000      	movs	r0, r0
 8003fb4:	0000      	movs	r0, r0
	...

08003fb8 <MQ135_getCorrectionFactor>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The calculated correction factor
//
float MQ135_getCorrectionFactor(float t, float h)
{
 8003fb8:	b5b0      	push	{r4, r5, r7, lr}
 8003fba:	b082      	sub	sp, #8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	ed87 0a01 	vstr	s0, [r7, #4]
 8003fc2:	edc7 0a00 	vstr	s1, [r7]
  return CORA * t * t - CORB * t + CORC - (h - 33.0) * CORD;
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7fc fac6 	bl	8000558 <__aeabi_f2d>
 8003fcc:	a32d      	add	r3, pc, #180	; (adr r3, 8004084 <MQ135_getCorrectionFactor+0xcc>)
 8003fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd2:	f7fc fb19 	bl	8000608 <__aeabi_dmul>
 8003fd6:	4602      	mov	r2, r0
 8003fd8:	460b      	mov	r3, r1
 8003fda:	4614      	mov	r4, r2
 8003fdc:	461d      	mov	r5, r3
 8003fde:	6878      	ldr	r0, [r7, #4]
 8003fe0:	f7fc faba 	bl	8000558 <__aeabi_f2d>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	460b      	mov	r3, r1
 8003fe8:	4620      	mov	r0, r4
 8003fea:	4629      	mov	r1, r5
 8003fec:	f7fc fb0c 	bl	8000608 <__aeabi_dmul>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	4614      	mov	r4, r2
 8003ff6:	461d      	mov	r5, r3
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f7fc faad 	bl	8000558 <__aeabi_f2d>
 8003ffe:	a323      	add	r3, pc, #140	; (adr r3, 800408c <MQ135_getCorrectionFactor+0xd4>)
 8004000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004004:	f7fc fb00 	bl	8000608 <__aeabi_dmul>
 8004008:	4602      	mov	r2, r0
 800400a:	460b      	mov	r3, r1
 800400c:	4620      	mov	r0, r4
 800400e:	4629      	mov	r1, r5
 8004010:	f7fc f942 	bl	8000298 <__aeabi_dsub>
 8004014:	4602      	mov	r2, r0
 8004016:	460b      	mov	r3, r1
 8004018:	4610      	mov	r0, r2
 800401a:	4619      	mov	r1, r3
 800401c:	a31d      	add	r3, pc, #116	; (adr r3, 8004094 <MQ135_getCorrectionFactor+0xdc>)
 800401e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004022:	f7fc f93b 	bl	800029c <__adddf3>
 8004026:	4602      	mov	r2, r0
 8004028:	460b      	mov	r3, r1
 800402a:	4614      	mov	r4, r2
 800402c:	461d      	mov	r5, r3
 800402e:	6838      	ldr	r0, [r7, #0]
 8004030:	f7fc fa92 	bl	8000558 <__aeabi_f2d>
 8004034:	f04f 0200 	mov.w	r2, #0
 8004038:	4b11      	ldr	r3, [pc, #68]	; (8004080 <MQ135_getCorrectionFactor+0xc8>)
 800403a:	f7fc f92d 	bl	8000298 <__aeabi_dsub>
 800403e:	4602      	mov	r2, r0
 8004040:	460b      	mov	r3, r1
 8004042:	4610      	mov	r0, r2
 8004044:	4619      	mov	r1, r3
 8004046:	a30c      	add	r3, pc, #48	; (adr r3, 8004078 <MQ135_getCorrectionFactor+0xc0>)
 8004048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404c:	f7fc fadc 	bl	8000608 <__aeabi_dmul>
 8004050:	4602      	mov	r2, r0
 8004052:	460b      	mov	r3, r1
 8004054:	4620      	mov	r0, r4
 8004056:	4629      	mov	r1, r5
 8004058:	f7fc f91e 	bl	8000298 <__aeabi_dsub>
 800405c:	4602      	mov	r2, r0
 800405e:	460b      	mov	r3, r1
 8004060:	4610      	mov	r0, r2
 8004062:	4619      	mov	r1, r3
 8004064:	f7fc fda8 	bl	8000bb8 <__aeabi_d2f>
 8004068:	4603      	mov	r3, r0
 800406a:	ee07 3a90 	vmov	s15, r3
}
 800406e:	eeb0 0a67 	vmov.f32	s0, s15
 8004072:	3708      	adds	r7, #8
 8004074:	46bd      	mov	sp, r7
 8004076:	bdb0      	pop	{r4, r5, r7, pc}
 8004078:	487fcb92 	.word	0x487fcb92
 800407c:	3f5d7dbf 	.word	0x3f5d7dbf
 8004080:	40408000 	.word	0x40408000
 8004084:	8db8bac7 	.word	0x8db8bac7
 8004088:	3f36f006 	.word	0x3f36f006
 800408c:	ec6bce85 	.word	0xec6bce85
 8004090:	3f9bd512 	.word	0x3f9bd512
 8004094:	fa97e133 	.word	0xfa97e133
 8004098:	3ff65379 	.word	0x3ff65379
 800409c:	00000000 	.word	0x00000000

080040a0 <MQ135_getResistance>:
//-----------------------------------------------------------------------------
//Get the resistance of the sensor, ie. the measurement value
//return The sensor resistance in kOhm
//
float MQ135_getResistance()
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b082      	sub	sp, #8
 80040a4:	af00      	add	r7, sp, #0
  int val = valMQ;//analogRead(pinMQ);
 80040a6:	4b20      	ldr	r3, [pc, #128]	; (8004128 <MQ135_getResistance+0x88>)
 80040a8:	881b      	ldrh	r3, [r3, #0]
 80040aa:	607b      	str	r3, [r7, #4]

  //return ((1023.0 / (float)val) * 5.0 - 1.0) * RLOAD;
  return ((4095.0 / (float)val) * 5.0 - 1.0) * RLOAD;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	ee07 3a90 	vmov	s15, r3
 80040b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80040b6:	ee17 0a90 	vmov	r0, s15
 80040ba:	f7fc fa4d 	bl	8000558 <__aeabi_f2d>
 80040be:	4602      	mov	r2, r0
 80040c0:	460b      	mov	r3, r1
 80040c2:	a117      	add	r1, pc, #92	; (adr r1, 8004120 <MQ135_getResistance+0x80>)
 80040c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040c8:	f7fc fbc8 	bl	800085c <__aeabi_ddiv>
 80040cc:	4602      	mov	r2, r0
 80040ce:	460b      	mov	r3, r1
 80040d0:	4610      	mov	r0, r2
 80040d2:	4619      	mov	r1, r3
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	4b14      	ldr	r3, [pc, #80]	; (800412c <MQ135_getResistance+0x8c>)
 80040da:	f7fc fa95 	bl	8000608 <__aeabi_dmul>
 80040de:	4602      	mov	r2, r0
 80040e0:	460b      	mov	r3, r1
 80040e2:	4610      	mov	r0, r2
 80040e4:	4619      	mov	r1, r3
 80040e6:	f04f 0200 	mov.w	r2, #0
 80040ea:	4b11      	ldr	r3, [pc, #68]	; (8004130 <MQ135_getResistance+0x90>)
 80040ec:	f7fc f8d4 	bl	8000298 <__aeabi_dsub>
 80040f0:	4602      	mov	r2, r0
 80040f2:	460b      	mov	r3, r1
 80040f4:	4610      	mov	r0, r2
 80040f6:	4619      	mov	r1, r3
 80040f8:	f04f 0200 	mov.w	r2, #0
 80040fc:	4b0d      	ldr	r3, [pc, #52]	; (8004134 <MQ135_getResistance+0x94>)
 80040fe:	f7fc fa83 	bl	8000608 <__aeabi_dmul>
 8004102:	4602      	mov	r2, r0
 8004104:	460b      	mov	r3, r1
 8004106:	4610      	mov	r0, r2
 8004108:	4619      	mov	r1, r3
 800410a:	f7fc fd55 	bl	8000bb8 <__aeabi_d2f>
 800410e:	4603      	mov	r3, r0
 8004110:	ee07 3a90 	vmov	s15, r3
}
 8004114:	eeb0 0a67 	vmov.f32	s0, s15
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	bf00      	nop
 8004120:	00000000 	.word	0x00000000
 8004124:	40affe00 	.word	0x40affe00
 8004128:	20000a66 	.word	0x20000a66
 800412c:	40140000 	.word	0x40140000
 8004130:	3ff00000 	.word	0x3ff00000
 8004134:	40240000 	.word	0x40240000

08004138 <MQ135_getCorrectedResistance>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The corrected sensor resistance kOhm
//
float MQ135_getCorrectedResistance(float t, float h)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	ed2d 8b02 	vpush	{d8}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	ed87 0a01 	vstr	s0, [r7, #4]
 8004146:	edc7 0a00 	vstr	s1, [r7]
  return MQ135_getResistance() / MQ135_getCorrectionFactor(t, h);
 800414a:	f7ff ffa9 	bl	80040a0 <MQ135_getResistance>
 800414e:	eeb0 8a40 	vmov.f32	s16, s0
 8004152:	edd7 0a00 	vldr	s1, [r7]
 8004156:	ed97 0a01 	vldr	s0, [r7, #4]
 800415a:	f7ff ff2d 	bl	8003fb8 <MQ135_getCorrectionFactor>
 800415e:	eef0 7a40 	vmov.f32	s15, s0
 8004162:	ee88 7a27 	vdiv.f32	s14, s16, s15
 8004166:	eef0 7a47 	vmov.f32	s15, s14
}
 800416a:	eeb0 0a67 	vmov.f32	s0, s15
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	ecbd 8b02 	vpop	{d8}
 8004176:	bd80      	pop	{r7, pc}

08004178 <MQ135_getPPM>:
//-----------------------------------------------------------------------------
//Get the ppm of CO2 sensed (assuming only CO2 in the air)
//return The ppm of CO2 in the air
//
float MQ135_getPPM()
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  return PARA * pow((MQ135_getResistance() / rzero/*RZERO*/), -PARB);
 800417c:	f7ff ff90 	bl	80040a0 <MQ135_getResistance>
 8004180:	eeb0 7a40 	vmov.f32	s14, s0
 8004184:	4b16      	ldr	r3, [pc, #88]	; (80041e0 <MQ135_getPPM+0x68>)
 8004186:	edd3 7a00 	vldr	s15, [r3]
 800418a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800418e:	ee16 0a90 	vmov	r0, s13
 8004192:	f7fc f9e1 	bl	8000558 <__aeabi_f2d>
 8004196:	4602      	mov	r2, r0
 8004198:	460b      	mov	r3, r1
 800419a:	ed9f 1b0d 	vldr	d1, [pc, #52]	; 80041d0 <MQ135_getPPM+0x58>
 800419e:	ec43 2b10 	vmov	d0, r2, r3
 80041a2:	f00a fd59 	bl	800ec58 <pow>
 80041a6:	ec51 0b10 	vmov	r0, r1, d0
 80041aa:	a30b      	add	r3, pc, #44	; (adr r3, 80041d8 <MQ135_getPPM+0x60>)
 80041ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b0:	f7fc fa2a 	bl	8000608 <__aeabi_dmul>
 80041b4:	4602      	mov	r2, r0
 80041b6:	460b      	mov	r3, r1
 80041b8:	4610      	mov	r0, r2
 80041ba:	4619      	mov	r1, r3
 80041bc:	f7fc fcfc 	bl	8000bb8 <__aeabi_d2f>
 80041c0:	4603      	mov	r3, r0
 80041c2:	ee07 3a90 	vmov	s15, r3
}
 80041c6:	eeb0 0a67 	vmov.f32	s0, s15
 80041ca:	bd80      	pop	{r7, pc}
 80041cc:	f3af 8000 	nop.w
 80041d0:	bf42646d 	.word	0xbf42646d
 80041d4:	c00626fb 	.word	0xc00626fb
 80041d8:	490f3d8b 	.word	0x490f3d8b
 80041dc:	405d2688 	.word	0x405d2688
 80041e0:	2000004c 	.word	0x2000004c
 80041e4:	00000000 	.word	0x00000000

080041e8 <MQ135_getCorrectedPPM>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The ppm of CO2 in the air
//
float MQ135_getCorrectedPPM(float t, float h)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	ed87 0a01 	vstr	s0, [r7, #4]
 80041f2:	edc7 0a00 	vstr	s1, [r7]
  return PARA * pow((MQ135_getCorrectedResistance(t, h) / rzero/*RZERO*/), -PARB);
 80041f6:	edd7 0a00 	vldr	s1, [r7]
 80041fa:	ed97 0a01 	vldr	s0, [r7, #4]
 80041fe:	f7ff ff9b 	bl	8004138 <MQ135_getCorrectedResistance>
 8004202:	eeb0 7a40 	vmov.f32	s14, s0
 8004206:	4b18      	ldr	r3, [pc, #96]	; (8004268 <MQ135_getCorrectedPPM+0x80>)
 8004208:	edd3 7a00 	vldr	s15, [r3]
 800420c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004210:	ee16 0a90 	vmov	r0, s13
 8004214:	f7fc f9a0 	bl	8000558 <__aeabi_f2d>
 8004218:	4602      	mov	r2, r0
 800421a:	460b      	mov	r3, r1
 800421c:	ed9f 1b0e 	vldr	d1, [pc, #56]	; 8004258 <MQ135_getCorrectedPPM+0x70>
 8004220:	ec43 2b10 	vmov	d0, r2, r3
 8004224:	f00a fd18 	bl	800ec58 <pow>
 8004228:	ec51 0b10 	vmov	r0, r1, d0
 800422c:	a30c      	add	r3, pc, #48	; (adr r3, 8004260 <MQ135_getCorrectedPPM+0x78>)
 800422e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004232:	f7fc f9e9 	bl	8000608 <__aeabi_dmul>
 8004236:	4602      	mov	r2, r0
 8004238:	460b      	mov	r3, r1
 800423a:	4610      	mov	r0, r2
 800423c:	4619      	mov	r1, r3
 800423e:	f7fc fcbb 	bl	8000bb8 <__aeabi_d2f>
 8004242:	4603      	mov	r3, r0
 8004244:	ee07 3a90 	vmov	s15, r3
}
 8004248:	eeb0 0a67 	vmov.f32	s0, s15
 800424c:	3708      	adds	r7, #8
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	f3af 8000 	nop.w
 8004258:	bf42646d 	.word	0xbf42646d
 800425c:	c00626fb 	.word	0xc00626fb
 8004260:	490f3d8b 	.word	0x490f3d8b
 8004264:	405d2688 	.word	0x405d2688
 8004268:	2000004c 	.word	0x2000004c
 800426c:	00000000 	.word	0x00000000

08004270 <MQ135_getRZero>:
//-----------------------------------------------------------------------------
//Get the resistance RZero of the sensor for calibration purposes
//return The sensor resistance RZero in kOhm
//
float MQ135_getRZero()
{
 8004270:	b580      	push	{r7, lr}
 8004272:	af00      	add	r7, sp, #0
  return MQ135_getResistance() * pow((ATMOCO2 / PARA), (1.0 / PARB));
 8004274:	f7ff ff14 	bl	80040a0 <MQ135_getResistance>
 8004278:	ee10 3a10 	vmov	r3, s0
 800427c:	4618      	mov	r0, r3
 800427e:	f7fc f96b 	bl	8000558 <__aeabi_f2d>
 8004282:	a309      	add	r3, pc, #36	; (adr r3, 80042a8 <MQ135_getRZero+0x38>)
 8004284:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004288:	f7fc f9be 	bl	8000608 <__aeabi_dmul>
 800428c:	4602      	mov	r2, r0
 800428e:	460b      	mov	r3, r1
 8004290:	4610      	mov	r0, r2
 8004292:	4619      	mov	r1, r3
 8004294:	f7fc fc90 	bl	8000bb8 <__aeabi_d2f>
 8004298:	4603      	mov	r3, r0
 800429a:	ee07 3a90 	vmov	s15, r3
}
 800429e:	eeb0 0a67 	vmov.f32	s0, s15
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	f3af 8000 	nop.w
 80042a8:	3d9f968c 	.word	0x3d9f968c
 80042ac:	3ff92155 	.word	0x3ff92155

080042b0 <MQ135_getCorrectedRZero>:
//param[in] t  The ambient air temperature
//param[in] h  The relative humidity
//return The corrected sensor resistance RZero in kOhm
//
float MQ135_getCorrectedRZero(float t, float h)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	ed87 0a01 	vstr	s0, [r7, #4]
 80042ba:	edc7 0a00 	vstr	s1, [r7]
  return MQ135_getCorrectedResistance(t, h) * pow((ATMOCO2 / PARA), (1.0 / PARB));
 80042be:	edd7 0a00 	vldr	s1, [r7]
 80042c2:	ed97 0a01 	vldr	s0, [r7, #4]
 80042c6:	f7ff ff37 	bl	8004138 <MQ135_getCorrectedResistance>
 80042ca:	ee10 3a10 	vmov	r3, s0
 80042ce:	4618      	mov	r0, r3
 80042d0:	f7fc f942 	bl	8000558 <__aeabi_f2d>
 80042d4:	a30a      	add	r3, pc, #40	; (adr r3, 8004300 <MQ135_getCorrectedRZero+0x50>)
 80042d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042da:	f7fc f995 	bl	8000608 <__aeabi_dmul>
 80042de:	4602      	mov	r2, r0
 80042e0:	460b      	mov	r3, r1
 80042e2:	4610      	mov	r0, r2
 80042e4:	4619      	mov	r1, r3
 80042e6:	f7fc fc67 	bl	8000bb8 <__aeabi_d2f>
 80042ea:	4603      	mov	r3, r0
 80042ec:	ee07 3a90 	vmov	s15, r3
}
 80042f0:	eeb0 0a67 	vmov.f32	s0, s15
 80042f4:	3708      	adds	r7, #8
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}
 80042fa:	bf00      	nop
 80042fc:	f3af 8000 	nop.w
 8004300:	3d9f968c 	.word	0x3d9f968c
 8004304:	3ff92155 	.word	0x3ff92155

08004308 <ppmColor>:
//-----------------------------------------------------------------------------
uint16_t ppmColor(float p)
{
 8004308:	b480      	push	{r7}
 800430a:	b085      	sub	sp, #20
 800430c:	af00      	add	r7, sp, #0
 800430e:	ed87 0a01 	vstr	s0, [r7, #4]
// ppm = 0..400 - OK (green)
// ppm = 400..600 +- (yellow)
// ppm = 600..1000 - (magenta)
// ppm = 1000.. -- (red)
uint16_t ret = GREEN;
 8004312:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8004316:	81fb      	strh	r3, [r7, #14]

	if ((p > 400.0) && (p < 600)) ret = YELLOW;
 8004318:	edd7 7a01 	vldr	s15, [r7, #4]
 800431c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8004398 <ppmColor+0x90>
 8004320:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004328:	dd0c      	ble.n	8004344 <ppmColor+0x3c>
 800432a:	edd7 7a01 	vldr	s15, [r7, #4]
 800432e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 800439c <ppmColor+0x94>
 8004332:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800433a:	d503      	bpl.n	8004344 <ppmColor+0x3c>
 800433c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8004340:	81fb      	strh	r3, [r7, #14]
 8004342:	e021      	b.n	8004388 <ppmColor+0x80>
	else
	if ((p > 600.0) && (p < 1000)) ret = MAGENTA;
 8004344:	edd7 7a01 	vldr	s15, [r7, #4]
 8004348:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800439c <ppmColor+0x94>
 800434c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004354:	dd0c      	ble.n	8004370 <ppmColor+0x68>
 8004356:	edd7 7a01 	vldr	s15, [r7, #4]
 800435a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 80043a0 <ppmColor+0x98>
 800435e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004366:	d503      	bpl.n	8004370 <ppmColor+0x68>
 8004368:	f64f 031f 	movw	r3, #63519	; 0xf81f
 800436c:	81fb      	strh	r3, [r7, #14]
 800436e:	e00b      	b.n	8004388 <ppmColor+0x80>
	else
	if (p > 1000.0) ret = RED;
 8004370:	edd7 7a01 	vldr	s15, [r7, #4]
 8004374:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80043a0 <ppmColor+0x98>
 8004378:	eef4 7ac7 	vcmpe.f32	s15, s14
 800437c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004380:	dd02      	ble.n	8004388 <ppmColor+0x80>
 8004382:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8004386:	81fb      	strh	r3, [r7, #14]

	return ret;
 8004388:	89fb      	ldrh	r3, [r7, #14]
}
 800438a:	4618      	mov	r0, r3
 800438c:	3714      	adds	r7, #20
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	43c80000 	.word	0x43c80000
 800439c:	44160000 	.word	0x44160000
 80043a0:	447a0000 	.word	0x447a0000

080043a4 <SF04_CheckCrc>:
// input: data[] checksum is built based on this data
// nbrOfBytes checksum is built for n bytes of data
// checksum expected checksum
// return: checksum
//============================================================
{
 80043a4:	b480      	push	{r7}
 80043a6:	b085      	sub	sp, #20
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	6078      	str	r0, [r7, #4]
 80043ac:	460b      	mov	r3, r1
 80043ae:	70fb      	strb	r3, [r7, #3]
uint8_t i, crc = 0;
 80043b0:	2300      	movs	r3, #0
 80043b2:	73bb      	strb	r3, [r7, #14]

	for (i = 0; i < len; ++i) {
 80043b4:	2300      	movs	r3, #0
 80043b6:	73fb      	strb	r3, [r7, #15]
 80043b8:	e021      	b.n	80043fe <SF04_CheckCrc+0x5a>
		crc ^= data[i];
 80043ba:	7bfb      	ldrb	r3, [r7, #15]
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	4413      	add	r3, r2
 80043c0:	781a      	ldrb	r2, [r3, #0]
 80043c2:	7bbb      	ldrb	r3, [r7, #14]
 80043c4:	4053      	eors	r3, r2
 80043c6:	73bb      	strb	r3, [r7, #14]
		for (uint8_t bit = 8; bit > 0; --bit) {
 80043c8:	2308      	movs	r3, #8
 80043ca:	737b      	strb	r3, [r7, #13]
 80043cc:	e011      	b.n	80043f2 <SF04_CheckCrc+0x4e>
			if (crc & 0x80) crc = (crc << 1) ^ POLYNOMIAL;
 80043ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	da07      	bge.n	80043e6 <SF04_CheckCrc+0x42>
 80043d6:	7bbb      	ldrb	r3, [r7, #14]
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	b25b      	sxtb	r3, r3
 80043dc:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 80043e0:	b25b      	sxtb	r3, r3
 80043e2:	73bb      	strb	r3, [r7, #14]
 80043e4:	e002      	b.n	80043ec <SF04_CheckCrc+0x48>
					   else crc = (crc << 1);
 80043e6:	7bbb      	ldrb	r3, [r7, #14]
 80043e8:	005b      	lsls	r3, r3, #1
 80043ea:	73bb      	strb	r3, [r7, #14]
		for (uint8_t bit = 8; bit > 0; --bit) {
 80043ec:	7b7b      	ldrb	r3, [r7, #13]
 80043ee:	3b01      	subs	r3, #1
 80043f0:	737b      	strb	r3, [r7, #13]
 80043f2:	7b7b      	ldrb	r3, [r7, #13]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1ea      	bne.n	80043ce <SF04_CheckCrc+0x2a>
	for (i = 0; i < len; ++i) {
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	3301      	adds	r3, #1
 80043fc:	73fb      	strb	r3, [r7, #15]
 80043fe:	7bfa      	ldrb	r2, [r7, #15]
 8004400:	78fb      	ldrb	r3, [r7, #3]
 8004402:	429a      	cmp	r2, r3
 8004404:	d3d9      	bcc.n	80043ba <SF04_CheckCrc+0x16>
		}
	}

	return crc;
 8004406:	7bbb      	ldrb	r3, [r7, #14]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3714      	adds	r7, #20
 800440c:	46bd      	mov	sp, r7
 800440e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004412:	4770      	bx	lr

08004414 <si7021_reset>:
//-----------------------------------------------------------------------------
void si7021_reset()
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b084      	sub	sp, #16
 8004418:	af02      	add	r7, sp, #8
uint8_t reg = SI_RESET;
 800441a:	23fe      	movs	r3, #254	; 0xfe
 800441c:	70fb      	strb	r3, [r7, #3]
uint32_t sch = min_wait_ms;
 800441e:	4b1a      	ldr	r3, [pc, #104]	; (8004488 <si7021_reset+0x74>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	607b      	str	r3, [r7, #4]

	while (!i2c_txReady && --sch) { HAL_Delay(1); }
 8004424:	e002      	b.n	800442c <si7021_reset+0x18>
 8004426:	2001      	movs	r0, #1
 8004428:	f000 fea0 	bl	800516c <HAL_Delay>
 800442c:	4b17      	ldr	r3, [pc, #92]	; (800448c <si7021_reset+0x78>)
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d105      	bne.n	8004440 <si7021_reset+0x2c>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	3b01      	subs	r3, #1
 8004438:	607b      	str	r3, [r7, #4]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1f2      	bne.n	8004426 <si7021_reset+0x12>
	if (!sch) devError |= HAL_TIMEOUT;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d106      	bne.n	8004454 <si7021_reset+0x40>
 8004446:	4b12      	ldr	r3, [pc, #72]	; (8004490 <si7021_reset+0x7c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f043 0303 	orr.w	r3, r3, #3
 800444e:	4a10      	ldr	r2, [pc, #64]	; (8004490 <si7021_reset+0x7c>)
 8004450:	6013      	str	r3, [r2, #0]
	else {
		i2c_txReady = 0;
		if (HAL_I2C_Master_Transmit(portI2C, SI7021_ADDRESS << 1, &reg, 1, min_wait_ms) != HAL_OK) devError |= devI2C;
	}
}
 8004452:	e015      	b.n	8004480 <si7021_reset+0x6c>
		i2c_txReady = 0;
 8004454:	4b0d      	ldr	r3, [pc, #52]	; (800448c <si7021_reset+0x78>)
 8004456:	2200      	movs	r2, #0
 8004458:	701a      	strb	r2, [r3, #0]
		if (HAL_I2C_Master_Transmit(portI2C, SI7021_ADDRESS << 1, &reg, 1, min_wait_ms) != HAL_OK) devError |= devI2C;
 800445a:	4b0e      	ldr	r3, [pc, #56]	; (8004494 <si7021_reset+0x80>)
 800445c:	6818      	ldr	r0, [r3, #0]
 800445e:	4b0a      	ldr	r3, [pc, #40]	; (8004488 <si7021_reset+0x74>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	1cfa      	adds	r2, r7, #3
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	2301      	movs	r3, #1
 8004468:	2180      	movs	r1, #128	; 0x80
 800446a:	f002 fdbd 	bl	8006fe8 <HAL_I2C_Master_Transmit>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <si7021_reset+0x6c>
 8004474:	4b06      	ldr	r3, [pc, #24]	; (8004490 <si7021_reset+0x7c>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f043 030f 	orr.w	r3, r3, #15
 800447c:	4a04      	ldr	r2, [pc, #16]	; (8004490 <si7021_reset+0x7c>)
 800447e:	6013      	str	r3, [r2, #0]
}
 8004480:	bf00      	nop
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	08013b60 	.word	0x08013b60
 800448c:	2000001c 	.word	0x2000001c
 8004490:	20000660 	.word	0x20000660
 8004494:	20000018 	.word	0x20000018

08004498 <si7021_read_raw_rh>:
//-----------------------------------------------------------------------------
void si7021_read_raw_rh(uint8_t *data_h, uint8_t *data_l)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b088      	sub	sp, #32
 800449c:	af02      	add	r7, sp, #8
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	6039      	str	r1, [r7, #0]
uint8_t reg = SI_HUMI_READ;
 80044a2:	23e5      	movs	r3, #229	; 0xe5
 80044a4:	73fb      	strb	r3, [r7, #15]

	HAL_StatusTypeDef rt = HAL_I2C_Master_Transmit(portI2C, SI7021_ADDRESS << 1, &reg, 1, min_wait_ms);
 80044a6:	4b2e      	ldr	r3, [pc, #184]	; (8004560 <si7021_read_raw_rh+0xc8>)
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	4b2e      	ldr	r3, [pc, #184]	; (8004564 <si7021_read_raw_rh+0xcc>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f107 020f 	add.w	r2, r7, #15
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	2301      	movs	r3, #1
 80044b6:	2180      	movs	r1, #128	; 0x80
 80044b8:	f002 fd96 	bl	8006fe8 <HAL_I2C_Master_Transmit>
 80044bc:	4603      	mov	r3, r0
 80044be:	75fb      	strb	r3, [r7, #23]
	i2c_rxReady = 0;
 80044c0:	4b29      	ldr	r3, [pc, #164]	; (8004568 <si7021_read_raw_rh+0xd0>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	701a      	strb	r2, [r3, #0]
    rt |= HAL_I2C_Master_Receive_DMA(portI2C, SI7021_ADDRESS << 1, si_ack, 3);
 80044c6:	4b26      	ldr	r3, [pc, #152]	; (8004560 <si7021_read_raw_rh+0xc8>)
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	2303      	movs	r3, #3
 80044cc:	4a27      	ldr	r2, [pc, #156]	; (800456c <si7021_read_raw_rh+0xd4>)
 80044ce:	2180      	movs	r1, #128	; 0x80
 80044d0:	f002 fe88 	bl	80071e4 <HAL_I2C_Master_Receive_DMA>
 80044d4:	4603      	mov	r3, r0
 80044d6:	461a      	mov	r2, r3
 80044d8:	7dfb      	ldrb	r3, [r7, #23]
 80044da:	4313      	orrs	r3, r2
 80044dc:	75fb      	strb	r3, [r7, #23]
    uint32_t sch = min_wait_ms;
 80044de:	4b21      	ldr	r3, [pc, #132]	; (8004564 <si7021_read_raw_rh+0xcc>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	613b      	str	r3, [r7, #16]
    while (!i2c_rxReady && --sch) { HAL_Delay(1); }
 80044e4:	e002      	b.n	80044ec <si7021_read_raw_rh+0x54>
 80044e6:	2001      	movs	r0, #1
 80044e8:	f000 fe40 	bl	800516c <HAL_Delay>
 80044ec:	4b1e      	ldr	r3, [pc, #120]	; (8004568 <si7021_read_raw_rh+0xd0>)
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d105      	bne.n	8004500 <si7021_read_raw_rh+0x68>
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	3b01      	subs	r3, #1
 80044f8:	613b      	str	r3, [r7, #16]
 80044fa:	693b      	ldr	r3, [r7, #16]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d1f2      	bne.n	80044e6 <si7021_read_raw_rh+0x4e>
    if (!sch) rt = HAL_TIMEOUT;
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <si7021_read_raw_rh+0x72>
 8004506:	2303      	movs	r3, #3
 8004508:	75fb      	strb	r3, [r7, #23]
	//rt |= HAL_I2C_Master_Receive(portI2C, SI7021_ADDRESS << 1, ack, sizeof(ack), max_wait_ms);
	//i2c_rxReady = 1;
    if (!rt) {
 800450a:	7dfb      	ldrb	r3, [r7, #23]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d11c      	bne.n	800454a <si7021_read_raw_rh+0xb2>
    	si_ack[3] = SF04_CheckCrc(si_ack, 2);
 8004510:	2102      	movs	r1, #2
 8004512:	4816      	ldr	r0, [pc, #88]	; (800456c <si7021_read_raw_rh+0xd4>)
 8004514:	f7ff ff46 	bl	80043a4 <SF04_CheckCrc>
 8004518:	4603      	mov	r3, r0
 800451a:	461a      	mov	r2, r3
 800451c:	4b13      	ldr	r3, [pc, #76]	; (800456c <si7021_read_raw_rh+0xd4>)
 800451e:	70da      	strb	r2, [r3, #3]
    	if (si_ack[3] == si_ack[2]) {
 8004520:	4b12      	ldr	r3, [pc, #72]	; (800456c <si7021_read_raw_rh+0xd4>)
 8004522:	78da      	ldrb	r2, [r3, #3]
 8004524:	4b11      	ldr	r3, [pc, #68]	; (800456c <si7021_read_raw_rh+0xd4>)
 8004526:	789b      	ldrb	r3, [r3, #2]
 8004528:	429a      	cmp	r2, r3
 800452a:	d108      	bne.n	800453e <si7021_read_raw_rh+0xa6>
    		*data_h = si_ack[0];
 800452c:	4b0f      	ldr	r3, [pc, #60]	; (800456c <si7021_read_raw_rh+0xd4>)
 800452e:	781a      	ldrb	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	701a      	strb	r2, [r3, #0]
    		*data_l = si_ack[1];
 8004534:	4b0d      	ldr	r3, [pc, #52]	; (800456c <si7021_read_raw_rh+0xd4>)
 8004536:	785a      	ldrb	r2, [r3, #1]
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	701a      	strb	r2, [r3, #0]
 800453c:	e005      	b.n	800454a <si7021_read_raw_rh+0xb2>
    	} else devError |= devCRC;
 800453e:	4b0c      	ldr	r3, [pc, #48]	; (8004570 <si7021_read_raw_rh+0xd8>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f043 0310 	orr.w	r3, r3, #16
 8004546:	4a0a      	ldr	r2, [pc, #40]	; (8004570 <si7021_read_raw_rh+0xd8>)
 8004548:	6013      	str	r3, [r2, #0]
    }
    devError |= rt;
 800454a:	7dfa      	ldrb	r2, [r7, #23]
 800454c:	4b08      	ldr	r3, [pc, #32]	; (8004570 <si7021_read_raw_rh+0xd8>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4313      	orrs	r3, r2
 8004552:	4a07      	ldr	r2, [pc, #28]	; (8004570 <si7021_read_raw_rh+0xd8>)
 8004554:	6013      	str	r3, [r2, #0]
}
 8004556:	bf00      	nop
 8004558:	3718      	adds	r7, #24
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}
 800455e:	bf00      	nop
 8004560:	20000018 	.word	0x20000018
 8004564:	08013b60 	.word	0x08013b60
 8004568:	2000001d 	.word	0x2000001d
 800456c:	20000ae8 	.word	0x20000ae8
 8004570:	20000660 	.word	0x20000660

08004574 <si7021_read_raw_temp>:
//----------------------------------------------------------------------------------
void si7021_read_raw_temp(uint8_t *data_h, uint8_t *data_l)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b088      	sub	sp, #32
 8004578:	af02      	add	r7, sp, #8
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
uint8_t reg = SI_TEMP_READ;
 800457e:	23e3      	movs	r3, #227	; 0xe3
 8004580:	72fb      	strb	r3, [r7, #11]
uint8_t *uk = &si_ack[4];
 8004582:	4b30      	ldr	r3, [pc, #192]	; (8004644 <si7021_read_raw_temp+0xd0>)
 8004584:	60fb      	str	r3, [r7, #12]

	HAL_StatusTypeDef rt = HAL_I2C_Master_Transmit(portI2C, SI7021_ADDRESS << 1, &reg, 1, min_wait_ms);
 8004586:	4b30      	ldr	r3, [pc, #192]	; (8004648 <si7021_read_raw_temp+0xd4>)
 8004588:	6818      	ldr	r0, [r3, #0]
 800458a:	4b30      	ldr	r3, [pc, #192]	; (800464c <si7021_read_raw_temp+0xd8>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f107 020b 	add.w	r2, r7, #11
 8004592:	9300      	str	r3, [sp, #0]
 8004594:	2301      	movs	r3, #1
 8004596:	2180      	movs	r1, #128	; 0x80
 8004598:	f002 fd26 	bl	8006fe8 <HAL_I2C_Master_Transmit>
 800459c:	4603      	mov	r3, r0
 800459e:	75fb      	strb	r3, [r7, #23]
	i2c_rxReady = 0;
 80045a0:	4b2b      	ldr	r3, [pc, #172]	; (8004650 <si7021_read_raw_temp+0xdc>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	701a      	strb	r2, [r3, #0]
	rt |= HAL_I2C_Master_Receive_DMA(portI2C, SI7021_ADDRESS << 1, uk, 3);
 80045a6:	4b28      	ldr	r3, [pc, #160]	; (8004648 <si7021_read_raw_temp+0xd4>)
 80045a8:	6818      	ldr	r0, [r3, #0]
 80045aa:	2303      	movs	r3, #3
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	2180      	movs	r1, #128	; 0x80
 80045b0:	f002 fe18 	bl	80071e4 <HAL_I2C_Master_Receive_DMA>
 80045b4:	4603      	mov	r3, r0
 80045b6:	461a      	mov	r2, r3
 80045b8:	7dfb      	ldrb	r3, [r7, #23]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	75fb      	strb	r3, [r7, #23]
	uint32_t sch = max_wait_ms;
 80045be:	4b25      	ldr	r3, [pc, #148]	; (8004654 <si7021_read_raw_temp+0xe0>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	613b      	str	r3, [r7, #16]
	while (!i2c_rxReady && --sch) { HAL_Delay(1); }
 80045c4:	e002      	b.n	80045cc <si7021_read_raw_temp+0x58>
 80045c6:	2001      	movs	r0, #1
 80045c8:	f000 fdd0 	bl	800516c <HAL_Delay>
 80045cc:	4b20      	ldr	r3, [pc, #128]	; (8004650 <si7021_read_raw_temp+0xdc>)
 80045ce:	781b      	ldrb	r3, [r3, #0]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d105      	bne.n	80045e0 <si7021_read_raw_temp+0x6c>
 80045d4:	693b      	ldr	r3, [r7, #16]
 80045d6:	3b01      	subs	r3, #1
 80045d8:	613b      	str	r3, [r7, #16]
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d1f2      	bne.n	80045c6 <si7021_read_raw_temp+0x52>
	if (!sch) rt = HAL_TIMEOUT;
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <si7021_read_raw_temp+0x76>
 80045e6:	2303      	movs	r3, #3
 80045e8:	75fb      	strb	r3, [r7, #23]
	//rt |= HAL_I2C_Master_Receive(portI2C, SI7021_ADDRESS << 1, ack, sizeof(ack), max_wait_ms);
	//i2c_rxReady = 1;
	if (!rt) {
 80045ea:	7dfb      	ldrb	r3, [r7, #23]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d11f      	bne.n	8004630 <si7021_read_raw_temp+0xbc>
		si_ack[7] = SF04_CheckCrc(uk, 2);
 80045f0:	2102      	movs	r1, #2
 80045f2:	68f8      	ldr	r0, [r7, #12]
 80045f4:	f7ff fed6 	bl	80043a4 <SF04_CheckCrc>
 80045f8:	4603      	mov	r3, r0
 80045fa:	461a      	mov	r2, r3
 80045fc:	4b16      	ldr	r3, [pc, #88]	; (8004658 <si7021_read_raw_temp+0xe4>)
 80045fe:	71da      	strb	r2, [r3, #7]
		if (si_ack[7] == *(uk + 2)) {
 8004600:	4b15      	ldr	r3, [pc, #84]	; (8004658 <si7021_read_raw_temp+0xe4>)
 8004602:	79da      	ldrb	r2, [r3, #7]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	3302      	adds	r3, #2
 8004608:	781b      	ldrb	r3, [r3, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d10a      	bne.n	8004624 <si7021_read_raw_temp+0xb0>
			*data_h = *uk++;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	1c5a      	adds	r2, r3, #1
 8004612:	60fa      	str	r2, [r7, #12]
 8004614:	781a      	ldrb	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	701a      	strb	r2, [r3, #0]
			*data_l = *uk;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	781a      	ldrb	r2, [r3, #0]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	701a      	strb	r2, [r3, #0]
 8004622:	e005      	b.n	8004630 <si7021_read_raw_temp+0xbc>
		} else devError |= devCRC;
 8004624:	4b0d      	ldr	r3, [pc, #52]	; (800465c <si7021_read_raw_temp+0xe8>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f043 0310 	orr.w	r3, r3, #16
 800462c:	4a0b      	ldr	r2, [pc, #44]	; (800465c <si7021_read_raw_temp+0xe8>)
 800462e:	6013      	str	r3, [r2, #0]
	}
	devError |= rt;
 8004630:	7dfa      	ldrb	r2, [r7, #23]
 8004632:	4b0a      	ldr	r3, [pc, #40]	; (800465c <si7021_read_raw_temp+0xe8>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4313      	orrs	r3, r2
 8004638:	4a08      	ldr	r2, [pc, #32]	; (800465c <si7021_read_raw_temp+0xe8>)
 800463a:	6013      	str	r3, [r2, #0]
}
 800463c:	bf00      	nop
 800463e:	3718      	adds	r7, #24
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	20000aec 	.word	0x20000aec
 8004648:	20000018 	.word	0x20000018
 800464c:	08013b60 	.word	0x08013b60
 8004650:	2000001d 	.word	0x2000001d
 8004654:	08013b64 	.word	0x08013b64
 8004658:	20000ae8 	.word	0x20000ae8
 800465c:	20000660 	.word	0x20000660

08004660 <si7021_read_temp>:
//----------------------------------------------------------------------------------
void si7021_read_temp()
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
uint8_t dataH, dataL;
float val;

	si7021_read_raw_temp(&dataH, &dataL);
 8004666:	1cba      	adds	r2, r7, #2
 8004668:	1cfb      	adds	r3, r7, #3
 800466a:	4611      	mov	r1, r2
 800466c:	4618      	mov	r0, r3
 800466e:	f7ff ff81 	bl	8004574 <si7021_read_raw_temp>
	if (devError & devI2C) {
 8004672:	4b23      	ldr	r3, [pc, #140]	; (8004700 <si7021_read_temp+0xa0>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 030f 	and.w	r3, r3, #15
 800467a:	2b00      	cmp	r3, #0
 800467c:	d004      	beq.n	8004688 <si7021_read_temp+0x28>
		sens.temp = 0.0;
 800467e:	4b21      	ldr	r3, [pc, #132]	; (8004704 <si7021_read_temp+0xa4>)
 8004680:	f04f 0200 	mov.w	r2, #0
 8004684:	605a      	str	r2, [r3, #4]
	} else {
		val = dataH * 256 + dataL;
		sens.temp = ((val * 175.72) / 65536.0) - 46.85;
	}
}
 8004686:	e02c      	b.n	80046e2 <si7021_read_temp+0x82>
		val = dataH * 256 + dataL;
 8004688:	78fb      	ldrb	r3, [r7, #3]
 800468a:	021b      	lsls	r3, r3, #8
 800468c:	78ba      	ldrb	r2, [r7, #2]
 800468e:	4413      	add	r3, r2
 8004690:	ee07 3a90 	vmov	s15, r3
 8004694:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004698:	edc7 7a01 	vstr	s15, [r7, #4]
		sens.temp = ((val * 175.72) / 65536.0) - 46.85;
 800469c:	6878      	ldr	r0, [r7, #4]
 800469e:	f7fb ff5b 	bl	8000558 <__aeabi_f2d>
 80046a2:	a313      	add	r3, pc, #76	; (adr r3, 80046f0 <si7021_read_temp+0x90>)
 80046a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a8:	f7fb ffae 	bl	8000608 <__aeabi_dmul>
 80046ac:	4602      	mov	r2, r0
 80046ae:	460b      	mov	r3, r1
 80046b0:	4610      	mov	r0, r2
 80046b2:	4619      	mov	r1, r3
 80046b4:	f04f 0200 	mov.w	r2, #0
 80046b8:	4b13      	ldr	r3, [pc, #76]	; (8004708 <si7021_read_temp+0xa8>)
 80046ba:	f7fc f8cf 	bl	800085c <__aeabi_ddiv>
 80046be:	4602      	mov	r2, r0
 80046c0:	460b      	mov	r3, r1
 80046c2:	4610      	mov	r0, r2
 80046c4:	4619      	mov	r1, r3
 80046c6:	a30c      	add	r3, pc, #48	; (adr r3, 80046f8 <si7021_read_temp+0x98>)
 80046c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046cc:	f7fb fde4 	bl	8000298 <__aeabi_dsub>
 80046d0:	4602      	mov	r2, r0
 80046d2:	460b      	mov	r3, r1
 80046d4:	4610      	mov	r0, r2
 80046d6:	4619      	mov	r1, r3
 80046d8:	f7fc fa6e 	bl	8000bb8 <__aeabi_d2f>
 80046dc:	4603      	mov	r3, r0
 80046de:	4a09      	ldr	r2, [pc, #36]	; (8004704 <si7021_read_temp+0xa4>)
 80046e0:	6053      	str	r3, [r2, #4]
}
 80046e2:	bf00      	nop
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	f3af 8000 	nop.w
 80046f0:	3d70a3d7 	.word	0x3d70a3d7
 80046f4:	4065f70a 	.word	0x4065f70a
 80046f8:	cccccccd 	.word	0xcccccccd
 80046fc:	40476ccc 	.word	0x40476ccc
 8004700:	20000660 	.word	0x20000660
 8004704:	20000ae0 	.word	0x20000ae0
 8004708:	40f00000 	.word	0x40f00000

0800470c <si7021_read_humi>:
//----------------------------------------------------------------------------------
void si7021_read_humi()
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b082      	sub	sp, #8
 8004710:	af00      	add	r7, sp, #0
uint8_t dataH, dataL;
float val;

	si7021_read_raw_rh(&dataH, &dataL);
 8004712:	1cba      	adds	r2, r7, #2
 8004714:	1cfb      	adds	r3, r7, #3
 8004716:	4611      	mov	r1, r2
 8004718:	4618      	mov	r0, r3
 800471a:	f7ff febd 	bl	8004498 <si7021_read_raw_rh>
	if (devError & devI2C) {
 800471e:	4b1e      	ldr	r3, [pc, #120]	; (8004798 <si7021_read_humi+0x8c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f003 030f 	and.w	r3, r3, #15
 8004726:	2b00      	cmp	r3, #0
 8004728:	d004      	beq.n	8004734 <si7021_read_humi+0x28>
		sens.humi = 0.0;
 800472a:	4b1c      	ldr	r3, [pc, #112]	; (800479c <si7021_read_humi+0x90>)
 800472c:	f04f 0200 	mov.w	r2, #0
 8004730:	601a      	str	r2, [r3, #0]
	} else {
		val = dataH * 256 + dataL;
		sens.humi = ((val * 125.0)/65536.0) - 6.0;
	}
}
 8004732:	e02c      	b.n	800478e <si7021_read_humi+0x82>
		val = dataH * 256 + dataL;
 8004734:	78fb      	ldrb	r3, [r7, #3]
 8004736:	021b      	lsls	r3, r3, #8
 8004738:	78ba      	ldrb	r2, [r7, #2]
 800473a:	4413      	add	r3, r2
 800473c:	ee07 3a90 	vmov	s15, r3
 8004740:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004744:	edc7 7a01 	vstr	s15, [r7, #4]
		sens.humi = ((val * 125.0)/65536.0) - 6.0;
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f7fb ff05 	bl	8000558 <__aeabi_f2d>
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	4b13      	ldr	r3, [pc, #76]	; (80047a0 <si7021_read_humi+0x94>)
 8004754:	f7fb ff58 	bl	8000608 <__aeabi_dmul>
 8004758:	4602      	mov	r2, r0
 800475a:	460b      	mov	r3, r1
 800475c:	4610      	mov	r0, r2
 800475e:	4619      	mov	r1, r3
 8004760:	f04f 0200 	mov.w	r2, #0
 8004764:	4b0f      	ldr	r3, [pc, #60]	; (80047a4 <si7021_read_humi+0x98>)
 8004766:	f7fc f879 	bl	800085c <__aeabi_ddiv>
 800476a:	4602      	mov	r2, r0
 800476c:	460b      	mov	r3, r1
 800476e:	4610      	mov	r0, r2
 8004770:	4619      	mov	r1, r3
 8004772:	f04f 0200 	mov.w	r2, #0
 8004776:	4b0c      	ldr	r3, [pc, #48]	; (80047a8 <si7021_read_humi+0x9c>)
 8004778:	f7fb fd8e 	bl	8000298 <__aeabi_dsub>
 800477c:	4602      	mov	r2, r0
 800477e:	460b      	mov	r3, r1
 8004780:	4610      	mov	r0, r2
 8004782:	4619      	mov	r1, r3
 8004784:	f7fc fa18 	bl	8000bb8 <__aeabi_d2f>
 8004788:	4603      	mov	r3, r0
 800478a:	4a04      	ldr	r2, [pc, #16]	; (800479c <si7021_read_humi+0x90>)
 800478c:	6013      	str	r3, [r2, #0]
}
 800478e:	bf00      	nop
 8004790:	3708      	adds	r7, #8
 8004792:	46bd      	mov	sp, r7
 8004794:	bd80      	pop	{r7, pc}
 8004796:	bf00      	nop
 8004798:	20000660 	.word	0x20000660
 800479c:	20000ae0 	.word	0x20000ae0
 80047a0:	405f4000 	.word	0x405f4000
 80047a4:	40f00000 	.word	0x40f00000
 80047a8:	40180000 	.word	0x40180000

080047ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b082      	sub	sp, #8
 80047b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047b2:	2300      	movs	r3, #0
 80047b4:	607b      	str	r3, [r7, #4]
 80047b6:	4b13      	ldr	r3, [pc, #76]	; (8004804 <HAL_MspInit+0x58>)
 80047b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ba:	4a12      	ldr	r2, [pc, #72]	; (8004804 <HAL_MspInit+0x58>)
 80047bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047c0:	6453      	str	r3, [r2, #68]	; 0x44
 80047c2:	4b10      	ldr	r3, [pc, #64]	; (8004804 <HAL_MspInit+0x58>)
 80047c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047ca:	607b      	str	r3, [r7, #4]
 80047cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80047ce:	2300      	movs	r3, #0
 80047d0:	603b      	str	r3, [r7, #0]
 80047d2:	4b0c      	ldr	r3, [pc, #48]	; (8004804 <HAL_MspInit+0x58>)
 80047d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047d6:	4a0b      	ldr	r2, [pc, #44]	; (8004804 <HAL_MspInit+0x58>)
 80047d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047dc:	6413      	str	r3, [r2, #64]	; 0x40
 80047de:	4b09      	ldr	r3, [pc, #36]	; (8004804 <HAL_MspInit+0x58>)
 80047e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e6:	603b      	str	r3, [r7, #0]
 80047e8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 0, 0);
 80047ea:	2200      	movs	r2, #0
 80047ec:	2100      	movs	r1, #0
 80047ee:	2004      	movs	r0, #4
 80047f0:	f001 fa71 	bl	8005cd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 80047f4:	2004      	movs	r0, #4
 80047f6:	f001 fa8a 	bl	8005d0e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80047fa:	bf00      	nop
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	40023800 	.word	0x40023800

08004808 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b08a      	sub	sp, #40	; 0x28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004810:	f107 0314 	add.w	r3, r7, #20
 8004814:	2200      	movs	r2, #0
 8004816:	601a      	str	r2, [r3, #0]
 8004818:	605a      	str	r2, [r3, #4]
 800481a:	609a      	str	r2, [r3, #8]
 800481c:	60da      	str	r2, [r3, #12]
 800481e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a1b      	ldr	r2, [pc, #108]	; (8004894 <HAL_ADC_MspInit+0x8c>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d12f      	bne.n	800488a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */
#ifdef SET_MQ135
  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800482a:	2300      	movs	r3, #0
 800482c:	613b      	str	r3, [r7, #16]
 800482e:	4b1a      	ldr	r3, [pc, #104]	; (8004898 <HAL_ADC_MspInit+0x90>)
 8004830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004832:	4a19      	ldr	r2, [pc, #100]	; (8004898 <HAL_ADC_MspInit+0x90>)
 8004834:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004838:	6453      	str	r3, [r2, #68]	; 0x44
 800483a:	4b17      	ldr	r3, [pc, #92]	; (8004898 <HAL_ADC_MspInit+0x90>)
 800483c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800483e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004842:	613b      	str	r3, [r7, #16]
 8004844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004846:	2300      	movs	r3, #0
 8004848:	60fb      	str	r3, [r7, #12]
 800484a:	4b13      	ldr	r3, [pc, #76]	; (8004898 <HAL_ADC_MspInit+0x90>)
 800484c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484e:	4a12      	ldr	r2, [pc, #72]	; (8004898 <HAL_ADC_MspInit+0x90>)
 8004850:	f043 0301 	orr.w	r3, r3, #1
 8004854:	6313      	str	r3, [r2, #48]	; 0x30
 8004856:	4b10      	ldr	r3, [pc, #64]	; (8004898 <HAL_ADC_MspInit+0x90>)
 8004858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004862:	2302      	movs	r3, #2
 8004864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004866:	2303      	movs	r3, #3
 8004868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800486a:	2300      	movs	r3, #0
 800486c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800486e:	f107 0314 	add.w	r3, r7, #20
 8004872:	4619      	mov	r1, r3
 8004874:	4809      	ldr	r0, [pc, #36]	; (800489c <HAL_ADC_MspInit+0x94>)
 8004876:	f002 f88b 	bl	8006990 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 800487a:	2200      	movs	r2, #0
 800487c:	2101      	movs	r1, #1
 800487e:	2012      	movs	r0, #18
 8004880:	f001 fa29 	bl	8005cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8004884:	2012      	movs	r0, #18
 8004886:	f001 fa42 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */
#endif
  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800488a:	bf00      	nop
 800488c:	3728      	adds	r7, #40	; 0x28
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	40012000 	.word	0x40012000
 8004898:	40023800 	.word	0x40023800
 800489c:	40020000 	.word	0x40020000

080048a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	; 0x28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048a8:	f107 0314 	add.w	r3, r7, #20
 80048ac:	2200      	movs	r2, #0
 80048ae:	601a      	str	r2, [r3, #0]
 80048b0:	605a      	str	r2, [r3, #4]
 80048b2:	609a      	str	r2, [r3, #8]
 80048b4:	60da      	str	r2, [r3, #12]
 80048b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a50      	ldr	r2, [pc, #320]	; (8004a00 <HAL_I2C_MspInit+0x160>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	f040 8099 	bne.w	80049f6 <HAL_I2C_MspInit+0x156>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048c4:	2300      	movs	r3, #0
 80048c6:	613b      	str	r3, [r7, #16]
 80048c8:	4b4e      	ldr	r3, [pc, #312]	; (8004a04 <HAL_I2C_MspInit+0x164>)
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	4a4d      	ldr	r2, [pc, #308]	; (8004a04 <HAL_I2C_MspInit+0x164>)
 80048ce:	f043 0302 	orr.w	r3, r3, #2
 80048d2:	6313      	str	r3, [r2, #48]	; 0x30
 80048d4:	4b4b      	ldr	r3, [pc, #300]	; (8004a04 <HAL_I2C_MspInit+0x164>)
 80048d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d8:	f003 0302 	and.w	r3, r3, #2
 80048dc:	613b      	str	r3, [r7, #16]
 80048de:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80048e0:	23c0      	movs	r3, #192	; 0xc0
 80048e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80048e4:	2312      	movs	r3, #18
 80048e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80048e8:	2301      	movs	r3, #1
 80048ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048ec:	2303      	movs	r3, #3
 80048ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80048f0:	2304      	movs	r3, #4
 80048f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048f4:	f107 0314 	add.w	r3, r7, #20
 80048f8:	4619      	mov	r1, r3
 80048fa:	4843      	ldr	r0, [pc, #268]	; (8004a08 <HAL_I2C_MspInit+0x168>)
 80048fc:	f002 f848 	bl	8006990 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004900:	2300      	movs	r3, #0
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	4b3f      	ldr	r3, [pc, #252]	; (8004a04 <HAL_I2C_MspInit+0x164>)
 8004906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004908:	4a3e      	ldr	r2, [pc, #248]	; (8004a04 <HAL_I2C_MspInit+0x164>)
 800490a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800490e:	6413      	str	r3, [r2, #64]	; 0x40
 8004910:	4b3c      	ldr	r3, [pc, #240]	; (8004a04 <HAL_I2C_MspInit+0x164>)
 8004912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004918:	60fb      	str	r3, [r7, #12]
 800491a:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800491c:	4b3b      	ldr	r3, [pc, #236]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 800491e:	4a3c      	ldr	r2, [pc, #240]	; (8004a10 <HAL_I2C_MspInit+0x170>)
 8004920:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8004922:	4b3a      	ldr	r3, [pc, #232]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004924:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004928:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800492a:	4b38      	ldr	r3, [pc, #224]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 800492c:	2200      	movs	r2, #0
 800492e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004930:	4b36      	ldr	r3, [pc, #216]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004932:	2200      	movs	r2, #0
 8004934:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004936:	4b35      	ldr	r3, [pc, #212]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004938:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800493c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800493e:	4b33      	ldr	r3, [pc, #204]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004940:	2200      	movs	r2, #0
 8004942:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004944:	4b31      	ldr	r3, [pc, #196]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004946:	2200      	movs	r2, #0
 8004948:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800494a:	4b30      	ldr	r3, [pc, #192]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 800494c:	2200      	movs	r2, #0
 800494e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004950:	4b2e      	ldr	r3, [pc, #184]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004952:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004956:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004958:	4b2c      	ldr	r3, [pc, #176]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 800495a:	2200      	movs	r2, #0
 800495c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800495e:	482b      	ldr	r0, [pc, #172]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004960:	f001 f9fe 	bl	8005d60 <HAL_DMA_Init>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d001      	beq.n	800496e <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 800496a:	f7ff fb1d 	bl	8003fa8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a26      	ldr	r2, [pc, #152]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004972:	639a      	str	r2, [r3, #56]	; 0x38
 8004974:	4a25      	ldr	r2, [pc, #148]	; (8004a0c <HAL_I2C_MspInit+0x16c>)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800497a:	4b26      	ldr	r3, [pc, #152]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 800497c:	4a26      	ldr	r2, [pc, #152]	; (8004a18 <HAL_I2C_MspInit+0x178>)
 800497e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8004980:	4b24      	ldr	r3, [pc, #144]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 8004982:	2200      	movs	r2, #0
 8004984:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004986:	4b23      	ldr	r3, [pc, #140]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 8004988:	2240      	movs	r2, #64	; 0x40
 800498a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800498c:	4b21      	ldr	r3, [pc, #132]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 800498e:	2200      	movs	r2, #0
 8004990:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004992:	4b20      	ldr	r3, [pc, #128]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 8004994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004998:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800499a:	4b1e      	ldr	r3, [pc, #120]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 800499c:	2200      	movs	r2, #0
 800499e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049a0:	4b1c      	ldr	r3, [pc, #112]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80049a6:	4b1b      	ldr	r3, [pc, #108]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 80049a8:	2200      	movs	r2, #0
 80049aa:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80049ac:	4b19      	ldr	r3, [pc, #100]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 80049ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80049b2:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80049b4:	4b17      	ldr	r3, [pc, #92]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 80049b6:	2200      	movs	r2, #0
 80049b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80049ba:	4816      	ldr	r0, [pc, #88]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 80049bc:	f001 f9d0 	bl	8005d60 <HAL_DMA_Init>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d001      	beq.n	80049ca <HAL_I2C_MspInit+0x12a>
    {
      Error_Handler();
 80049c6:	f7ff faef 	bl	8003fa8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	4a11      	ldr	r2, [pc, #68]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 80049ce:	635a      	str	r2, [r3, #52]	; 0x34
 80049d0:	4a10      	ldr	r2, [pc, #64]	; (8004a14 <HAL_I2C_MspInit+0x174>)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 80049d6:	2200      	movs	r2, #0
 80049d8:	2101      	movs	r1, #1
 80049da:	201f      	movs	r0, #31
 80049dc:	f001 f97b 	bl	8005cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80049e0:	201f      	movs	r0, #31
 80049e2:	f001 f994 	bl	8005d0e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 1, 0);
 80049e6:	2200      	movs	r2, #0
 80049e8:	2101      	movs	r1, #1
 80049ea:	2020      	movs	r0, #32
 80049ec:	f001 f973 	bl	8005cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80049f0:	2020      	movs	r0, #32
 80049f2:	f001 f98c 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */
#endif
  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80049f6:	bf00      	nop
 80049f8:	3728      	adds	r7, #40	; 0x28
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	40005400 	.word	0x40005400
 8004a04:	40023800 	.word	0x40023800
 8004a08:	40020400 	.word	0x40020400
 8004a0c:	20001274 	.word	0x20001274
 8004a10:	40026010 	.word	0x40026010
 8004a14:	20000fcc 	.word	0x20000fcc
 8004a18:	40026028 	.word	0x40026028

08004a1c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b08a      	sub	sp, #40	; 0x28
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a24:	f107 0314 	add.w	r3, r7, #20
 8004a28:	2200      	movs	r2, #0
 8004a2a:	601a      	str	r2, [r3, #0]
 8004a2c:	605a      	str	r2, [r3, #4]
 8004a2e:	609a      	str	r2, [r3, #8]
 8004a30:	60da      	str	r2, [r3, #12]
 8004a32:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	4a34      	ldr	r2, [pc, #208]	; (8004b0c <HAL_SPI_MspInit+0xf0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d162      	bne.n	8004b04 <HAL_SPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */
#ifndef BOOT_LOADER
  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004a3e:	2300      	movs	r3, #0
 8004a40:	613b      	str	r3, [r7, #16]
 8004a42:	4b33      	ldr	r3, [pc, #204]	; (8004b10 <HAL_SPI_MspInit+0xf4>)
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	4a32      	ldr	r2, [pc, #200]	; (8004b10 <HAL_SPI_MspInit+0xf4>)
 8004a48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a4e:	4b30      	ldr	r3, [pc, #192]	; (8004b10 <HAL_SPI_MspInit+0xf4>)
 8004a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004a56:	613b      	str	r3, [r7, #16]
 8004a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	4b2c      	ldr	r3, [pc, #176]	; (8004b10 <HAL_SPI_MspInit+0xf4>)
 8004a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a62:	4a2b      	ldr	r2, [pc, #172]	; (8004b10 <HAL_SPI_MspInit+0xf4>)
 8004a64:	f043 0302 	orr.w	r3, r3, #2
 8004a68:	6313      	str	r3, [r2, #48]	; 0x30
 8004a6a:	4b29      	ldr	r3, [pc, #164]	; (8004b10 <HAL_SPI_MspInit+0xf4>)
 8004a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	60fb      	str	r3, [r7, #12]
 8004a74:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 8004a76:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8004a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a7c:	2302      	movs	r3, #2
 8004a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a80:	2300      	movs	r3, #0
 8004a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004a84:	2303      	movs	r3, #3
 8004a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004a88:	2305      	movs	r3, #5
 8004a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a8c:	f107 0314 	add.w	r3, r7, #20
 8004a90:	4619      	mov	r1, r3
 8004a92:	4820      	ldr	r0, [pc, #128]	; (8004b14 <HAL_SPI_MspInit+0xf8>)
 8004a94:	f001 ff7c 	bl	8006990 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8004a98:	4b1f      	ldr	r3, [pc, #124]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004a9a:	4a20      	ldr	r2, [pc, #128]	; (8004b1c <HAL_SPI_MspInit+0x100>)
 8004a9c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8004a9e:	4b1e      	ldr	r3, [pc, #120]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004aa4:	4b1c      	ldr	r3, [pc, #112]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004aa6:	2240      	movs	r2, #64	; 0x40
 8004aa8:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004aaa:	4b1b      	ldr	r3, [pc, #108]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004aac:	2200      	movs	r2, #0
 8004aae:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004ab0:	4b19      	ldr	r3, [pc, #100]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004ab2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ab6:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004ab8:	4b17      	ldr	r3, [pc, #92]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004aba:	2200      	movs	r2, #0
 8004abc:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004abe:	4b16      	ldr	r3, [pc, #88]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004ac4:	4b14      	ldr	r3, [pc, #80]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004aca:	4b13      	ldr	r3, [pc, #76]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004acc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8004ad0:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004ad2:	4b11      	ldr	r3, [pc, #68]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004ad8:	480f      	ldr	r0, [pc, #60]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004ada:	f001 f941 	bl	8005d60 <HAL_DMA_Init>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8004ae4:	f7ff fa60 	bl	8003fa8 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	4a0b      	ldr	r2, [pc, #44]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004aec:	649a      	str	r2, [r3, #72]	; 0x48
 8004aee:	4a0a      	ldr	r2, [pc, #40]	; (8004b18 <HAL_SPI_MspInit+0xfc>)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 8004af4:	2200      	movs	r2, #0
 8004af6:	2105      	movs	r1, #5
 8004af8:	2024      	movs	r0, #36	; 0x24
 8004afa:	f001 f8ec 	bl	8005cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004afe:	2024      	movs	r0, #36	; 0x24
 8004b00:	f001 f905 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */
#endif
  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004b04:	bf00      	nop
 8004b06:	3728      	adds	r7, #40	; 0x28
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	40003800 	.word	0x40003800
 8004b10:	40023800 	.word	0x40023800
 8004b14:	40020400 	.word	0x40020400
 8004b18:	20001418 	.word	0x20001418
 8004b1c:	40026070 	.word	0x40026070

08004b20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b084      	sub	sp, #16
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a0e      	ldr	r2, [pc, #56]	; (8004b68 <HAL_TIM_Base_MspInit+0x48>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d115      	bne.n	8004b5e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004b32:	2300      	movs	r3, #0
 8004b34:	60fb      	str	r3, [r7, #12]
 8004b36:	4b0d      	ldr	r3, [pc, #52]	; (8004b6c <HAL_TIM_Base_MspInit+0x4c>)
 8004b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3a:	4a0c      	ldr	r2, [pc, #48]	; (8004b6c <HAL_TIM_Base_MspInit+0x4c>)
 8004b3c:	f043 0302 	orr.w	r3, r3, #2
 8004b40:	6413      	str	r3, [r2, #64]	; 0x40
 8004b42:	4b0a      	ldr	r3, [pc, #40]	; (8004b6c <HAL_TIM_Base_MspInit+0x4c>)
 8004b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b46:	f003 0302 	and.w	r3, r3, #2
 8004b4a:	60fb      	str	r3, [r7, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 8004b4e:	2200      	movs	r2, #0
 8004b50:	2102      	movs	r1, #2
 8004b52:	201d      	movs	r0, #29
 8004b54:	f001 f8bf 	bl	8005cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004b58:	201d      	movs	r0, #29
 8004b5a:	f001 f8d8 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004b5e:	bf00      	nop
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	40000400 	.word	0x40000400
 8004b6c:	40023800 	.word	0x40023800

08004b70 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b08a      	sub	sp, #40	; 0x28
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b78:	f107 0314 	add.w	r3, r7, #20
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	601a      	str	r2, [r3, #0]
 8004b80:	605a      	str	r2, [r3, #4]
 8004b82:	609a      	str	r2, [r3, #8]
 8004b84:	60da      	str	r2, [r3, #12]
 8004b86:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a56      	ldr	r2, [pc, #344]	; (8004ce8 <HAL_UART_MspInit+0x178>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	f040 80a5 	bne.w	8004cde <HAL_UART_MspInit+0x16e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]
 8004b98:	4b54      	ldr	r3, [pc, #336]	; (8004cec <HAL_UART_MspInit+0x17c>)
 8004b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b9c:	4a53      	ldr	r2, [pc, #332]	; (8004cec <HAL_UART_MspInit+0x17c>)
 8004b9e:	f043 0310 	orr.w	r3, r3, #16
 8004ba2:	6453      	str	r3, [r2, #68]	; 0x44
 8004ba4:	4b51      	ldr	r3, [pc, #324]	; (8004cec <HAL_UART_MspInit+0x17c>)
 8004ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ba8:	f003 0310 	and.w	r3, r3, #16
 8004bac:	613b      	str	r3, [r7, #16]
 8004bae:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]
 8004bb4:	4b4d      	ldr	r3, [pc, #308]	; (8004cec <HAL_UART_MspInit+0x17c>)
 8004bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bb8:	4a4c      	ldr	r2, [pc, #304]	; (8004cec <HAL_UART_MspInit+0x17c>)
 8004bba:	f043 0301 	orr.w	r3, r3, #1
 8004bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8004bc0:	4b4a      	ldr	r3, [pc, #296]	; (8004cec <HAL_UART_MspInit+0x17c>)
 8004bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc4:	f003 0301 	and.w	r3, r3, #1
 8004bc8:	60fb      	str	r3, [r7, #12]
 8004bca:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004bcc:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bda:	2303      	movs	r3, #3
 8004bdc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004bde:	2307      	movs	r3, #7
 8004be0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004be2:	f107 0314 	add.w	r3, r7, #20
 8004be6:	4619      	mov	r1, r3
 8004be8:	4841      	ldr	r0, [pc, #260]	; (8004cf0 <HAL_UART_MspInit+0x180>)
 8004bea:	f001 fed1 	bl	8006990 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8004bee:	4b41      	ldr	r3, [pc, #260]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004bf0:	4a41      	ldr	r2, [pc, #260]	; (8004cf8 <HAL_UART_MspInit+0x188>)
 8004bf2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8004bf4:	4b3f      	ldr	r3, [pc, #252]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004bf6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bfa:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004bfc:	4b3d      	ldr	r3, [pc, #244]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004bfe:	2240      	movs	r2, #64	; 0x40
 8004c00:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c02:	4b3c      	ldr	r3, [pc, #240]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c08:	4b3a      	ldr	r3, [pc, #232]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c0a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c0e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c10:	4b38      	ldr	r3, [pc, #224]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c16:	4b37      	ldr	r3, [pc, #220]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8004c1c:	4b35      	ldr	r3, [pc, #212]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004c22:	4b34      	ldr	r3, [pc, #208]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c24:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004c28:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004c2a:	4b32      	ldr	r3, [pc, #200]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c2c:	2204      	movs	r2, #4
 8004c2e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004c30:	4b30      	ldr	r3, [pc, #192]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c32:	2203      	movs	r2, #3
 8004c34:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8004c36:	4b2f      	ldr	r3, [pc, #188]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c38:	2200      	movs	r2, #0
 8004c3a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004c3c:	4b2d      	ldr	r3, [pc, #180]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8004c42:	482c      	ldr	r0, [pc, #176]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c44:	f001 f88c 	bl	8005d60 <HAL_DMA_Init>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8004c4e:	f7ff f9ab 	bl	8003fa8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a27      	ldr	r2, [pc, #156]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c56:	635a      	str	r2, [r3, #52]	; 0x34
 8004c58:	4a26      	ldr	r2, [pc, #152]	; (8004cf4 <HAL_UART_MspInit+0x184>)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8004c5e:	4b27      	ldr	r3, [pc, #156]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c60:	4a27      	ldr	r2, [pc, #156]	; (8004d00 <HAL_UART_MspInit+0x190>)
 8004c62:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8004c64:	4b25      	ldr	r3, [pc, #148]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004c6a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c6c:	4b23      	ldr	r3, [pc, #140]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c6e:	2200      	movs	r2, #0
 8004c70:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c72:	4b22      	ldr	r3, [pc, #136]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c74:	2200      	movs	r2, #0
 8004c76:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c78:	4b20      	ldr	r3, [pc, #128]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004c7e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c80:	4b1e      	ldr	r3, [pc, #120]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c86:	4b1d      	ldr	r3, [pc, #116]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8004c8c:	4b1b      	ldr	r3, [pc, #108]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c8e:	2200      	movs	r2, #0
 8004c90:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004c92:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c94:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004c98:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004c9a:	4b18      	ldr	r3, [pc, #96]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004c9c:	2204      	movs	r2, #4
 8004c9e:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_usart1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004ca0:	4b16      	ldr	r3, [pc, #88]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004ca2:	2203      	movs	r2, #3
 8004ca4:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_usart1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 8004ca6:	4b15      	ldr	r3, [pc, #84]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_usart1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004cac:	4b13      	ldr	r3, [pc, #76]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004cb2:	4812      	ldr	r0, [pc, #72]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004cb4:	f001 f854 	bl	8005d60 <HAL_DMA_Init>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d001      	beq.n	8004cc2 <HAL_UART_MspInit+0x152>
    {
      Error_Handler();
 8004cbe:	f7ff f973 	bl	8003fa8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	4a0d      	ldr	r2, [pc, #52]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004cc6:	639a      	str	r2, [r3, #56]	; 0x38
 8004cc8:	4a0c      	ldr	r2, [pc, #48]	; (8004cfc <HAL_UART_MspInit+0x18c>)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8004cce:	2200      	movs	r2, #0
 8004cd0:	2103      	movs	r1, #3
 8004cd2:	2025      	movs	r0, #37	; 0x25
 8004cd4:	f000 ffff 	bl	8005cd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004cd8:	2025      	movs	r0, #37	; 0x25
 8004cda:	f001 f818 	bl	8005d0e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */
#endif
  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004cde:	bf00      	nop
 8004ce0:	3728      	adds	r7, #40	; 0x28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	40011000 	.word	0x40011000
 8004cec:	40023800 	.word	0x40023800
 8004cf0:	40020000 	.word	0x40020000
 8004cf4:	200010c8 	.word	0x200010c8
 8004cf8:	400264b8 	.word	0x400264b8
 8004cfc:	20001170 	.word	0x20001170
 8004d00:	40026440 	.word	0x40026440

08004d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004d08:	e7fe      	b.n	8004d08 <NMI_Handler+0x4>

08004d0a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d0a:	b480      	push	{r7}
 8004d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d0e:	e7fe      	b.n	8004d0e <HardFault_Handler+0x4>

08004d10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d14:	e7fe      	b.n	8004d14 <MemManage_Handler+0x4>

08004d16 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d16:	b480      	push	{r7}
 8004d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d1a:	e7fe      	b.n	8004d1a <BusFault_Handler+0x4>

08004d1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d20:	e7fe      	b.n	8004d20 <UsageFault_Handler+0x4>

08004d22 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d22:	b480      	push	{r7}
 8004d24:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d26:	bf00      	nop
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d34:	bf00      	nop
 8004d36:	46bd      	mov	sp, r7
 8004d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3c:	4770      	bx	lr

08004d3e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d3e:	b480      	push	{r7}
 8004d40:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d42:	bf00      	nop
 8004d44:	46bd      	mov	sp, r7
 8004d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4a:	4770      	bx	lr

08004d4c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d50:	f000 f9ec 	bl	800512c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d54:	bf00      	nop
 8004d56:	bd80      	pop	{r7, pc}

08004d58 <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8004d5c:	f001 fc70 	bl	8006640 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8004d60:	bf00      	nop
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
#ifdef SET_MQ135
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(digMQ_Pin);
 8004d68:	2004      	movs	r0, #4
 8004d6a:	f001 ffe1 	bl	8006d30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
#endif
  /* USER CODE END EXTI2_IRQn 1 */
}
 8004d6e:	bf00      	nop
 8004d70:	bd80      	pop	{r7, pc}
	...

08004d74 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004d78:	4802      	ldr	r0, [pc, #8]	; (8004d84 <DMA1_Stream0_IRQHandler+0x10>)
 8004d7a:	f001 f989 	bl	8006090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004d7e:	bf00      	nop
 8004d80:	bd80      	pop	{r7, pc}
 8004d82:	bf00      	nop
 8004d84:	20001274 	.word	0x20001274

08004d88 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004d8c:	4802      	ldr	r0, [pc, #8]	; (8004d98 <DMA1_Stream1_IRQHandler+0x10>)
 8004d8e:	f001 f97f 	bl	8006090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004d92:	bf00      	nop
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000fcc 	.word	0x20000fcc

08004d9c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
#ifndef BOOT_LOADER
  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004da0:	4802      	ldr	r0, [pc, #8]	; (8004dac <DMA1_Stream4_IRQHandler+0x10>)
 8004da2:	f001 f975 	bl	8006090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004da6:	bf00      	nop
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	20001418 	.word	0x20001418

08004db0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */
#endif
  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004db4:	bf00      	nop
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
	...

08004dc0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */
#ifdef SET_MQ135
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004dc4:	4802      	ldr	r0, [pc, #8]	; (8004dd0 <ADC_IRQHandler+0x10>)
 8004dc6:	f000 faf7 	bl	80053b8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */
#endif
  /* USER CODE END ADC_IRQn 1 */
}
 8004dca:	bf00      	nop
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	20001128 	.word	0x20001128

08004dd4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004dd8:	4802      	ldr	r0, [pc, #8]	; (8004de4 <TIM3_IRQHandler+0x10>)
 8004dda:	f005 fba9 	bl	800a530 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004dde:	bf00      	nop
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	20001080 	.word	0x20001080

08004de8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004dec:	4802      	ldr	r0, [pc, #8]	; (8004df8 <I2C1_EV_IRQHandler+0x10>)
 8004dee:	f002 fb29 	bl	8007444 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */
#endif
  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004df2:	bf00      	nop
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	2000102c 	.word	0x2000102c

08004dfc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */
#if defined(SET_BME280) || defined(SET_SI7021)
  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004e00:	4802      	ldr	r0, [pc, #8]	; (8004e0c <I2C1_ER_IRQHandler+0x10>)
 8004e02:	f002 fc90 	bl	8007726 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */
#endif
  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004e06:	bf00      	nop
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	2000102c 	.word	0x2000102c

08004e10 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */
#ifndef BOOT_LOADER
  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004e14:	4802      	ldr	r0, [pc, #8]	; (8004e20 <SPI2_IRQHandler+0x10>)
 8004e16:	f005 f8f1 	bl	8009ffc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */
#endif
  /* USER CODE END SPI2_IRQn 1 */
}
 8004e1a:	bf00      	nop
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	20000f14 	.word	0x20000f14

08004e24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004e28:	4802      	ldr	r0, [pc, #8]	; (8004e34 <USART1_IRQHandler+0x10>)
 8004e2a:	f006 f811 	bl	800ae50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004e2e:	bf00      	nop
 8004e30:	bd80      	pop	{r7, pc}
 8004e32:	bf00      	nop
 8004e34:	20001230 	.word	0x20001230

08004e38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
  /* USER CODE BEGIN USART2_IRQn 1 */
#endif
  /* USER CODE END USART2_IRQn 1 */
}
 8004e3c:	bf00      	nop
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e44:	4770      	bx	lr
	...

08004e48 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 8004e4c:	4802      	ldr	r0, [pc, #8]	; (8004e58 <DMA2_Stream0_IRQHandler+0x10>)
 8004e4e:	f001 f91f 	bl	8006090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004e52:	bf00      	nop
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	20000f6c 	.word	0x20000f6c

08004e5c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004e60:	4802      	ldr	r0, [pc, #8]	; (8004e6c <DMA2_Stream2_IRQHandler+0x10>)
 8004e62:	f001 f915 	bl	8006090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8004e66:	bf00      	nop
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	20001170 	.word	0x20001170

08004e70 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004e74:	4802      	ldr	r0, [pc, #8]	; (8004e80 <DMA2_Stream7_IRQHandler+0x10>)
 8004e76:	f001 f90b 	bl	8006090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8004e7a:	bf00      	nop
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	200010c8 	.word	0x200010c8

08004e84 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004e84:	b480      	push	{r7}
 8004e86:	af00      	add	r7, sp, #0
	return 1;
 8004e88:	2301      	movs	r3, #1
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <_kill>:

int _kill(int pid, int sig)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004e9e:	f006 ff07 	bl	800bcb0 <__errno>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	2216      	movs	r2, #22
 8004ea6:	601a      	str	r2, [r3, #0]
	return -1;
 8004ea8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3708      	adds	r7, #8
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}

08004eb4 <_exit>:

void _exit (int status)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004ebc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004ec0:	6878      	ldr	r0, [r7, #4]
 8004ec2:	f7ff ffe7 	bl	8004e94 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004ec6:	e7fe      	b.n	8004ec6 <_exit+0x12>

08004ec8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	617b      	str	r3, [r7, #20]
 8004ed8:	e00a      	b.n	8004ef0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004eda:	f3af 8000 	nop.w
 8004ede:	4601      	mov	r1, r0
 8004ee0:	68bb      	ldr	r3, [r7, #8]
 8004ee2:	1c5a      	adds	r2, r3, #1
 8004ee4:	60ba      	str	r2, [r7, #8]
 8004ee6:	b2ca      	uxtb	r2, r1
 8004ee8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	3301      	adds	r3, #1
 8004eee:	617b      	str	r3, [r7, #20]
 8004ef0:	697a      	ldr	r2, [r7, #20]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	dbf0      	blt.n	8004eda <_read+0x12>
	}

return len;
 8004ef8:	687b      	ldr	r3, [r7, #4]
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3718      	adds	r7, #24
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b086      	sub	sp, #24
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	60f8      	str	r0, [r7, #12]
 8004f0a:	60b9      	str	r1, [r7, #8]
 8004f0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f0e:	2300      	movs	r3, #0
 8004f10:	617b      	str	r3, [r7, #20]
 8004f12:	e009      	b.n	8004f28 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	1c5a      	adds	r2, r3, #1
 8004f18:	60ba      	str	r2, [r7, #8]
 8004f1a:	781b      	ldrb	r3, [r3, #0]
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	3301      	adds	r3, #1
 8004f26:	617b      	str	r3, [r7, #20]
 8004f28:	697a      	ldr	r2, [r7, #20]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	dbf1      	blt.n	8004f14 <_write+0x12>
	}
	return len;
 8004f30:	687b      	ldr	r3, [r7, #4]
}
 8004f32:	4618      	mov	r0, r3
 8004f34:	3718      	adds	r7, #24
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <_close>:

int _close(int file)
{
 8004f3a:	b480      	push	{r7}
 8004f3c:	b083      	sub	sp, #12
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
	return -1;
 8004f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	370c      	adds	r7, #12
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f50:	4770      	bx	lr

08004f52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004f52:	b480      	push	{r7}
 8004f54:	b083      	sub	sp, #12
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	6078      	str	r0, [r7, #4]
 8004f5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004f62:	605a      	str	r2, [r3, #4]
	return 0;
 8004f64:	2300      	movs	r3, #0
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	370c      	adds	r7, #12
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f70:	4770      	bx	lr

08004f72 <_isatty>:

int _isatty(int file)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b083      	sub	sp, #12
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
	return 1;
 8004f7a:	2301      	movs	r3, #1
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	370c      	adds	r7, #12
 8004f80:	46bd      	mov	sp, r7
 8004f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f86:	4770      	bx	lr

08004f88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	60f8      	str	r0, [r7, #12]
 8004f90:	60b9      	str	r1, [r7, #8]
 8004f92:	607a      	str	r2, [r7, #4]
	return 0;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
	...

08004fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b086      	sub	sp, #24
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004fac:	4a14      	ldr	r2, [pc, #80]	; (8005000 <_sbrk+0x5c>)
 8004fae:	4b15      	ldr	r3, [pc, #84]	; (8005004 <_sbrk+0x60>)
 8004fb0:	1ad3      	subs	r3, r2, r3
 8004fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004fb8:	4b13      	ldr	r3, [pc, #76]	; (8005008 <_sbrk+0x64>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d102      	bne.n	8004fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004fc0:	4b11      	ldr	r3, [pc, #68]	; (8005008 <_sbrk+0x64>)
 8004fc2:	4a12      	ldr	r2, [pc, #72]	; (800500c <_sbrk+0x68>)
 8004fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004fc6:	4b10      	ldr	r3, [pc, #64]	; (8005008 <_sbrk+0x64>)
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4413      	add	r3, r2
 8004fce:	693a      	ldr	r2, [r7, #16]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d207      	bcs.n	8004fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004fd4:	f006 fe6c 	bl	800bcb0 <__errno>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	220c      	movs	r2, #12
 8004fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004fde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004fe2:	e009      	b.n	8004ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004fe4:	4b08      	ldr	r3, [pc, #32]	; (8005008 <_sbrk+0x64>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004fea:	4b07      	ldr	r3, [pc, #28]	; (8005008 <_sbrk+0x64>)
 8004fec:	681a      	ldr	r2, [r3, #0]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	4a05      	ldr	r2, [pc, #20]	; (8005008 <_sbrk+0x64>)
 8004ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3718      	adds	r7, #24
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	20020000 	.word	0x20020000
 8005004:	00000800 	.word	0x00000800
 8005008:	20000af4 	.word	0x20000af4
 800500c:	200014b0 	.word	0x200014b0

08005010 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005010:	b480      	push	{r7}
 8005012:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005014:	4b06      	ldr	r3, [pc, #24]	; (8005030 <SystemInit+0x20>)
 8005016:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800501a:	4a05      	ldr	r2, [pc, #20]	; (8005030 <SystemInit+0x20>)
 800501c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005020:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005024:	bf00      	nop
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr
 800502e:	bf00      	nop
 8005030:	e000ed00 	.word	0xe000ed00

08005034 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8005034:	f8df d034 	ldr.w	sp, [pc, #52]	; 800506c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005038:	480d      	ldr	r0, [pc, #52]	; (8005070 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800503a:	490e      	ldr	r1, [pc, #56]	; (8005074 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800503c:	4a0e      	ldr	r2, [pc, #56]	; (8005078 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800503e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005040:	e002      	b.n	8005048 <LoopCopyDataInit>

08005042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005046:	3304      	adds	r3, #4

08005048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800504a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800504c:	d3f9      	bcc.n	8005042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800504e:	4a0b      	ldr	r2, [pc, #44]	; (800507c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005050:	4c0b      	ldr	r4, [pc, #44]	; (8005080 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005054:	e001      	b.n	800505a <LoopFillZerobss>

08005056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005058:	3204      	adds	r2, #4

0800505a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800505a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800505c:	d3fb      	bcc.n	8005056 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800505e:	f7ff ffd7 	bl	8005010 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005062:	f006 fe2b 	bl	800bcbc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005066:	f7fd f817 	bl	8002098 <main>
  bx  lr    
 800506a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800506c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005070:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005074:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8005078:	08013fc8 	.word	0x08013fc8
  ldr r2, =_sbss
 800507c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8005080:	200014ac 	.word	0x200014ac

08005084 <DMA1_Stream2_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005084:	e7fe      	b.n	8005084 <DMA1_Stream2_IRQHandler>
	...

08005088 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800508c:	4b0e      	ldr	r3, [pc, #56]	; (80050c8 <HAL_Init+0x40>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a0d      	ldr	r2, [pc, #52]	; (80050c8 <HAL_Init+0x40>)
 8005092:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005096:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005098:	4b0b      	ldr	r3, [pc, #44]	; (80050c8 <HAL_Init+0x40>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a0a      	ldr	r2, [pc, #40]	; (80050c8 <HAL_Init+0x40>)
 800509e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80050a4:	4b08      	ldr	r3, [pc, #32]	; (80050c8 <HAL_Init+0x40>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a07      	ldr	r2, [pc, #28]	; (80050c8 <HAL_Init+0x40>)
 80050aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050b0:	2003      	movs	r0, #3
 80050b2:	f000 fe05 	bl	8005cc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80050b6:	200f      	movs	r0, #15
 80050b8:	f000 f808 	bl	80050cc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80050bc:	f7ff fb76 	bl	80047ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80050c0:	2300      	movs	r3, #0
}
 80050c2:	4618      	mov	r0, r3
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	40023c00 	.word	0x40023c00

080050cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	b082      	sub	sp, #8
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80050d4:	4b12      	ldr	r3, [pc, #72]	; (8005120 <HAL_InitTick+0x54>)
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	4b12      	ldr	r3, [pc, #72]	; (8005124 <HAL_InitTick+0x58>)
 80050da:	781b      	ldrb	r3, [r3, #0]
 80050dc:	4619      	mov	r1, r3
 80050de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80050e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80050e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fe2b 	bl	8005d46 <HAL_SYSTICK_Config>
 80050f0:	4603      	mov	r3, r0
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e00e      	b.n	8005118 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b0f      	cmp	r3, #15
 80050fe:	d80a      	bhi.n	8005116 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005100:	2200      	movs	r2, #0
 8005102:	6879      	ldr	r1, [r7, #4]
 8005104:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005108:	f000 fde5 	bl	8005cd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800510c:	4a06      	ldr	r2, [pc, #24]	; (8005128 <HAL_InitTick+0x5c>)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005112:	2300      	movs	r3, #0
 8005114:	e000      	b.n	8005118 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
}
 8005118:	4618      	mov	r0, r3
 800511a:	3708      	adds	r7, #8
 800511c:	46bd      	mov	sp, r7
 800511e:	bd80      	pop	{r7, pc}
 8005120:	20000058 	.word	0x20000058
 8005124:	20000060 	.word	0x20000060
 8005128:	2000005c 	.word	0x2000005c

0800512c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800512c:	b480      	push	{r7}
 800512e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005130:	4b06      	ldr	r3, [pc, #24]	; (800514c <HAL_IncTick+0x20>)
 8005132:	781b      	ldrb	r3, [r3, #0]
 8005134:	461a      	mov	r2, r3
 8005136:	4b06      	ldr	r3, [pc, #24]	; (8005150 <HAL_IncTick+0x24>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4413      	add	r3, r2
 800513c:	4a04      	ldr	r2, [pc, #16]	; (8005150 <HAL_IncTick+0x24>)
 800513e:	6013      	str	r3, [r2, #0]
}
 8005140:	bf00      	nop
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr
 800514a:	bf00      	nop
 800514c:	20000060 	.word	0x20000060
 8005150:	20001478 	.word	0x20001478

08005154 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005154:	b480      	push	{r7}
 8005156:	af00      	add	r7, sp, #0
  return uwTick;
 8005158:	4b03      	ldr	r3, [pc, #12]	; (8005168 <HAL_GetTick+0x14>)
 800515a:	681b      	ldr	r3, [r3, #0]
}
 800515c:	4618      	mov	r0, r3
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr
 8005166:	bf00      	nop
 8005168:	20001478 	.word	0x20001478

0800516c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005174:	f7ff ffee 	bl	8005154 <HAL_GetTick>
 8005178:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005184:	d005      	beq.n	8005192 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005186:	4b0a      	ldr	r3, [pc, #40]	; (80051b0 <HAL_Delay+0x44>)
 8005188:	781b      	ldrb	r3, [r3, #0]
 800518a:	461a      	mov	r2, r3
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	4413      	add	r3, r2
 8005190:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005192:	bf00      	nop
 8005194:	f7ff ffde 	bl	8005154 <HAL_GetTick>
 8005198:	4602      	mov	r2, r0
 800519a:	68bb      	ldr	r3, [r7, #8]
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d8f7      	bhi.n	8005194 <HAL_Delay+0x28>
  {
  }
}
 80051a4:	bf00      	nop
 80051a6:	bf00      	nop
 80051a8:	3710      	adds	r7, #16
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	20000060 	.word	0x20000060

080051b4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051bc:	2300      	movs	r3, #0
 80051be:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d101      	bne.n	80051ca <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e033      	b.n	8005232 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d109      	bne.n	80051e6 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7ff fb18 	bl	8004808 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2200      	movs	r2, #0
 80051e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ea:	f003 0310 	and.w	r3, r3, #16
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d118      	bne.n	8005224 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80051fa:	f023 0302 	bic.w	r3, r3, #2
 80051fe:	f043 0202 	orr.w	r2, r3, #2
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005206:	6878      	ldr	r0, [r7, #4]
 8005208:	f000 fb60 	bl	80058cc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	f023 0303 	bic.w	r3, r3, #3
 800521a:	f043 0201 	orr.w	r2, r3, #1
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	641a      	str	r2, [r3, #64]	; 0x40
 8005222:	e001      	b.n	8005228 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005224:	2301      	movs	r3, #1
 8005226:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005230:	7bfb      	ldrb	r3, [r7, #15]
}
 8005232:	4618      	mov	r0, r3
 8005234:	3710      	adds	r7, #16
 8005236:	46bd      	mov	sp, r7
 8005238:	bd80      	pop	{r7, pc}
	...

0800523c <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800524e:	2b01      	cmp	r3, #1
 8005250:	d101      	bne.n	8005256 <HAL_ADC_Start_IT+0x1a>
 8005252:	2302      	movs	r3, #2
 8005254:	e0a1      	b.n	800539a <HAL_ADC_Start_IT+0x15e>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 0301 	and.w	r3, r3, #1
 8005268:	2b01      	cmp	r3, #1
 800526a:	d018      	beq.n	800529e <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	689a      	ldr	r2, [r3, #8]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f042 0201 	orr.w	r2, r2, #1
 800527a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800527c:	4b4a      	ldr	r3, [pc, #296]	; (80053a8 <HAL_ADC_Start_IT+0x16c>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a4a      	ldr	r2, [pc, #296]	; (80053ac <HAL_ADC_Start_IT+0x170>)
 8005282:	fba2 2303 	umull	r2, r3, r2, r3
 8005286:	0c9a      	lsrs	r2, r3, #18
 8005288:	4613      	mov	r3, r2
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	4413      	add	r3, r2
 800528e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005290:	e002      	b.n	8005298 <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	3b01      	subs	r3, #1
 8005296:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8005298:	68bb      	ldr	r3, [r7, #8]
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1f9      	bne.n	8005292 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	f003 0301 	and.w	r3, r3, #1
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	d169      	bne.n	8005380 <HAL_ADC_Start_IT+0x144>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80052b4:	f023 0301 	bic.w	r3, r3, #1
 80052b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d007      	beq.n	80052de <HAL_ADC_Start_IT+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80052d6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052e6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052ea:	d106      	bne.n	80052fa <HAL_ADC_Start_IT+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052f0:	f023 0206 	bic.w	r2, r3, #6
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	645a      	str	r2, [r3, #68]	; 0x44
 80052f8:	e002      	b.n	8005300 <HAL_ADC_Start_IT+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	2200      	movs	r2, #0
 80052fe:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005308:	4b29      	ldr	r3, [pc, #164]	; (80053b0 <HAL_ADC_Start_IT+0x174>)
 800530a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8005314:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	6812      	ldr	r2, [r2, #0]
 8005320:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005324:	f043 0320 	orr.w	r3, r3, #32
 8005328:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f003 031f 	and.w	r3, r3, #31
 8005332:	2b00      	cmp	r3, #0
 8005334:	d10f      	bne.n	8005356 <HAL_ADC_Start_IT+0x11a>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d129      	bne.n	8005398 <HAL_ADC_Start_IT+0x15c>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	689a      	ldr	r2, [r3, #8]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005352:	609a      	str	r2, [r3, #8]
 8005354:	e020      	b.n	8005398 <HAL_ADC_Start_IT+0x15c>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a16      	ldr	r2, [pc, #88]	; (80053b4 <HAL_ADC_Start_IT+0x178>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d11b      	bne.n	8005398 <HAL_ADC_Start_IT+0x15c>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800536a:	2b00      	cmp	r3, #0
 800536c:	d114      	bne.n	8005398 <HAL_ADC_Start_IT+0x15c>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800537c:	609a      	str	r2, [r3, #8]
 800537e:	e00b      	b.n	8005398 <HAL_ADC_Start_IT+0x15c>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005384:	f043 0210 	orr.w	r2, r3, #16
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005390:	f043 0201 	orr.w	r2, r3, #1
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3714      	adds	r7, #20
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	20000058 	.word	0x20000058
 80053ac:	431bde83 	.word	0x431bde83
 80053b0:	40012300 	.word	0x40012300
 80053b4:	40012000 	.word	0x40012000

080053b8 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80053c0:	2300      	movs	r3, #0
 80053c2:	60fb      	str	r3, [r7, #12]
 80053c4:	2300      	movs	r3, #0
 80053c6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	bf0c      	ite	eq
 80053d6:	2301      	moveq	r3, #1
 80053d8:	2300      	movne	r3, #0
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685b      	ldr	r3, [r3, #4]
 80053e4:	f003 0320 	and.w	r3, r3, #32
 80053e8:	2b20      	cmp	r3, #32
 80053ea:	bf0c      	ite	eq
 80053ec:	2301      	moveq	r3, #1
 80053ee:	2300      	movne	r3, #0
 80053f0:	b2db      	uxtb	r3, r3
 80053f2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d049      	beq.n	800548e <HAL_ADC_IRQHandler+0xd6>
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d046      	beq.n	800548e <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b00      	cmp	r3, #0
 800540a:	d105      	bne.n	8005418 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005410:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d12b      	bne.n	800547e <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800542a:	2b00      	cmp	r3, #0
 800542c:	d127      	bne.n	800547e <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005434:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005438:	2b00      	cmp	r3, #0
 800543a:	d006      	beq.n	800544a <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8005446:	2b00      	cmp	r3, #0
 8005448:	d119      	bne.n	800547e <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f022 0220 	bic.w	r2, r2, #32
 8005458:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d105      	bne.n	800547e <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	f043 0201 	orr.w	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f7fe fac6 	bl	8003a10 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f06f 0212 	mvn.w	r2, #18
 800548c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b04      	cmp	r3, #4
 800549a:	bf0c      	ite	eq
 800549c:	2301      	moveq	r3, #1
 800549e:	2300      	movne	r3, #0
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	685b      	ldr	r3, [r3, #4]
 80054aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ae:	2b80      	cmp	r3, #128	; 0x80
 80054b0:	bf0c      	ite	eq
 80054b2:	2301      	moveq	r3, #1
 80054b4:	2300      	movne	r3, #0
 80054b6:	b2db      	uxtb	r3, r3
 80054b8:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d057      	beq.n	8005570 <HAL_ADC_IRQHandler+0x1b8>
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d054      	beq.n	8005570 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ca:	f003 0310 	and.w	r3, r3, #16
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d105      	bne.n	80054de <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054d6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	689b      	ldr	r3, [r3, #8]
 80054e4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d139      	bne.n	8005560 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d006      	beq.n	8005508 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8005504:	2b00      	cmp	r3, #0
 8005506:	d12b      	bne.n	8005560 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8005512:	2b00      	cmp	r3, #0
 8005514:	d124      	bne.n	8005560 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8005520:	2b00      	cmp	r3, #0
 8005522:	d11d      	bne.n	8005560 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005528:	2b00      	cmp	r3, #0
 800552a:	d119      	bne.n	8005560 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800553a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005540:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800554c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005550:	2b00      	cmp	r3, #0
 8005552:	d105      	bne.n	8005560 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005558:	f043 0201 	orr.w	r2, r3, #1
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 faaf 	bl	8005ac4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f06f 020c 	mvn.w	r2, #12
 800556e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	f003 0301 	and.w	r3, r3, #1
 800557a:	2b01      	cmp	r3, #1
 800557c:	bf0c      	ite	eq
 800557e:	2301      	moveq	r3, #1
 8005580:	2300      	movne	r3, #0
 8005582:	b2db      	uxtb	r3, r3
 8005584:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005590:	2b40      	cmp	r3, #64	; 0x40
 8005592:	bf0c      	ite	eq
 8005594:	2301      	moveq	r3, #1
 8005596:	2300      	movne	r3, #0
 8005598:	b2db      	uxtb	r3, r3
 800559a:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d017      	beq.n	80055d2 <HAL_ADC_IRQHandler+0x21a>
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d014      	beq.n	80055d2 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	2b01      	cmp	r3, #1
 80055b4:	d10d      	bne.n	80055d2 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ba:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f000 f846 	bl	8005654 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f06f 0201 	mvn.w	r2, #1
 80055d0:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 0320 	and.w	r3, r3, #32
 80055dc:	2b20      	cmp	r3, #32
 80055de:	bf0c      	ite	eq
 80055e0:	2301      	moveq	r3, #1
 80055e2:	2300      	movne	r3, #0
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	685b      	ldr	r3, [r3, #4]
 80055ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80055f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80055f6:	bf0c      	ite	eq
 80055f8:	2301      	moveq	r3, #1
 80055fa:	2300      	movne	r3, #0
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d015      	beq.n	8005632 <HAL_ADC_IRQHandler+0x27a>
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d012      	beq.n	8005632 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005610:	f043 0202 	orr.w	r2, r3, #2
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f06f 0220 	mvn.w	r2, #32
 8005620:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f7fe fa34 	bl	8003a90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f06f 0220 	mvn.w	r2, #32
 8005630:	601a      	str	r2, [r3, #0]
  }
}
 8005632:	bf00      	nop
 8005634:	3710      	adds	r7, #16
 8005636:	46bd      	mov	sp, r7
 8005638:	bd80      	pop	{r7, pc}

0800563a <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 800563a:	b480      	push	{r7}
 800563c:	b083      	sub	sp, #12
 800563e:	af00      	add	r7, sp, #0
 8005640:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8005648:	4618      	mov	r0, r3
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005668:	b480      	push	{r7}
 800566a:	b085      	sub	sp, #20
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005672:	2300      	movs	r3, #0
 8005674:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_ADC_ConfigChannel+0x1c>
 8005680:	2302      	movs	r3, #2
 8005682:	e113      	b.n	80058ac <HAL_ADC_ConfigChannel+0x244>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800568c:	683b      	ldr	r3, [r7, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	2b09      	cmp	r3, #9
 8005692:	d925      	bls.n	80056e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	68d9      	ldr	r1, [r3, #12]
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	b29b      	uxth	r3, r3
 80056a0:	461a      	mov	r2, r3
 80056a2:	4613      	mov	r3, r2
 80056a4:	005b      	lsls	r3, r3, #1
 80056a6:	4413      	add	r3, r2
 80056a8:	3b1e      	subs	r3, #30
 80056aa:	2207      	movs	r2, #7
 80056ac:	fa02 f303 	lsl.w	r3, r2, r3
 80056b0:	43da      	mvns	r2, r3
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	400a      	ands	r2, r1
 80056b8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68d9      	ldr	r1, [r3, #12]
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	689a      	ldr	r2, [r3, #8]
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	4618      	mov	r0, r3
 80056cc:	4603      	mov	r3, r0
 80056ce:	005b      	lsls	r3, r3, #1
 80056d0:	4403      	add	r3, r0
 80056d2:	3b1e      	subs	r3, #30
 80056d4:	409a      	lsls	r2, r3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	430a      	orrs	r2, r1
 80056dc:	60da      	str	r2, [r3, #12]
 80056de:	e022      	b.n	8005726 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	6919      	ldr	r1, [r3, #16]
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	461a      	mov	r2, r3
 80056ee:	4613      	mov	r3, r2
 80056f0:	005b      	lsls	r3, r3, #1
 80056f2:	4413      	add	r3, r2
 80056f4:	2207      	movs	r2, #7
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	43da      	mvns	r2, r3
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	400a      	ands	r2, r1
 8005702:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6919      	ldr	r1, [r3, #16]
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	689a      	ldr	r2, [r3, #8]
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	b29b      	uxth	r3, r3
 8005714:	4618      	mov	r0, r3
 8005716:	4603      	mov	r3, r0
 8005718:	005b      	lsls	r3, r3, #1
 800571a:	4403      	add	r3, r0
 800571c:	409a      	lsls	r2, r3
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	2b06      	cmp	r3, #6
 800572c:	d824      	bhi.n	8005778 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005734:	683b      	ldr	r3, [r7, #0]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	4613      	mov	r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	4413      	add	r3, r2
 800573e:	3b05      	subs	r3, #5
 8005740:	221f      	movs	r2, #31
 8005742:	fa02 f303 	lsl.w	r3, r2, r3
 8005746:	43da      	mvns	r2, r3
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	400a      	ands	r2, r1
 800574e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	b29b      	uxth	r3, r3
 800575c:	4618      	mov	r0, r3
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	685a      	ldr	r2, [r3, #4]
 8005762:	4613      	mov	r3, r2
 8005764:	009b      	lsls	r3, r3, #2
 8005766:	4413      	add	r3, r2
 8005768:	3b05      	subs	r3, #5
 800576a:	fa00 f203 	lsl.w	r2, r0, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	635a      	str	r2, [r3, #52]	; 0x34
 8005776:	e04c      	b.n	8005812 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	2b0c      	cmp	r3, #12
 800577e:	d824      	bhi.n	80057ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	4613      	mov	r3, r2
 800578c:	009b      	lsls	r3, r3, #2
 800578e:	4413      	add	r3, r2
 8005790:	3b23      	subs	r3, #35	; 0x23
 8005792:	221f      	movs	r2, #31
 8005794:	fa02 f303 	lsl.w	r3, r2, r3
 8005798:	43da      	mvns	r2, r3
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	400a      	ands	r2, r1
 80057a0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	b29b      	uxth	r3, r3
 80057ae:	4618      	mov	r0, r3
 80057b0:	683b      	ldr	r3, [r7, #0]
 80057b2:	685a      	ldr	r2, [r3, #4]
 80057b4:	4613      	mov	r3, r2
 80057b6:	009b      	lsls	r3, r3, #2
 80057b8:	4413      	add	r3, r2
 80057ba:	3b23      	subs	r3, #35	; 0x23
 80057bc:	fa00 f203 	lsl.w	r2, r0, r3
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	430a      	orrs	r2, r1
 80057c6:	631a      	str	r2, [r3, #48]	; 0x30
 80057c8:	e023      	b.n	8005812 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	4613      	mov	r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	4413      	add	r3, r2
 80057da:	3b41      	subs	r3, #65	; 0x41
 80057dc:	221f      	movs	r2, #31
 80057de:	fa02 f303 	lsl.w	r3, r2, r3
 80057e2:	43da      	mvns	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	400a      	ands	r2, r1
 80057ea:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	4618      	mov	r0, r3
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	4613      	mov	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4413      	add	r3, r2
 8005804:	3b41      	subs	r3, #65	; 0x41
 8005806:	fa00 f203 	lsl.w	r2, r0, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005812:	4b29      	ldr	r3, [pc, #164]	; (80058b8 <HAL_ADC_ConfigChannel+0x250>)
 8005814:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a28      	ldr	r2, [pc, #160]	; (80058bc <HAL_ADC_ConfigChannel+0x254>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d10f      	bne.n	8005840 <HAL_ADC_ConfigChannel+0x1d8>
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	2b12      	cmp	r3, #18
 8005826:	d10b      	bne.n	8005840 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a1d      	ldr	r2, [pc, #116]	; (80058bc <HAL_ADC_ConfigChannel+0x254>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d12b      	bne.n	80058a2 <HAL_ADC_ConfigChannel+0x23a>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a1c      	ldr	r2, [pc, #112]	; (80058c0 <HAL_ADC_ConfigChannel+0x258>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d003      	beq.n	800585c <HAL_ADC_ConfigChannel+0x1f4>
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	2b11      	cmp	r3, #17
 800585a:	d122      	bne.n	80058a2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a11      	ldr	r2, [pc, #68]	; (80058c0 <HAL_ADC_ConfigChannel+0x258>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d111      	bne.n	80058a2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800587e:	4b11      	ldr	r3, [pc, #68]	; (80058c4 <HAL_ADC_ConfigChannel+0x25c>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a11      	ldr	r2, [pc, #68]	; (80058c8 <HAL_ADC_ConfigChannel+0x260>)
 8005884:	fba2 2303 	umull	r2, r3, r2, r3
 8005888:	0c9a      	lsrs	r2, r3, #18
 800588a:	4613      	mov	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	4413      	add	r3, r2
 8005890:	005b      	lsls	r3, r3, #1
 8005892:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005894:	e002      	b.n	800589c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	3b01      	subs	r3, #1
 800589a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800589c:	68bb      	ldr	r3, [r7, #8]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1f9      	bne.n	8005896 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3714      	adds	r7, #20
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr
 80058b8:	40012300 	.word	0x40012300
 80058bc:	40012000 	.word	0x40012000
 80058c0:	10000012 	.word	0x10000012
 80058c4:	20000058 	.word	0x20000058
 80058c8:	431bde83 	.word	0x431bde83

080058cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b085      	sub	sp, #20
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80058d4:	4b79      	ldr	r3, [pc, #484]	; (8005abc <ADC_Init+0x1f0>)
 80058d6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	685b      	ldr	r3, [r3, #4]
 80058dc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	685b      	ldr	r3, [r3, #4]
 80058ec:	431a      	orrs	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005900:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	6859      	ldr	r1, [r3, #4]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	691b      	ldr	r3, [r3, #16]
 800590c:	021a      	lsls	r2, r3, #8
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	685a      	ldr	r2, [r3, #4]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005924:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	6859      	ldr	r1, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	689a      	ldr	r2, [r3, #8]
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	430a      	orrs	r2, r1
 8005936:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689a      	ldr	r2, [r3, #8]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005946:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	6899      	ldr	r1, [r3, #8]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	430a      	orrs	r2, r1
 8005958:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800595e:	4a58      	ldr	r2, [pc, #352]	; (8005ac0 <ADC_Init+0x1f4>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d022      	beq.n	80059aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	689a      	ldr	r2, [r3, #8]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005972:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	6899      	ldr	r1, [r3, #8]
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	430a      	orrs	r2, r1
 8005984:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005994:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	6899      	ldr	r1, [r3, #8]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	430a      	orrs	r2, r1
 80059a6:	609a      	str	r2, [r3, #8]
 80059a8:	e00f      	b.n	80059ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	689a      	ldr	r2, [r3, #8]
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80059b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689a      	ldr	r2, [r3, #8]
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80059c8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	689a      	ldr	r2, [r3, #8]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f022 0202 	bic.w	r2, r2, #2
 80059d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6899      	ldr	r1, [r3, #8]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	7e1b      	ldrb	r3, [r3, #24]
 80059e4:	005a      	lsls	r2, r3, #1
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	430a      	orrs	r2, r1
 80059ec:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d01b      	beq.n	8005a30 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a06:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	685a      	ldr	r2, [r3, #4]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005a16:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	6859      	ldr	r1, [r3, #4]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a22:	3b01      	subs	r3, #1
 8005a24:	035a      	lsls	r2, r3, #13
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	430a      	orrs	r2, r1
 8005a2c:	605a      	str	r2, [r3, #4]
 8005a2e:	e007      	b.n	8005a40 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	685a      	ldr	r2, [r3, #4]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005a3e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005a4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	69db      	ldr	r3, [r3, #28]
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	051a      	lsls	r2, r3, #20
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	430a      	orrs	r2, r1
 8005a64:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	689a      	ldr	r2, [r3, #8]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a74:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	6899      	ldr	r1, [r3, #8]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005a82:	025a      	lsls	r2, r3, #9
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	430a      	orrs	r2, r1
 8005a8a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a9a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	6899      	ldr	r1, [r3, #8]
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	695b      	ldr	r3, [r3, #20]
 8005aa6:	029a      	lsls	r2, r3, #10
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	430a      	orrs	r2, r1
 8005aae:	609a      	str	r2, [r3, #8]
}
 8005ab0:	bf00      	nop
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr
 8005abc:	40012300 	.word	0x40012300
 8005ac0:	0f000001 	.word	0x0f000001

08005ac4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	b083      	sub	sp, #12
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005acc:	bf00      	nop
 8005ace:	370c      	adds	r7, #12
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr

08005ad8 <__NVIC_SetPriorityGrouping>:
{
 8005ad8:	b480      	push	{r7}
 8005ada:	b085      	sub	sp, #20
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f003 0307 	and.w	r3, r3, #7
 8005ae6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ae8:	4b0c      	ldr	r3, [pc, #48]	; (8005b1c <__NVIC_SetPriorityGrouping+0x44>)
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005aee:	68ba      	ldr	r2, [r7, #8]
 8005af0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005af4:	4013      	ands	r3, r2
 8005af6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005b00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b0a:	4a04      	ldr	r2, [pc, #16]	; (8005b1c <__NVIC_SetPriorityGrouping+0x44>)
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	60d3      	str	r3, [r2, #12]
}
 8005b10:	bf00      	nop
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr
 8005b1c:	e000ed00 	.word	0xe000ed00

08005b20 <__NVIC_GetPriorityGrouping>:
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b24:	4b04      	ldr	r3, [pc, #16]	; (8005b38 <__NVIC_GetPriorityGrouping+0x18>)
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	0a1b      	lsrs	r3, r3, #8
 8005b2a:	f003 0307 	and.w	r3, r3, #7
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr
 8005b38:	e000ed00 	.word	0xe000ed00

08005b3c <__NVIC_EnableIRQ>:
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	4603      	mov	r3, r0
 8005b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	db0b      	blt.n	8005b66 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b4e:	79fb      	ldrb	r3, [r7, #7]
 8005b50:	f003 021f 	and.w	r2, r3, #31
 8005b54:	4907      	ldr	r1, [pc, #28]	; (8005b74 <__NVIC_EnableIRQ+0x38>)
 8005b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b5a:	095b      	lsrs	r3, r3, #5
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8005b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	e000e100 	.word	0xe000e100

08005b78 <__NVIC_DisableIRQ>:
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b083      	sub	sp, #12
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	4603      	mov	r3, r0
 8005b80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	db12      	blt.n	8005bb0 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b8a:	79fb      	ldrb	r3, [r7, #7]
 8005b8c:	f003 021f 	and.w	r2, r3, #31
 8005b90:	490a      	ldr	r1, [pc, #40]	; (8005bbc <__NVIC_DisableIRQ+0x44>)
 8005b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b96:	095b      	lsrs	r3, r3, #5
 8005b98:	2001      	movs	r0, #1
 8005b9a:	fa00 f202 	lsl.w	r2, r0, r2
 8005b9e:	3320      	adds	r3, #32
 8005ba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005ba4:	f3bf 8f4f 	dsb	sy
}
 8005ba8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005baa:	f3bf 8f6f 	isb	sy
}
 8005bae:	bf00      	nop
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	e000e100 	.word	0xe000e100

08005bc0 <__NVIC_SetPriority>:
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b083      	sub	sp, #12
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	6039      	str	r1, [r7, #0]
 8005bca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	db0a      	blt.n	8005bea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	b2da      	uxtb	r2, r3
 8005bd8:	490c      	ldr	r1, [pc, #48]	; (8005c0c <__NVIC_SetPriority+0x4c>)
 8005bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bde:	0112      	lsls	r2, r2, #4
 8005be0:	b2d2      	uxtb	r2, r2
 8005be2:	440b      	add	r3, r1
 8005be4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005be8:	e00a      	b.n	8005c00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	b2da      	uxtb	r2, r3
 8005bee:	4908      	ldr	r1, [pc, #32]	; (8005c10 <__NVIC_SetPriority+0x50>)
 8005bf0:	79fb      	ldrb	r3, [r7, #7]
 8005bf2:	f003 030f 	and.w	r3, r3, #15
 8005bf6:	3b04      	subs	r3, #4
 8005bf8:	0112      	lsls	r2, r2, #4
 8005bfa:	b2d2      	uxtb	r2, r2
 8005bfc:	440b      	add	r3, r1
 8005bfe:	761a      	strb	r2, [r3, #24]
}
 8005c00:	bf00      	nop
 8005c02:	370c      	adds	r7, #12
 8005c04:	46bd      	mov	sp, r7
 8005c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0a:	4770      	bx	lr
 8005c0c:	e000e100 	.word	0xe000e100
 8005c10:	e000ed00 	.word	0xe000ed00

08005c14 <NVIC_EncodePriority>:
{
 8005c14:	b480      	push	{r7}
 8005c16:	b089      	sub	sp, #36	; 0x24
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	f003 0307 	and.w	r3, r3, #7
 8005c26:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c28:	69fb      	ldr	r3, [r7, #28]
 8005c2a:	f1c3 0307 	rsb	r3, r3, #7
 8005c2e:	2b04      	cmp	r3, #4
 8005c30:	bf28      	it	cs
 8005c32:	2304      	movcs	r3, #4
 8005c34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	3304      	adds	r3, #4
 8005c3a:	2b06      	cmp	r3, #6
 8005c3c:	d902      	bls.n	8005c44 <NVIC_EncodePriority+0x30>
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	3b03      	subs	r3, #3
 8005c42:	e000      	b.n	8005c46 <NVIC_EncodePriority+0x32>
 8005c44:	2300      	movs	r3, #0
 8005c46:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c52:	43da      	mvns	r2, r3
 8005c54:	68bb      	ldr	r3, [r7, #8]
 8005c56:	401a      	ands	r2, r3
 8005c58:	697b      	ldr	r3, [r7, #20]
 8005c5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c5c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	fa01 f303 	lsl.w	r3, r1, r3
 8005c66:	43d9      	mvns	r1, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c6c:	4313      	orrs	r3, r2
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3724      	adds	r7, #36	; 0x24
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
	...

08005c7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b082      	sub	sp, #8
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005c8c:	d301      	bcc.n	8005c92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e00f      	b.n	8005cb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005c92:	4a0a      	ldr	r2, [pc, #40]	; (8005cbc <SysTick_Config+0x40>)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	3b01      	subs	r3, #1
 8005c98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005c9a:	210f      	movs	r1, #15
 8005c9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ca0:	f7ff ff8e 	bl	8005bc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ca4:	4b05      	ldr	r3, [pc, #20]	; (8005cbc <SysTick_Config+0x40>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005caa:	4b04      	ldr	r3, [pc, #16]	; (8005cbc <SysTick_Config+0x40>)
 8005cac:	2207      	movs	r2, #7
 8005cae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005cb0:	2300      	movs	r3, #0
}
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	3708      	adds	r7, #8
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	e000e010 	.word	0xe000e010

08005cc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b082      	sub	sp, #8
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f7ff ff05 	bl	8005ad8 <__NVIC_SetPriorityGrouping>
}
 8005cce:	bf00      	nop
 8005cd0:	3708      	adds	r7, #8
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	bd80      	pop	{r7, pc}

08005cd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005cd6:	b580      	push	{r7, lr}
 8005cd8:	b086      	sub	sp, #24
 8005cda:	af00      	add	r7, sp, #0
 8005cdc:	4603      	mov	r3, r0
 8005cde:	60b9      	str	r1, [r7, #8]
 8005ce0:	607a      	str	r2, [r7, #4]
 8005ce2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005ce8:	f7ff ff1a 	bl	8005b20 <__NVIC_GetPriorityGrouping>
 8005cec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cee:	687a      	ldr	r2, [r7, #4]
 8005cf0:	68b9      	ldr	r1, [r7, #8]
 8005cf2:	6978      	ldr	r0, [r7, #20]
 8005cf4:	f7ff ff8e 	bl	8005c14 <NVIC_EncodePriority>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cfe:	4611      	mov	r1, r2
 8005d00:	4618      	mov	r0, r3
 8005d02:	f7ff ff5d 	bl	8005bc0 <__NVIC_SetPriority>
}
 8005d06:	bf00      	nop
 8005d08:	3718      	adds	r7, #24
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}

08005d0e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d0e:	b580      	push	{r7, lr}
 8005d10:	b082      	sub	sp, #8
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	4603      	mov	r3, r0
 8005d16:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7ff ff0d 	bl	8005b3c <__NVIC_EnableIRQ>
}
 8005d22:	bf00      	nop
 8005d24:	3708      	adds	r7, #8
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bd80      	pop	{r7, pc}

08005d2a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8005d2a:	b580      	push	{r7, lr}
 8005d2c:	b082      	sub	sp, #8
 8005d2e:	af00      	add	r7, sp, #0
 8005d30:	4603      	mov	r3, r0
 8005d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8005d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f7ff ff1d 	bl	8005b78 <__NVIC_DisableIRQ>
}
 8005d3e:	bf00      	nop
 8005d40:	3708      	adds	r7, #8
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d46:	b580      	push	{r7, lr}
 8005d48:	b082      	sub	sp, #8
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005d4e:	6878      	ldr	r0, [r7, #4]
 8005d50:	f7ff ff94 	bl	8005c7c <SysTick_Config>
 8005d54:	4603      	mov	r3, r0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	3708      	adds	r7, #8
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	bd80      	pop	{r7, pc}
	...

08005d60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b086      	sub	sp, #24
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005d68:	2300      	movs	r3, #0
 8005d6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005d6c:	f7ff f9f2 	bl	8005154 <HAL_GetTick>
 8005d70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d101      	bne.n	8005d7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	e099      	b.n	8005eb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f022 0201 	bic.w	r2, r2, #1
 8005d9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005d9c:	e00f      	b.n	8005dbe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005d9e:	f7ff f9d9 	bl	8005154 <HAL_GetTick>
 8005da2:	4602      	mov	r2, r0
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	1ad3      	subs	r3, r2, r3
 8005da8:	2b05      	cmp	r3, #5
 8005daa:	d908      	bls.n	8005dbe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2220      	movs	r2, #32
 8005db0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2203      	movs	r2, #3
 8005db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005dba:	2303      	movs	r3, #3
 8005dbc:	e078      	b.n	8005eb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f003 0301 	and.w	r3, r3, #1
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d1e8      	bne.n	8005d9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	4b38      	ldr	r3, [pc, #224]	; (8005eb8 <HAL_DMA_Init+0x158>)
 8005dd8:	4013      	ands	r3, r2
 8005dda:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	685a      	ldr	r2, [r3, #4]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005dea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	691b      	ldr	r3, [r3, #16]
 8005df0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005df6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	699b      	ldr	r3, [r3, #24]
 8005dfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6a1b      	ldr	r3, [r3, #32]
 8005e08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005e0a:	697a      	ldr	r2, [r7, #20]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e14:	2b04      	cmp	r3, #4
 8005e16:	d107      	bne.n	8005e28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e20:	4313      	orrs	r3, r2
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	4313      	orrs	r3, r2
 8005e26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	695b      	ldr	r3, [r3, #20]
 8005e36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	f023 0307 	bic.w	r3, r3, #7
 8005e3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e44:	697a      	ldr	r2, [r7, #20]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e4e:	2b04      	cmp	r3, #4
 8005e50:	d117      	bne.n	8005e82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00e      	beq.n	8005e82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fb6f 	bl	8006548 <DMA_CheckFifoParam>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d008      	beq.n	8005e82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	2240      	movs	r2, #64	; 0x40
 8005e74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2201      	movs	r2, #1
 8005e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005e7e:	2301      	movs	r3, #1
 8005e80:	e016      	b.n	8005eb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 fb26 	bl	80064dc <DMA_CalcBaseAndBitshift>
 8005e90:	4603      	mov	r3, r0
 8005e92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e98:	223f      	movs	r2, #63	; 0x3f
 8005e9a:	409a      	lsls	r2, r3
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005eae:	2300      	movs	r3, #0
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3718      	adds	r7, #24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	f010803f 	.word	0xf010803f

08005ebc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b086      	sub	sp, #24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
 8005ec8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eca:	2300      	movs	r3, #0
 8005ecc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ed2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005eda:	2b01      	cmp	r3, #1
 8005edc:	d101      	bne.n	8005ee2 <HAL_DMA_Start_IT+0x26>
 8005ede:	2302      	movs	r3, #2
 8005ee0:	e040      	b.n	8005f64 <HAL_DMA_Start_IT+0xa8>
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	2201      	movs	r2, #1
 8005ee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ef0:	b2db      	uxtb	r3, r3
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d12f      	bne.n	8005f56 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2202      	movs	r2, #2
 8005efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	687a      	ldr	r2, [r7, #4]
 8005f08:	68b9      	ldr	r1, [r7, #8]
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f000 fab8 	bl	8006480 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f14:	223f      	movs	r2, #63	; 0x3f
 8005f16:	409a      	lsls	r2, r3
 8005f18:	693b      	ldr	r3, [r7, #16]
 8005f1a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f042 0216 	orr.w	r2, r2, #22
 8005f2a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d007      	beq.n	8005f44 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	681a      	ldr	r2, [r3, #0]
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f042 0208 	orr.w	r2, r2, #8
 8005f42:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f042 0201 	orr.w	r2, r2, #1
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	e005      	b.n	8005f62 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005f5e:	2302      	movs	r3, #2
 8005f60:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3718      	adds	r7, #24
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	bd80      	pop	{r7, pc}

08005f6c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f78:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005f7a:	f7ff f8eb 	bl	8005154 <HAL_GetTick>
 8005f7e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005f86:	b2db      	uxtb	r3, r3
 8005f88:	2b02      	cmp	r3, #2
 8005f8a:	d008      	beq.n	8005f9e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2280      	movs	r2, #128	; 0x80
 8005f90:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e052      	b.n	8006044 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f022 0216 	bic.w	r2, r2, #22
 8005fac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	695a      	ldr	r2, [r3, #20]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fbc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d103      	bne.n	8005fce <HAL_DMA_Abort+0x62>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d007      	beq.n	8005fde <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f022 0208 	bic.w	r2, r2, #8
 8005fdc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f022 0201 	bic.w	r2, r2, #1
 8005fec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005fee:	e013      	b.n	8006018 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005ff0:	f7ff f8b0 	bl	8005154 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	2b05      	cmp	r3, #5
 8005ffc:	d90c      	bls.n	8006018 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2220      	movs	r2, #32
 8006002:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2203      	movs	r2, #3
 8006008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2200      	movs	r2, #0
 8006010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006014:	2303      	movs	r3, #3
 8006016:	e015      	b.n	8006044 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0301 	and.w	r3, r3, #1
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1e4      	bne.n	8005ff0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800602a:	223f      	movs	r2, #63	; 0x3f
 800602c:	409a      	lsls	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}

0800604c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800604c:	b480      	push	{r7}
 800604e:	b083      	sub	sp, #12
 8006050:	af00      	add	r7, sp, #0
 8006052:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800605a:	b2db      	uxtb	r3, r3
 800605c:	2b02      	cmp	r3, #2
 800605e:	d004      	beq.n	800606a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2280      	movs	r2, #128	; 0x80
 8006064:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e00c      	b.n	8006084 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2205      	movs	r2, #5
 800606e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	681a      	ldr	r2, [r3, #0]
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f022 0201 	bic.w	r2, r2, #1
 8006080:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006082:	2300      	movs	r3, #0
}
 8006084:	4618      	mov	r0, r3
 8006086:	370c      	adds	r7, #12
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b086      	sub	sp, #24
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006098:	2300      	movs	r3, #0
 800609a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800609c:	4b92      	ldr	r3, [pc, #584]	; (80062e8 <HAL_DMA_IRQHandler+0x258>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a92      	ldr	r2, [pc, #584]	; (80062ec <HAL_DMA_IRQHandler+0x25c>)
 80060a2:	fba2 2303 	umull	r2, r3, r2, r3
 80060a6:	0a9b      	lsrs	r3, r3, #10
 80060a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060ba:	2208      	movs	r2, #8
 80060bc:	409a      	lsls	r2, r3
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	4013      	ands	r3, r2
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d01a      	beq.n	80060fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0304 	and.w	r3, r3, #4
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d013      	beq.n	80060fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 0204 	bic.w	r2, r2, #4
 80060e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060e8:	2208      	movs	r2, #8
 80060ea:	409a      	lsls	r2, r3
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060f4:	f043 0201 	orr.w	r2, r3, #1
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006100:	2201      	movs	r2, #1
 8006102:	409a      	lsls	r2, r3
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	4013      	ands	r3, r2
 8006108:	2b00      	cmp	r3, #0
 800610a:	d012      	beq.n	8006132 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006116:	2b00      	cmp	r3, #0
 8006118:	d00b      	beq.n	8006132 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800611e:	2201      	movs	r2, #1
 8006120:	409a      	lsls	r2, r3
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800612a:	f043 0202 	orr.w	r2, r3, #2
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006136:	2204      	movs	r2, #4
 8006138:	409a      	lsls	r2, r3
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	4013      	ands	r3, r2
 800613e:	2b00      	cmp	r3, #0
 8006140:	d012      	beq.n	8006168 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d00b      	beq.n	8006168 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006154:	2204      	movs	r2, #4
 8006156:	409a      	lsls	r2, r3
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006160:	f043 0204 	orr.w	r2, r3, #4
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800616c:	2210      	movs	r2, #16
 800616e:	409a      	lsls	r2, r3
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4013      	ands	r3, r2
 8006174:	2b00      	cmp	r3, #0
 8006176:	d043      	beq.n	8006200 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 0308 	and.w	r3, r3, #8
 8006182:	2b00      	cmp	r3, #0
 8006184:	d03c      	beq.n	8006200 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800618a:	2210      	movs	r2, #16
 800618c:	409a      	lsls	r2, r3
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800619c:	2b00      	cmp	r3, #0
 800619e:	d018      	beq.n	80061d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d108      	bne.n	80061c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d024      	beq.n	8006200 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	4798      	blx	r3
 80061be:	e01f      	b.n	8006200 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d01b      	beq.n	8006200 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	4798      	blx	r3
 80061d0:	e016      	b.n	8006200 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d107      	bne.n	80061f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	681a      	ldr	r2, [r3, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f022 0208 	bic.w	r2, r2, #8
 80061ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d003      	beq.n	8006200 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061fc:	6878      	ldr	r0, [r7, #4]
 80061fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006204:	2220      	movs	r2, #32
 8006206:	409a      	lsls	r2, r3
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	4013      	ands	r3, r2
 800620c:	2b00      	cmp	r3, #0
 800620e:	f000 808e 	beq.w	800632e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0310 	and.w	r3, r3, #16
 800621c:	2b00      	cmp	r3, #0
 800621e:	f000 8086 	beq.w	800632e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006226:	2220      	movs	r2, #32
 8006228:	409a      	lsls	r2, r3
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006234:	b2db      	uxtb	r3, r3
 8006236:	2b05      	cmp	r3, #5
 8006238:	d136      	bne.n	80062a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	f022 0216 	bic.w	r2, r2, #22
 8006248:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	695a      	ldr	r2, [r3, #20]
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006258:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800625e:	2b00      	cmp	r3, #0
 8006260:	d103      	bne.n	800626a <HAL_DMA_IRQHandler+0x1da>
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006266:	2b00      	cmp	r3, #0
 8006268:	d007      	beq.n	800627a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	681a      	ldr	r2, [r3, #0]
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f022 0208 	bic.w	r2, r2, #8
 8006278:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800627e:	223f      	movs	r2, #63	; 0x3f
 8006280:	409a      	lsls	r2, r3
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2201      	movs	r2, #1
 800628a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800629a:	2b00      	cmp	r3, #0
 800629c:	d07d      	beq.n	800639a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	4798      	blx	r3
        }
        return;
 80062a6:	e078      	b.n	800639a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d01c      	beq.n	80062f0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d108      	bne.n	80062d6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d030      	beq.n	800632e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	4798      	blx	r3
 80062d4:	e02b      	b.n	800632e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d027      	beq.n	800632e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	4798      	blx	r3
 80062e6:	e022      	b.n	800632e <HAL_DMA_IRQHandler+0x29e>
 80062e8:	20000058 	.word	0x20000058
 80062ec:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10f      	bne.n	800631e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	681a      	ldr	r2, [r3, #0]
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0210 	bic.w	r2, r2, #16
 800630c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	2201      	movs	r2, #1
 8006312:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006322:	2b00      	cmp	r3, #0
 8006324:	d003      	beq.n	800632e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006332:	2b00      	cmp	r3, #0
 8006334:	d032      	beq.n	800639c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800633a:	f003 0301 	and.w	r3, r3, #1
 800633e:	2b00      	cmp	r3, #0
 8006340:	d022      	beq.n	8006388 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2205      	movs	r2, #5
 8006346:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f022 0201 	bic.w	r2, r2, #1
 8006358:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800635a:	68bb      	ldr	r3, [r7, #8]
 800635c:	3301      	adds	r3, #1
 800635e:	60bb      	str	r3, [r7, #8]
 8006360:	697a      	ldr	r2, [r7, #20]
 8006362:	429a      	cmp	r2, r3
 8006364:	d307      	bcc.n	8006376 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0301 	and.w	r3, r3, #1
 8006370:	2b00      	cmp	r3, #0
 8006372:	d1f2      	bne.n	800635a <HAL_DMA_IRQHandler+0x2ca>
 8006374:	e000      	b.n	8006378 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006376:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800638c:	2b00      	cmp	r3, #0
 800638e:	d005      	beq.n	800639c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	4798      	blx	r3
 8006398:	e000      	b.n	800639c <HAL_DMA_IRQHandler+0x30c>
        return;
 800639a:	bf00      	nop
    }
  }
}
 800639c:	3718      	adds	r7, #24
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop

080063a4 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80063a4:	b480      	push	{r7}
 80063a6:	b087      	sub	sp, #28
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	460b      	mov	r3, r1
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 80063b2:	2300      	movs	r3, #0
 80063b4:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d101      	bne.n	80063c4 <HAL_DMA_RegisterCallback+0x20>
 80063c0:	2302      	movs	r3, #2
 80063c2:	e03c      	b.n	800643e <HAL_DMA_RegisterCallback+0x9a>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2201      	movs	r2, #1
 80063c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063d2:	b2db      	uxtb	r3, r3
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d129      	bne.n	800642c <HAL_DMA_RegisterCallback+0x88>
  {
    switch (CallbackID)
 80063d8:	7afb      	ldrb	r3, [r7, #11]
 80063da:	2b05      	cmp	r3, #5
 80063dc:	d829      	bhi.n	8006432 <HAL_DMA_RegisterCallback+0x8e>
 80063de:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <HAL_DMA_RegisterCallback+0x40>)
 80063e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e4:	080063fd 	.word	0x080063fd
 80063e8:	08006405 	.word	0x08006405
 80063ec:	0800640d 	.word	0x0800640d
 80063f0:	08006415 	.word	0x08006415
 80063f4:	0800641d 	.word	0x0800641d
 80063f8:	08006425 	.word	0x08006425
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	687a      	ldr	r2, [r7, #4]
 8006400:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006402:	e017      	b.n	8006434 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	687a      	ldr	r2, [r7, #4]
 8006408:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800640a:	e013      	b.n	8006434 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	645a      	str	r2, [r3, #68]	; 0x44
      break;
 8006412:	e00f      	b.n	8006434 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	687a      	ldr	r2, [r7, #4]
 8006418:	649a      	str	r2, [r3, #72]	; 0x48
      break;
 800641a:	e00b      	b.n	8006434 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	687a      	ldr	r2, [r7, #4]
 8006420:	64da      	str	r2, [r3, #76]	; 0x4c
      break;
 8006422:	e007      	b.n	8006434 <HAL_DMA_RegisterCallback+0x90>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800642a:	e003      	b.n	8006434 <HAL_DMA_RegisterCallback+0x90>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	75fb      	strb	r3, [r7, #23]
 8006430:	e000      	b.n	8006434 <HAL_DMA_RegisterCallback+0x90>
      break;
 8006432:	bf00      	nop
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  return status;
 800643c:	7dfb      	ldrb	r3, [r7, #23]
}
 800643e:	4618      	mov	r0, r3
 8006440:	371c      	adds	r7, #28
 8006442:	46bd      	mov	sp, r7
 8006444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006448:	4770      	bx	lr
 800644a:	bf00      	nop

0800644c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800644c:	b480      	push	{r7}
 800644e:	b083      	sub	sp, #12
 8006450:	af00      	add	r7, sp, #0
 8006452:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800645a:	b2db      	uxtb	r3, r3
}
 800645c:	4618      	mov	r0, r3
 800645e:	370c      	adds	r7, #12
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8006474:	4618      	mov	r0, r3
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	60f8      	str	r0, [r7, #12]
 8006488:	60b9      	str	r1, [r7, #8]
 800648a:	607a      	str	r2, [r7, #4]
 800648c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800649c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	2b40      	cmp	r3, #64	; 0x40
 80064ac:	d108      	bne.n	80064c0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	687a      	ldr	r2, [r7, #4]
 80064b4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	68ba      	ldr	r2, [r7, #8]
 80064bc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80064be:	e007      	b.n	80064d0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	68ba      	ldr	r2, [r7, #8]
 80064c6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	687a      	ldr	r2, [r7, #4]
 80064ce:	60da      	str	r2, [r3, #12]
}
 80064d0:	bf00      	nop
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80064dc:	b480      	push	{r7}
 80064de:	b085      	sub	sp, #20
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	b2db      	uxtb	r3, r3
 80064ea:	3b10      	subs	r3, #16
 80064ec:	4a14      	ldr	r2, [pc, #80]	; (8006540 <DMA_CalcBaseAndBitshift+0x64>)
 80064ee:	fba2 2303 	umull	r2, r3, r2, r3
 80064f2:	091b      	lsrs	r3, r3, #4
 80064f4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80064f6:	4a13      	ldr	r2, [pc, #76]	; (8006544 <DMA_CalcBaseAndBitshift+0x68>)
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	4413      	add	r3, r2
 80064fc:	781b      	ldrb	r3, [r3, #0]
 80064fe:	461a      	mov	r2, r3
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	2b03      	cmp	r3, #3
 8006508:	d909      	bls.n	800651e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006512:	f023 0303 	bic.w	r3, r3, #3
 8006516:	1d1a      	adds	r2, r3, #4
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	659a      	str	r2, [r3, #88]	; 0x58
 800651c:	e007      	b.n	800652e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006526:	f023 0303 	bic.w	r3, r3, #3
 800652a:	687a      	ldr	r2, [r7, #4]
 800652c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006532:	4618      	mov	r0, r3
 8006534:	3714      	adds	r7, #20
 8006536:	46bd      	mov	sp, r7
 8006538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653c:	4770      	bx	lr
 800653e:	bf00      	nop
 8006540:	aaaaaaab 	.word	0xaaaaaaab
 8006544:	08013b88 	.word	0x08013b88

08006548 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006550:	2300      	movs	r3, #0
 8006552:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006558:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	699b      	ldr	r3, [r3, #24]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d11f      	bne.n	80065a2 <DMA_CheckFifoParam+0x5a>
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	2b03      	cmp	r3, #3
 8006566:	d856      	bhi.n	8006616 <DMA_CheckFifoParam+0xce>
 8006568:	a201      	add	r2, pc, #4	; (adr r2, 8006570 <DMA_CheckFifoParam+0x28>)
 800656a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800656e:	bf00      	nop
 8006570:	08006581 	.word	0x08006581
 8006574:	08006593 	.word	0x08006593
 8006578:	08006581 	.word	0x08006581
 800657c:	08006617 	.word	0x08006617
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006584:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d046      	beq.n	800661a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006590:	e043      	b.n	800661a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006596:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800659a:	d140      	bne.n	800661e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800659c:	2301      	movs	r3, #1
 800659e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065a0:	e03d      	b.n	800661e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	699b      	ldr	r3, [r3, #24]
 80065a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80065aa:	d121      	bne.n	80065f0 <DMA_CheckFifoParam+0xa8>
 80065ac:	68bb      	ldr	r3, [r7, #8]
 80065ae:	2b03      	cmp	r3, #3
 80065b0:	d837      	bhi.n	8006622 <DMA_CheckFifoParam+0xda>
 80065b2:	a201      	add	r2, pc, #4	; (adr r2, 80065b8 <DMA_CheckFifoParam+0x70>)
 80065b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065b8:	080065c9 	.word	0x080065c9
 80065bc:	080065cf 	.word	0x080065cf
 80065c0:	080065c9 	.word	0x080065c9
 80065c4:	080065e1 	.word	0x080065e1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	73fb      	strb	r3, [r7, #15]
      break;
 80065cc:	e030      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d025      	beq.n	8006626 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80065da:	2301      	movs	r3, #1
 80065dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065de:	e022      	b.n	8006626 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80065e8:	d11f      	bne.n	800662a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80065ea:	2301      	movs	r3, #1
 80065ec:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80065ee:	e01c      	b.n	800662a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	2b02      	cmp	r3, #2
 80065f4:	d903      	bls.n	80065fe <DMA_CheckFifoParam+0xb6>
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	2b03      	cmp	r3, #3
 80065fa:	d003      	beq.n	8006604 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80065fc:	e018      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	73fb      	strb	r3, [r7, #15]
      break;
 8006602:	e015      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006608:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d00e      	beq.n	800662e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006610:	2301      	movs	r3, #1
 8006612:	73fb      	strb	r3, [r7, #15]
      break;
 8006614:	e00b      	b.n	800662e <DMA_CheckFifoParam+0xe6>
      break;
 8006616:	bf00      	nop
 8006618:	e00a      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 800661a:	bf00      	nop
 800661c:	e008      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 800661e:	bf00      	nop
 8006620:	e006      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 8006622:	bf00      	nop
 8006624:	e004      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 8006626:	bf00      	nop
 8006628:	e002      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;   
 800662a:	bf00      	nop
 800662c:	e000      	b.n	8006630 <DMA_CheckFifoParam+0xe8>
      break;
 800662e:	bf00      	nop
    }
  } 
  
  return status; 
 8006630:	7bfb      	ldrb	r3, [r7, #15]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3714      	adds	r7, #20
 8006636:	46bd      	mov	sp, r7
 8006638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663c:	4770      	bx	lr
 800663e:	bf00      	nop

08006640 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b082      	sub	sp, #8
 8006644:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8006646:	2300      	movs	r3, #0
 8006648:	607b      	str	r3, [r7, #4]
  
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800664a:	4b4b      	ldr	r3, [pc, #300]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8006652:	2b00      	cmp	r3, #0
 8006654:	d020      	beq.n	8006698 <HAL_FLASH_IRQHandler+0x58>
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
    FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8006656:	4b49      	ldr	r3, [pc, #292]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006658:	781b      	ldrb	r3, [r3, #0]
 800665a:	b2db      	uxtb	r3, r3
 800665c:	2b01      	cmp	r3, #1
 800665e:	d107      	bne.n	8006670 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8006660:	4b46      	ldr	r3, [pc, #280]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006662:	68db      	ldr	r3, [r3, #12]
 8006664:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8006666:	4b45      	ldr	r3, [pc, #276]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006668:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800666c:	60da      	str	r2, [r3, #12]
 800666e:	e00b      	b.n	8006688 <HAL_FLASH_IRQHandler+0x48>
    }
    else if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8006670:	4b42      	ldr	r3, [pc, #264]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	b2db      	uxtb	r3, r3
 8006676:	2b02      	cmp	r3, #2
 8006678:	d103      	bne.n	8006682 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 800667a:	4b40      	ldr	r3, [pc, #256]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	607b      	str	r3, [r7, #4]
 8006680:	e002      	b.n	8006688 <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8006682:	4b3e      	ldr	r3, [pc, #248]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	607b      	str	r3, [r7, #4]
    }
    
    /*Save the Error code*/
    FLASH_SetErrorCode();
 8006688:	f000 f88e 	bl	80067a8 <FLASH_SetErrorCode>
    
    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f000 f881 	bl	8006794 <HAL_FLASH_OperationErrorCallback>
    
    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8006692:	4b3a      	ldr	r3, [pc, #232]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006694:	2200      	movs	r2, #0
 8006696:	701a      	strb	r2, [r3, #0]
  }
  
  /* Check FLASH End of Operation flag  */
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006698:	4b37      	ldr	r3, [pc, #220]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	f003 0301 	and.w	r3, r3, #1
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d04a      	beq.n	800673a <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80066a4:	4b34      	ldr	r3, [pc, #208]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 80066a6:	2201      	movs	r2, #1
 80066a8:	60da      	str	r2, [r3, #12]
    
    if(pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 80066aa:	4b34      	ldr	r3, [pc, #208]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d12d      	bne.n	8006710 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 80066b4:	4b31      	ldr	r3, [pc, #196]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	3b01      	subs	r3, #1
 80066ba:	4a30      	ldr	r2, [pc, #192]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066bc:	6053      	str	r3, [r2, #4]
      
      /* Check if there are still sectors to erase*/
      if(pFlash.NbSectorsToErase != 0U)
 80066be:	4b2f      	ldr	r3, [pc, #188]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d015      	beq.n	80066f2 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 80066c6:	4b2d      	ldr	r3, [pc, #180]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066c8:	68db      	ldr	r3, [r3, #12]
 80066ca:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f000 f857 	bl	8006780 <HAL_FLASH_EndOfOperationCallback>
        
        /*Increment sector number*/
        pFlash.Sector++;
 80066d2:	4b2a      	ldr	r3, [pc, #168]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066d4:	68db      	ldr	r3, [r3, #12]
 80066d6:	3301      	adds	r3, #1
 80066d8:	4a28      	ldr	r2, [pc, #160]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066da:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 80066dc:	4b27      	ldr	r3, [pc, #156]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066de:	68db      	ldr	r3, [r3, #12]
 80066e0:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 80066e2:	4b26      	ldr	r3, [pc, #152]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066e4:	7a1b      	ldrb	r3, [r3, #8]
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	4619      	mov	r1, r3
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f8c2 	bl	8006874 <FLASH_Erase_Sector>
 80066f0:	e023      	b.n	800673a <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 80066f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066f6:	607b      	str	r3, [r7, #4]
 80066f8:	4a20      	ldr	r2, [pc, #128]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 80066fe:	4b1f      	ldr	r3, [pc, #124]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006700:	2200      	movs	r2, #0
 8006702:	701a      	strb	r2, [r3, #0]
        
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 8006704:	f000 f8fe 	bl	8006904 <FLASH_FlushCaches>
                
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8006708:	6878      	ldr	r0, [r7, #4]
 800670a:	f000 f839 	bl	8006780 <HAL_FLASH_EndOfOperationCallback>
 800670e:	e014      	b.n	800673a <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else 
    {
      if(pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE) 
 8006710:	4b1a      	ldr	r3, [pc, #104]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	b2db      	uxtb	r3, r3
 8006716:	2b02      	cmp	r3, #2
 8006718:	d107      	bne.n	800672a <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches() ;
 800671a:	f000 f8f3 	bl	8006904 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 800671e:	4b17      	ldr	r3, [pc, #92]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	4618      	mov	r0, r3
 8006724:	f000 f82c 	bl	8006780 <HAL_FLASH_EndOfOperationCallback>
 8006728:	e004      	b.n	8006734 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 800672a:	4b14      	ldr	r3, [pc, #80]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 800672c:	695b      	ldr	r3, [r3, #20]
 800672e:	4618      	mov	r0, r3
 8006730:	f000 f826 	bl	8006780 <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8006734:	4b11      	ldr	r3, [pc, #68]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 8006736:	2200      	movs	r2, #0
 8006738:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if(pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 800673a:	4b10      	ldr	r3, [pc, #64]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	b2db      	uxtb	r3, r3
 8006740:	2b00      	cmp	r3, #0
 8006742:	d114      	bne.n	800676e <HAL_FLASH_IRQHandler+0x12e>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8006744:	4b0c      	ldr	r3, [pc, #48]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	4a0b      	ldr	r2, [pc, #44]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 800674a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800674e:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8006750:	4b09      	ldr	r3, [pc, #36]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 8006752:	691b      	ldr	r3, [r3, #16]
 8006754:	4a08      	ldr	r2, [pc, #32]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 8006756:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800675a:	6113      	str	r3, [r2, #16]
    
    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 800675c:	4b06      	ldr	r3, [pc, #24]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 800675e:	691b      	ldr	r3, [r3, #16]
 8006760:	4a05      	ldr	r2, [pc, #20]	; (8006778 <HAL_FLASH_IRQHandler+0x138>)
 8006762:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006766:	6113      	str	r3, [r2, #16]
    
    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8006768:	4b04      	ldr	r3, [pc, #16]	; (800677c <HAL_FLASH_IRQHandler+0x13c>)
 800676a:	2200      	movs	r2, #0
 800676c:	761a      	strb	r2, [r3, #24]
  }
}
 800676e:	bf00      	nop
 8006770:	3708      	adds	r7, #8
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}
 8006776:	bf00      	nop
 8006778:	40023c00 	.word	0x40023c00
 800677c:	2000147c 	.word	0x2000147c

08006780 <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8006780:	b480      	push	{r7}
 8006782:	b083      	sub	sp, #12
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */ 
}
 8006788:	bf00      	nop
 800678a:	370c      	adds	r7, #12
 800678c:	46bd      	mov	sp, r7
 800678e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006792:	4770      	bx	lr

08006794 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8006794:	b480      	push	{r7}
 8006796:	b083      	sub	sp, #12
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */ 
}
 800679c:	bf00      	nop
 800679e:	370c      	adds	r7, #12
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 80067a8:	b480      	push	{r7}
 80067aa:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80067ac:	4b2f      	ldr	r3, [pc, #188]	; (800686c <FLASH_SetErrorCode+0xc4>)
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0310 	and.w	r3, r3, #16
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d008      	beq.n	80067ca <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80067b8:	4b2d      	ldr	r3, [pc, #180]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 80067ba:	69db      	ldr	r3, [r3, #28]
 80067bc:	f043 0310 	orr.w	r3, r3, #16
 80067c0:	4a2b      	ldr	r2, [pc, #172]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 80067c2:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80067c4:	4b29      	ldr	r3, [pc, #164]	; (800686c <FLASH_SetErrorCode+0xc4>)
 80067c6:	2210      	movs	r2, #16
 80067c8:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80067ca:	4b28      	ldr	r3, [pc, #160]	; (800686c <FLASH_SetErrorCode+0xc4>)
 80067cc:	68db      	ldr	r3, [r3, #12]
 80067ce:	f003 0320 	and.w	r3, r3, #32
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d008      	beq.n	80067e8 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80067d6:	4b26      	ldr	r3, [pc, #152]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 80067d8:	69db      	ldr	r3, [r3, #28]
 80067da:	f043 0308 	orr.w	r3, r3, #8
 80067de:	4a24      	ldr	r2, [pc, #144]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 80067e0:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80067e2:	4b22      	ldr	r3, [pc, #136]	; (800686c <FLASH_SetErrorCode+0xc4>)
 80067e4:	2220      	movs	r2, #32
 80067e6:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80067e8:	4b20      	ldr	r3, [pc, #128]	; (800686c <FLASH_SetErrorCode+0xc4>)
 80067ea:	68db      	ldr	r3, [r3, #12]
 80067ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d008      	beq.n	8006806 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80067f4:	4b1e      	ldr	r3, [pc, #120]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 80067f6:	69db      	ldr	r3, [r3, #28]
 80067f8:	f043 0304 	orr.w	r3, r3, #4
 80067fc:	4a1c      	ldr	r2, [pc, #112]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 80067fe:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006800:	4b1a      	ldr	r3, [pc, #104]	; (800686c <FLASH_SetErrorCode+0xc4>)
 8006802:	2240      	movs	r2, #64	; 0x40
 8006804:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8006806:	4b19      	ldr	r3, [pc, #100]	; (800686c <FLASH_SetErrorCode+0xc4>)
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800680e:	2b00      	cmp	r3, #0
 8006810:	d008      	beq.n	8006824 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8006812:	4b17      	ldr	r3, [pc, #92]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 8006814:	69db      	ldr	r3, [r3, #28]
 8006816:	f043 0302 	orr.w	r3, r3, #2
 800681a:	4a15      	ldr	r2, [pc, #84]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 800681c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800681e:	4b13      	ldr	r3, [pc, #76]	; (800686c <FLASH_SetErrorCode+0xc4>)
 8006820:	2280      	movs	r2, #128	; 0x80
 8006822:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8006824:	4b11      	ldr	r3, [pc, #68]	; (800686c <FLASH_SetErrorCode+0xc4>)
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800682c:	2b00      	cmp	r3, #0
 800682e:	d009      	beq.n	8006844 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8006830:	4b0f      	ldr	r3, [pc, #60]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 8006832:	69db      	ldr	r3, [r3, #28]
 8006834:	f043 0301 	orr.w	r3, r3, #1
 8006838:	4a0d      	ldr	r2, [pc, #52]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 800683a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800683c:	4b0b      	ldr	r3, [pc, #44]	; (800686c <FLASH_SetErrorCode+0xc4>)
 800683e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006842:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8006844:	4b09      	ldr	r3, [pc, #36]	; (800686c <FLASH_SetErrorCode+0xc4>)
 8006846:	68db      	ldr	r3, [r3, #12]
 8006848:	f003 0302 	and.w	r3, r3, #2
 800684c:	2b00      	cmp	r3, #0
 800684e:	d008      	beq.n	8006862 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006850:	4b07      	ldr	r3, [pc, #28]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 8006852:	69db      	ldr	r3, [r3, #28]
 8006854:	f043 0320 	orr.w	r3, r3, #32
 8006858:	4a05      	ldr	r2, [pc, #20]	; (8006870 <FLASH_SetErrorCode+0xc8>)
 800685a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800685c:	4b03      	ldr	r3, [pc, #12]	; (800686c <FLASH_SetErrorCode+0xc4>)
 800685e:	2202      	movs	r2, #2
 8006860:	60da      	str	r2, [r3, #12]
  }
}
 8006862:	bf00      	nop
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr
 800686c:	40023c00 	.word	0x40023c00
 8006870:	2000147c 	.word	0x2000147c

08006874 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8006874:	b480      	push	{r7}
 8006876:	b085      	sub	sp, #20
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	460b      	mov	r3, r1
 800687e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006880:	2300      	movs	r3, #0
 8006882:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8006884:	78fb      	ldrb	r3, [r7, #3]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d102      	bne.n	8006890 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800688a:	2300      	movs	r3, #0
 800688c:	60fb      	str	r3, [r7, #12]
 800688e:	e010      	b.n	80068b2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006890:	78fb      	ldrb	r3, [r7, #3]
 8006892:	2b01      	cmp	r3, #1
 8006894:	d103      	bne.n	800689e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8006896:	f44f 7380 	mov.w	r3, #256	; 0x100
 800689a:	60fb      	str	r3, [r7, #12]
 800689c:	e009      	b.n	80068b2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800689e:	78fb      	ldrb	r3, [r7, #3]
 80068a0:	2b02      	cmp	r3, #2
 80068a2:	d103      	bne.n	80068ac <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80068a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80068a8:	60fb      	str	r3, [r7, #12]
 80068aa:	e002      	b.n	80068b2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80068ac:	f44f 7340 	mov.w	r3, #768	; 0x300
 80068b0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80068b2:	4b13      	ldr	r3, [pc, #76]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	4a12      	ldr	r2, [pc, #72]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80068be:	4b10      	ldr	r3, [pc, #64]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068c0:	691a      	ldr	r2, [r3, #16]
 80068c2:	490f      	ldr	r1, [pc, #60]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80068ca:	4b0d      	ldr	r3, [pc, #52]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	4a0c      	ldr	r2, [pc, #48]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068d0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80068d4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80068d6:	4b0a      	ldr	r3, [pc, #40]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068d8:	691a      	ldr	r2, [r3, #16]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	00db      	lsls	r3, r3, #3
 80068de:	4313      	orrs	r3, r2
 80068e0:	4a07      	ldr	r2, [pc, #28]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068e2:	f043 0302 	orr.w	r3, r3, #2
 80068e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80068e8:	4b05      	ldr	r3, [pc, #20]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	4a04      	ldr	r2, [pc, #16]	; (8006900 <FLASH_Erase_Sector+0x8c>)
 80068ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068f2:	6113      	str	r3, [r2, #16]
}
 80068f4:	bf00      	nop
 80068f6:	3714      	adds	r7, #20
 80068f8:	46bd      	mov	sp, r7
 80068fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fe:	4770      	bx	lr
 8006900:	40023c00 	.word	0x40023c00

08006904 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8006904:	b480      	push	{r7}
 8006906:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8006908:	4b20      	ldr	r3, [pc, #128]	; (800698c <FLASH_FlushCaches+0x88>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006910:	2b00      	cmp	r3, #0
 8006912:	d017      	beq.n	8006944 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8006914:	4b1d      	ldr	r3, [pc, #116]	; (800698c <FLASH_FlushCaches+0x88>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	4a1c      	ldr	r2, [pc, #112]	; (800698c <FLASH_FlushCaches+0x88>)
 800691a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800691e:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8006920:	4b1a      	ldr	r3, [pc, #104]	; (800698c <FLASH_FlushCaches+0x88>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a19      	ldr	r2, [pc, #100]	; (800698c <FLASH_FlushCaches+0x88>)
 8006926:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800692a:	6013      	str	r3, [r2, #0]
 800692c:	4b17      	ldr	r3, [pc, #92]	; (800698c <FLASH_FlushCaches+0x88>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a16      	ldr	r2, [pc, #88]	; (800698c <FLASH_FlushCaches+0x88>)
 8006932:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006936:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006938:	4b14      	ldr	r3, [pc, #80]	; (800698c <FLASH_FlushCaches+0x88>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	4a13      	ldr	r2, [pc, #76]	; (800698c <FLASH_FlushCaches+0x88>)
 800693e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006942:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8006944:	4b11      	ldr	r3, [pc, #68]	; (800698c <FLASH_FlushCaches+0x88>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800694c:	2b00      	cmp	r3, #0
 800694e:	d017      	beq.n	8006980 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8006950:	4b0e      	ldr	r3, [pc, #56]	; (800698c <FLASH_FlushCaches+0x88>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4a0d      	ldr	r2, [pc, #52]	; (800698c <FLASH_FlushCaches+0x88>)
 8006956:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800695a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800695c:	4b0b      	ldr	r3, [pc, #44]	; (800698c <FLASH_FlushCaches+0x88>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a0a      	ldr	r2, [pc, #40]	; (800698c <FLASH_FlushCaches+0x88>)
 8006962:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006966:	6013      	str	r3, [r2, #0]
 8006968:	4b08      	ldr	r3, [pc, #32]	; (800698c <FLASH_FlushCaches+0x88>)
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a07      	ldr	r2, [pc, #28]	; (800698c <FLASH_FlushCaches+0x88>)
 800696e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006972:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006974:	4b05      	ldr	r3, [pc, #20]	; (800698c <FLASH_FlushCaches+0x88>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a04      	ldr	r2, [pc, #16]	; (800698c <FLASH_FlushCaches+0x88>)
 800697a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800697e:	6013      	str	r3, [r2, #0]
  }
}
 8006980:	bf00      	nop
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	40023c00 	.word	0x40023c00

08006990 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006990:	b480      	push	{r7}
 8006992:	b089      	sub	sp, #36	; 0x24
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800699a:	2300      	movs	r3, #0
 800699c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800699e:	2300      	movs	r3, #0
 80069a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80069a2:	2300      	movs	r3, #0
 80069a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80069a6:	2300      	movs	r3, #0
 80069a8:	61fb      	str	r3, [r7, #28]
 80069aa:	e159      	b.n	8006c60 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80069ac:	2201      	movs	r2, #1
 80069ae:	69fb      	ldr	r3, [r7, #28]
 80069b0:	fa02 f303 	lsl.w	r3, r2, r3
 80069b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	4013      	ands	r3, r2
 80069be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	429a      	cmp	r2, r3
 80069c6:	f040 8148 	bne.w	8006c5a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	f003 0303 	and.w	r3, r3, #3
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d005      	beq.n	80069e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	685b      	ldr	r3, [r3, #4]
 80069da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80069de:	2b02      	cmp	r3, #2
 80069e0:	d130      	bne.n	8006a44 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	689b      	ldr	r3, [r3, #8]
 80069e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	005b      	lsls	r3, r3, #1
 80069ec:	2203      	movs	r2, #3
 80069ee:	fa02 f303 	lsl.w	r3, r2, r3
 80069f2:	43db      	mvns	r3, r3
 80069f4:	69ba      	ldr	r2, [r7, #24]
 80069f6:	4013      	ands	r3, r2
 80069f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	68da      	ldr	r2, [r3, #12]
 80069fe:	69fb      	ldr	r3, [r7, #28]
 8006a00:	005b      	lsls	r3, r3, #1
 8006a02:	fa02 f303 	lsl.w	r3, r2, r3
 8006a06:	69ba      	ldr	r2, [r7, #24]
 8006a08:	4313      	orrs	r3, r2
 8006a0a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	69ba      	ldr	r2, [r7, #24]
 8006a10:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006a18:	2201      	movs	r2, #1
 8006a1a:	69fb      	ldr	r3, [r7, #28]
 8006a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a20:	43db      	mvns	r3, r3
 8006a22:	69ba      	ldr	r2, [r7, #24]
 8006a24:	4013      	ands	r3, r2
 8006a26:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	091b      	lsrs	r3, r3, #4
 8006a2e:	f003 0201 	and.w	r2, r3, #1
 8006a32:	69fb      	ldr	r3, [r7, #28]
 8006a34:	fa02 f303 	lsl.w	r3, r2, r3
 8006a38:	69ba      	ldr	r2, [r7, #24]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	69ba      	ldr	r2, [r7, #24]
 8006a42:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	685b      	ldr	r3, [r3, #4]
 8006a48:	f003 0303 	and.w	r3, r3, #3
 8006a4c:	2b03      	cmp	r3, #3
 8006a4e:	d017      	beq.n	8006a80 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	68db      	ldr	r3, [r3, #12]
 8006a54:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	005b      	lsls	r3, r3, #1
 8006a5a:	2203      	movs	r2, #3
 8006a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a60:	43db      	mvns	r3, r3
 8006a62:	69ba      	ldr	r2, [r7, #24]
 8006a64:	4013      	ands	r3, r2
 8006a66:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	689a      	ldr	r2, [r3, #8]
 8006a6c:	69fb      	ldr	r3, [r7, #28]
 8006a6e:	005b      	lsls	r3, r3, #1
 8006a70:	fa02 f303 	lsl.w	r3, r2, r3
 8006a74:	69ba      	ldr	r2, [r7, #24]
 8006a76:	4313      	orrs	r3, r2
 8006a78:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	69ba      	ldr	r2, [r7, #24]
 8006a7e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	f003 0303 	and.w	r3, r3, #3
 8006a88:	2b02      	cmp	r3, #2
 8006a8a:	d123      	bne.n	8006ad4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	08da      	lsrs	r2, r3, #3
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	3208      	adds	r2, #8
 8006a94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a98:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	f003 0307 	and.w	r3, r3, #7
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	220f      	movs	r2, #15
 8006aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8006aa8:	43db      	mvns	r3, r3
 8006aaa:	69ba      	ldr	r2, [r7, #24]
 8006aac:	4013      	ands	r3, r2
 8006aae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	691a      	ldr	r2, [r3, #16]
 8006ab4:	69fb      	ldr	r3, [r7, #28]
 8006ab6:	f003 0307 	and.w	r3, r3, #7
 8006aba:	009b      	lsls	r3, r3, #2
 8006abc:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac0:	69ba      	ldr	r2, [r7, #24]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	08da      	lsrs	r2, r3, #3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	3208      	adds	r2, #8
 8006ace:	69b9      	ldr	r1, [r7, #24]
 8006ad0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006ada:	69fb      	ldr	r3, [r7, #28]
 8006adc:	005b      	lsls	r3, r3, #1
 8006ade:	2203      	movs	r2, #3
 8006ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae4:	43db      	mvns	r3, r3
 8006ae6:	69ba      	ldr	r2, [r7, #24]
 8006ae8:	4013      	ands	r3, r2
 8006aea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	f003 0203 	and.w	r2, r3, #3
 8006af4:	69fb      	ldr	r3, [r7, #28]
 8006af6:	005b      	lsls	r3, r3, #1
 8006af8:	fa02 f303 	lsl.w	r3, r2, r3
 8006afc:	69ba      	ldr	r2, [r7, #24]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	69ba      	ldr	r2, [r7, #24]
 8006b06:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 80a2 	beq.w	8006c5a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b16:	2300      	movs	r3, #0
 8006b18:	60fb      	str	r3, [r7, #12]
 8006b1a:	4b57      	ldr	r3, [pc, #348]	; (8006c78 <HAL_GPIO_Init+0x2e8>)
 8006b1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b1e:	4a56      	ldr	r2, [pc, #344]	; (8006c78 <HAL_GPIO_Init+0x2e8>)
 8006b20:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b24:	6453      	str	r3, [r2, #68]	; 0x44
 8006b26:	4b54      	ldr	r3, [pc, #336]	; (8006c78 <HAL_GPIO_Init+0x2e8>)
 8006b28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b2a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b2e:	60fb      	str	r3, [r7, #12]
 8006b30:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006b32:	4a52      	ldr	r2, [pc, #328]	; (8006c7c <HAL_GPIO_Init+0x2ec>)
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	089b      	lsrs	r3, r3, #2
 8006b38:	3302      	adds	r3, #2
 8006b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	f003 0303 	and.w	r3, r3, #3
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	220f      	movs	r2, #15
 8006b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b4e:	43db      	mvns	r3, r3
 8006b50:	69ba      	ldr	r2, [r7, #24]
 8006b52:	4013      	ands	r3, r2
 8006b54:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	4a49      	ldr	r2, [pc, #292]	; (8006c80 <HAL_GPIO_Init+0x2f0>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d019      	beq.n	8006b92 <HAL_GPIO_Init+0x202>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	4a48      	ldr	r2, [pc, #288]	; (8006c84 <HAL_GPIO_Init+0x2f4>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d013      	beq.n	8006b8e <HAL_GPIO_Init+0x1fe>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	4a47      	ldr	r2, [pc, #284]	; (8006c88 <HAL_GPIO_Init+0x2f8>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d00d      	beq.n	8006b8a <HAL_GPIO_Init+0x1fa>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	4a46      	ldr	r2, [pc, #280]	; (8006c8c <HAL_GPIO_Init+0x2fc>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d007      	beq.n	8006b86 <HAL_GPIO_Init+0x1f6>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	4a45      	ldr	r2, [pc, #276]	; (8006c90 <HAL_GPIO_Init+0x300>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d101      	bne.n	8006b82 <HAL_GPIO_Init+0x1f2>
 8006b7e:	2304      	movs	r3, #4
 8006b80:	e008      	b.n	8006b94 <HAL_GPIO_Init+0x204>
 8006b82:	2307      	movs	r3, #7
 8006b84:	e006      	b.n	8006b94 <HAL_GPIO_Init+0x204>
 8006b86:	2303      	movs	r3, #3
 8006b88:	e004      	b.n	8006b94 <HAL_GPIO_Init+0x204>
 8006b8a:	2302      	movs	r3, #2
 8006b8c:	e002      	b.n	8006b94 <HAL_GPIO_Init+0x204>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e000      	b.n	8006b94 <HAL_GPIO_Init+0x204>
 8006b92:	2300      	movs	r3, #0
 8006b94:	69fa      	ldr	r2, [r7, #28]
 8006b96:	f002 0203 	and.w	r2, r2, #3
 8006b9a:	0092      	lsls	r2, r2, #2
 8006b9c:	4093      	lsls	r3, r2
 8006b9e:	69ba      	ldr	r2, [r7, #24]
 8006ba0:	4313      	orrs	r3, r2
 8006ba2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006ba4:	4935      	ldr	r1, [pc, #212]	; (8006c7c <HAL_GPIO_Init+0x2ec>)
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	089b      	lsrs	r3, r3, #2
 8006baa:	3302      	adds	r3, #2
 8006bac:	69ba      	ldr	r2, [r7, #24]
 8006bae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006bb2:	4b38      	ldr	r3, [pc, #224]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	43db      	mvns	r3, r3
 8006bbc:	69ba      	ldr	r2, [r7, #24]
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006bd6:	4a2f      	ldr	r2, [pc, #188]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006bd8:	69bb      	ldr	r3, [r7, #24]
 8006bda:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006bdc:	4b2d      	ldr	r3, [pc, #180]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006bde:	685b      	ldr	r3, [r3, #4]
 8006be0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006be2:	693b      	ldr	r3, [r7, #16]
 8006be4:	43db      	mvns	r3, r3
 8006be6:	69ba      	ldr	r2, [r7, #24]
 8006be8:	4013      	ands	r3, r2
 8006bea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	685b      	ldr	r3, [r3, #4]
 8006bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d003      	beq.n	8006c00 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8006bf8:	69ba      	ldr	r2, [r7, #24]
 8006bfa:	693b      	ldr	r3, [r7, #16]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006c00:	4a24      	ldr	r2, [pc, #144]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006c02:	69bb      	ldr	r3, [r7, #24]
 8006c04:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006c06:	4b23      	ldr	r3, [pc, #140]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006c08:	689b      	ldr	r3, [r3, #8]
 8006c0a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c0c:	693b      	ldr	r3, [r7, #16]
 8006c0e:	43db      	mvns	r3, r3
 8006c10:	69ba      	ldr	r2, [r7, #24]
 8006c12:	4013      	ands	r3, r2
 8006c14:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	685b      	ldr	r3, [r3, #4]
 8006c1a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d003      	beq.n	8006c2a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8006c22:	69ba      	ldr	r2, [r7, #24]
 8006c24:	693b      	ldr	r3, [r7, #16]
 8006c26:	4313      	orrs	r3, r2
 8006c28:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006c2a:	4a1a      	ldr	r2, [pc, #104]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006c2c:	69bb      	ldr	r3, [r7, #24]
 8006c2e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006c30:	4b18      	ldr	r3, [pc, #96]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006c32:	68db      	ldr	r3, [r3, #12]
 8006c34:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	43db      	mvns	r3, r3
 8006c3a:	69ba      	ldr	r2, [r7, #24]
 8006c3c:	4013      	ands	r3, r2
 8006c3e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d003      	beq.n	8006c54 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006c4c:	69ba      	ldr	r2, [r7, #24]
 8006c4e:	693b      	ldr	r3, [r7, #16]
 8006c50:	4313      	orrs	r3, r2
 8006c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006c54:	4a0f      	ldr	r2, [pc, #60]	; (8006c94 <HAL_GPIO_Init+0x304>)
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	3301      	adds	r3, #1
 8006c5e:	61fb      	str	r3, [r7, #28]
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	2b0f      	cmp	r3, #15
 8006c64:	f67f aea2 	bls.w	80069ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006c68:	bf00      	nop
 8006c6a:	bf00      	nop
 8006c6c:	3724      	adds	r7, #36	; 0x24
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr
 8006c76:	bf00      	nop
 8006c78:	40023800 	.word	0x40023800
 8006c7c:	40013800 	.word	0x40013800
 8006c80:	40020000 	.word	0x40020000
 8006c84:	40020400 	.word	0x40020400
 8006c88:	40020800 	.word	0x40020800
 8006c8c:	40020c00 	.word	0x40020c00
 8006c90:	40021000 	.word	0x40021000
 8006c94:	40013c00 	.word	0x40013c00

08006c98 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b085      	sub	sp, #20
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	460b      	mov	r3, r1
 8006ca2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	691a      	ldr	r2, [r3, #16]
 8006ca8:	887b      	ldrh	r3, [r7, #2]
 8006caa:	4013      	ands	r3, r2
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d002      	beq.n	8006cb6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	73fb      	strb	r3, [r7, #15]
 8006cb4:	e001      	b.n	8006cba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006cba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr

08006cc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b083      	sub	sp, #12
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]
 8006cd0:	460b      	mov	r3, r1
 8006cd2:	807b      	strh	r3, [r7, #2]
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006cd8:	787b      	ldrb	r3, [r7, #1]
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d003      	beq.n	8006ce6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006cde:	887a      	ldrh	r2, [r7, #2]
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006ce4:	e003      	b.n	8006cee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006ce6:	887b      	ldrh	r3, [r7, #2]
 8006ce8:	041a      	lsls	r2, r3, #16
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	619a      	str	r2, [r3, #24]
}
 8006cee:	bf00      	nop
 8006cf0:	370c      	adds	r7, #12
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf8:	4770      	bx	lr

08006cfa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006cfa:	b480      	push	{r7}
 8006cfc:	b085      	sub	sp, #20
 8006cfe:	af00      	add	r7, sp, #0
 8006d00:	6078      	str	r0, [r7, #4]
 8006d02:	460b      	mov	r3, r1
 8006d04:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	695b      	ldr	r3, [r3, #20]
 8006d0a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006d0c:	887a      	ldrh	r2, [r7, #2]
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	4013      	ands	r3, r2
 8006d12:	041a      	lsls	r2, r3, #16
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	43d9      	mvns	r1, r3
 8006d18:	887b      	ldrh	r3, [r7, #2]
 8006d1a:	400b      	ands	r3, r1
 8006d1c:	431a      	orrs	r2, r3
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	619a      	str	r2, [r3, #24]
}
 8006d22:	bf00      	nop
 8006d24:	3714      	adds	r7, #20
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
	...

08006d30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	4603      	mov	r3, r0
 8006d38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006d3a:	4b08      	ldr	r3, [pc, #32]	; (8006d5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d3c:	695a      	ldr	r2, [r3, #20]
 8006d3e:	88fb      	ldrh	r3, [r7, #6]
 8006d40:	4013      	ands	r3, r2
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d006      	beq.n	8006d54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006d46:	4a05      	ldr	r2, [pc, #20]	; (8006d5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006d48:	88fb      	ldrh	r3, [r7, #6]
 8006d4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006d4c:	88fb      	ldrh	r3, [r7, #6]
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7fc fe28 	bl	80039a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006d54:	bf00      	nop
 8006d56:	3708      	adds	r7, #8
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	bd80      	pop	{r7, pc}
 8006d5c:	40013c00 	.word	0x40013c00

08006d60 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d101      	bne.n	8006d72 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006d6e:	2301      	movs	r3, #1
 8006d70:	e12b      	b.n	8006fca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d78:	b2db      	uxtb	r3, r3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d106      	bne.n	8006d8c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f7fd fd8a 	bl	80048a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2224      	movs	r2, #36	; 0x24
 8006d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f022 0201 	bic.w	r2, r2, #1
 8006da2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006db2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	681a      	ldr	r2, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006dc2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006dc4:	f002 ff2c 	bl	8009c20 <HAL_RCC_GetPCLK1Freq>
 8006dc8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	4a81      	ldr	r2, [pc, #516]	; (8006fd4 <HAL_I2C_Init+0x274>)
 8006dd0:	4293      	cmp	r3, r2
 8006dd2:	d807      	bhi.n	8006de4 <HAL_I2C_Init+0x84>
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	4a80      	ldr	r2, [pc, #512]	; (8006fd8 <HAL_I2C_Init+0x278>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	bf94      	ite	ls
 8006ddc:	2301      	movls	r3, #1
 8006dde:	2300      	movhi	r3, #0
 8006de0:	b2db      	uxtb	r3, r3
 8006de2:	e006      	b.n	8006df2 <HAL_I2C_Init+0x92>
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	4a7d      	ldr	r2, [pc, #500]	; (8006fdc <HAL_I2C_Init+0x27c>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	bf94      	ite	ls
 8006dec:	2301      	movls	r3, #1
 8006dee:	2300      	movhi	r3, #0
 8006df0:	b2db      	uxtb	r3, r3
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d001      	beq.n	8006dfa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	e0e7      	b.n	8006fca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	4a78      	ldr	r2, [pc, #480]	; (8006fe0 <HAL_I2C_Init+0x280>)
 8006dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006e02:	0c9b      	lsrs	r3, r3, #18
 8006e04:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	685b      	ldr	r3, [r3, #4]
 8006e0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	68ba      	ldr	r2, [r7, #8]
 8006e16:	430a      	orrs	r2, r1
 8006e18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	6a1b      	ldr	r3, [r3, #32]
 8006e20:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	4a6a      	ldr	r2, [pc, #424]	; (8006fd4 <HAL_I2C_Init+0x274>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d802      	bhi.n	8006e34 <HAL_I2C_Init+0xd4>
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	3301      	adds	r3, #1
 8006e32:	e009      	b.n	8006e48 <HAL_I2C_Init+0xe8>
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006e3a:	fb02 f303 	mul.w	r3, r2, r3
 8006e3e:	4a69      	ldr	r2, [pc, #420]	; (8006fe4 <HAL_I2C_Init+0x284>)
 8006e40:	fba2 2303 	umull	r2, r3, r2, r3
 8006e44:	099b      	lsrs	r3, r3, #6
 8006e46:	3301      	adds	r3, #1
 8006e48:	687a      	ldr	r2, [r7, #4]
 8006e4a:	6812      	ldr	r2, [r2, #0]
 8006e4c:	430b      	orrs	r3, r1
 8006e4e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	69db      	ldr	r3, [r3, #28]
 8006e56:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006e5a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	495c      	ldr	r1, [pc, #368]	; (8006fd4 <HAL_I2C_Init+0x274>)
 8006e64:	428b      	cmp	r3, r1
 8006e66:	d819      	bhi.n	8006e9c <HAL_I2C_Init+0x13c>
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	1e59      	subs	r1, r3, #1
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	685b      	ldr	r3, [r3, #4]
 8006e70:	005b      	lsls	r3, r3, #1
 8006e72:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e76:	1c59      	adds	r1, r3, #1
 8006e78:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006e7c:	400b      	ands	r3, r1
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00a      	beq.n	8006e98 <HAL_I2C_Init+0x138>
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	1e59      	subs	r1, r3, #1
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	005b      	lsls	r3, r3, #1
 8006e8c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006e90:	3301      	adds	r3, #1
 8006e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006e96:	e051      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006e98:	2304      	movs	r3, #4
 8006e9a:	e04f      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	689b      	ldr	r3, [r3, #8]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d111      	bne.n	8006ec8 <HAL_I2C_Init+0x168>
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	1e58      	subs	r0, r3, #1
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6859      	ldr	r1, [r3, #4]
 8006eac:	460b      	mov	r3, r1
 8006eae:	005b      	lsls	r3, r3, #1
 8006eb0:	440b      	add	r3, r1
 8006eb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	bf0c      	ite	eq
 8006ec0:	2301      	moveq	r3, #1
 8006ec2:	2300      	movne	r3, #0
 8006ec4:	b2db      	uxtb	r3, r3
 8006ec6:	e012      	b.n	8006eee <HAL_I2C_Init+0x18e>
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	1e58      	subs	r0, r3, #1
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6859      	ldr	r1, [r3, #4]
 8006ed0:	460b      	mov	r3, r1
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	440b      	add	r3, r1
 8006ed6:	0099      	lsls	r1, r3, #2
 8006ed8:	440b      	add	r3, r1
 8006eda:	fbb0 f3f3 	udiv	r3, r0, r3
 8006ede:	3301      	adds	r3, #1
 8006ee0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	bf0c      	ite	eq
 8006ee8:	2301      	moveq	r3, #1
 8006eea:	2300      	movne	r3, #0
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <HAL_I2C_Init+0x196>
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e022      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10e      	bne.n	8006f1c <HAL_I2C_Init+0x1bc>
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	1e58      	subs	r0, r3, #1
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6859      	ldr	r1, [r3, #4]
 8006f06:	460b      	mov	r3, r1
 8006f08:	005b      	lsls	r3, r3, #1
 8006f0a:	440b      	add	r3, r1
 8006f0c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f10:	3301      	adds	r3, #1
 8006f12:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f1a:	e00f      	b.n	8006f3c <HAL_I2C_Init+0x1dc>
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	1e58      	subs	r0, r3, #1
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6859      	ldr	r1, [r3, #4]
 8006f24:	460b      	mov	r3, r1
 8006f26:	009b      	lsls	r3, r3, #2
 8006f28:	440b      	add	r3, r1
 8006f2a:	0099      	lsls	r1, r3, #2
 8006f2c:	440b      	add	r3, r1
 8006f2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006f32:	3301      	adds	r3, #1
 8006f34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006f3c:	6879      	ldr	r1, [r7, #4]
 8006f3e:	6809      	ldr	r1, [r1, #0]
 8006f40:	4313      	orrs	r3, r2
 8006f42:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	69da      	ldr	r2, [r3, #28]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
 8006f56:	431a      	orrs	r2, r3
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	430a      	orrs	r2, r1
 8006f5e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	689b      	ldr	r3, [r3, #8]
 8006f66:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006f6a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	6911      	ldr	r1, [r2, #16]
 8006f72:	687a      	ldr	r2, [r7, #4]
 8006f74:	68d2      	ldr	r2, [r2, #12]
 8006f76:	4311      	orrs	r1, r2
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	6812      	ldr	r2, [r2, #0]
 8006f7c:	430b      	orrs	r3, r1
 8006f7e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	695a      	ldr	r2, [r3, #20]
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	699b      	ldr	r3, [r3, #24]
 8006f92:	431a      	orrs	r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	430a      	orrs	r2, r1
 8006f9a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	681a      	ldr	r2, [r3, #0]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f042 0201 	orr.w	r2, r2, #1
 8006faa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2220      	movs	r2, #32
 8006fb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3710      	adds	r7, #16
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	000186a0 	.word	0x000186a0
 8006fd8:	001e847f 	.word	0x001e847f
 8006fdc:	003d08ff 	.word	0x003d08ff
 8006fe0:	431bde83 	.word	0x431bde83
 8006fe4:	10624dd3 	.word	0x10624dd3

08006fe8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b088      	sub	sp, #32
 8006fec:	af02      	add	r7, sp, #8
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	607a      	str	r2, [r7, #4]
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	817b      	strh	r3, [r7, #10]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006ffc:	f7fe f8aa 	bl	8005154 <HAL_GetTick>
 8007000:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007008:	b2db      	uxtb	r3, r3
 800700a:	2b20      	cmp	r3, #32
 800700c:	f040 80e0 	bne.w	80071d0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007010:	697b      	ldr	r3, [r7, #20]
 8007012:	9300      	str	r3, [sp, #0]
 8007014:	2319      	movs	r3, #25
 8007016:	2201      	movs	r2, #1
 8007018:	4970      	ldr	r1, [pc, #448]	; (80071dc <HAL_I2C_Master_Transmit+0x1f4>)
 800701a:	68f8      	ldr	r0, [r7, #12]
 800701c:	f002 f80c 	bl	8009038 <I2C_WaitOnFlagUntilTimeout>
 8007020:	4603      	mov	r3, r0
 8007022:	2b00      	cmp	r3, #0
 8007024:	d001      	beq.n	800702a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8007026:	2302      	movs	r3, #2
 8007028:	e0d3      	b.n	80071d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007030:	2b01      	cmp	r3, #1
 8007032:	d101      	bne.n	8007038 <HAL_I2C_Master_Transmit+0x50>
 8007034:	2302      	movs	r3, #2
 8007036:	e0cc      	b.n	80071d2 <HAL_I2C_Master_Transmit+0x1ea>
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2201      	movs	r2, #1
 800703c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f003 0301 	and.w	r3, r3, #1
 800704a:	2b01      	cmp	r3, #1
 800704c:	d007      	beq.n	800705e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	681a      	ldr	r2, [r3, #0]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	f042 0201 	orr.w	r2, r2, #1
 800705c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800706c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	2221      	movs	r2, #33	; 0x21
 8007072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2210      	movs	r2, #16
 800707a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	687a      	ldr	r2, [r7, #4]
 8007088:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	893a      	ldrh	r2, [r7, #8]
 800708e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007094:	b29a      	uxth	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	4a50      	ldr	r2, [pc, #320]	; (80071e0 <HAL_I2C_Master_Transmit+0x1f8>)
 800709e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80070a0:	8979      	ldrh	r1, [r7, #10]
 80070a2:	697b      	ldr	r3, [r7, #20]
 80070a4:	6a3a      	ldr	r2, [r7, #32]
 80070a6:	68f8      	ldr	r0, [r7, #12]
 80070a8:	f001 fd8a 	bl	8008bc0 <I2C_MasterRequestWrite>
 80070ac:	4603      	mov	r3, r0
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d001      	beq.n	80070b6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80070b2:	2301      	movs	r3, #1
 80070b4:	e08d      	b.n	80071d2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070b6:	2300      	movs	r3, #0
 80070b8:	613b      	str	r3, [r7, #16]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	695b      	ldr	r3, [r3, #20]
 80070c0:	613b      	str	r3, [r7, #16]
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	613b      	str	r3, [r7, #16]
 80070ca:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80070cc:	e066      	b.n	800719c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070ce:	697a      	ldr	r2, [r7, #20]
 80070d0:	6a39      	ldr	r1, [r7, #32]
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f002 f886 	bl	80091e4 <I2C_WaitOnTXEFlagUntilTimeout>
 80070d8:	4603      	mov	r3, r0
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00d      	beq.n	80070fa <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e2:	2b04      	cmp	r3, #4
 80070e4:	d107      	bne.n	80070f6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80070f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80070f6:	2301      	movs	r3, #1
 80070f8:	e06b      	b.n	80071d2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070fe:	781a      	ldrb	r2, [r3, #0]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800710a:	1c5a      	adds	r2, r3, #1
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007114:	b29b      	uxth	r3, r3
 8007116:	3b01      	subs	r3, #1
 8007118:	b29a      	uxth	r2, r3
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007122:	3b01      	subs	r3, #1
 8007124:	b29a      	uxth	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	695b      	ldr	r3, [r3, #20]
 8007130:	f003 0304 	and.w	r3, r3, #4
 8007134:	2b04      	cmp	r3, #4
 8007136:	d11b      	bne.n	8007170 <HAL_I2C_Master_Transmit+0x188>
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800713c:	2b00      	cmp	r3, #0
 800713e:	d017      	beq.n	8007170 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007144:	781a      	ldrb	r2, [r3, #0]
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007150:	1c5a      	adds	r2, r3, #1
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715a:	b29b      	uxth	r3, r3
 800715c:	3b01      	subs	r3, #1
 800715e:	b29a      	uxth	r2, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007168:	3b01      	subs	r3, #1
 800716a:	b29a      	uxth	r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007170:	697a      	ldr	r2, [r7, #20]
 8007172:	6a39      	ldr	r1, [r7, #32]
 8007174:	68f8      	ldr	r0, [r7, #12]
 8007176:	f002 f876 	bl	8009266 <I2C_WaitOnBTFFlagUntilTimeout>
 800717a:	4603      	mov	r3, r0
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00d      	beq.n	800719c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007184:	2b04      	cmp	r3, #4
 8007186:	d107      	bne.n	8007198 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	681a      	ldr	r2, [r3, #0]
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007196:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007198:	2301      	movs	r3, #1
 800719a:	e01a      	b.n	80071d2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d194      	bne.n	80070ce <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80071b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	2220      	movs	r2, #32
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2200      	movs	r2, #0
 80071c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80071cc:	2300      	movs	r3, #0
 80071ce:	e000      	b.n	80071d2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80071d0:	2302      	movs	r3, #2
  }
}
 80071d2:	4618      	mov	r0, r3
 80071d4:	3718      	adds	r7, #24
 80071d6:	46bd      	mov	sp, r7
 80071d8:	bd80      	pop	{r7, pc}
 80071da:	bf00      	nop
 80071dc:	00100002 	.word	0x00100002
 80071e0:	ffff0000 	.word	0xffff0000

080071e4 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	60f8      	str	r0, [r7, #12]
 80071ec:	607a      	str	r2, [r7, #4]
 80071ee:	461a      	mov	r2, r3
 80071f0:	460b      	mov	r3, r1
 80071f2:	817b      	strh	r3, [r7, #10]
 80071f4:	4613      	mov	r3, r2
 80071f6:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80071f8:	2300      	movs	r3, #0
 80071fa:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b20      	cmp	r3, #32
 8007206:	f040 810d 	bne.w	8007424 <HAL_I2C_Master_Receive_DMA+0x240>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800720a:	4b89      	ldr	r3, [pc, #548]	; (8007430 <HAL_I2C_Master_Receive_DMA+0x24c>)
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	08db      	lsrs	r3, r3, #3
 8007210:	4a88      	ldr	r2, [pc, #544]	; (8007434 <HAL_I2C_Master_Receive_DMA+0x250>)
 8007212:	fba2 2303 	umull	r2, r3, r2, r3
 8007216:	0a1a      	lsrs	r2, r3, #8
 8007218:	4613      	mov	r3, r2
 800721a:	009b      	lsls	r3, r3, #2
 800721c:	4413      	add	r3, r2
 800721e:	009a      	lsls	r2, r3, #2
 8007220:	4413      	add	r3, r2
 8007222:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8007224:	693b      	ldr	r3, [r7, #16]
 8007226:	3b01      	subs	r3, #1
 8007228:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d116      	bne.n	800725e <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2220      	movs	r2, #32
 800723a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800724a:	f043 0220 	orr.w	r2, r3, #32
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	2200      	movs	r2, #0
 8007256:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e0e3      	b.n	8007426 <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	699b      	ldr	r3, [r3, #24]
 8007264:	f003 0302 	and.w	r3, r3, #2
 8007268:	2b02      	cmp	r3, #2
 800726a:	d0db      	beq.n	8007224 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007272:	2b01      	cmp	r3, #1
 8007274:	d101      	bne.n	800727a <HAL_I2C_Master_Receive_DMA+0x96>
 8007276:	2302      	movs	r3, #2
 8007278:	e0d5      	b.n	8007426 <HAL_I2C_Master_Receive_DMA+0x242>
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2201      	movs	r2, #1
 800727e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 0301 	and.w	r3, r3, #1
 800728c:	2b01      	cmp	r3, #1
 800728e:	d007      	beq.n	80072a0 <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f042 0201 	orr.w	r2, r2, #1
 800729e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80072ae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	2222      	movs	r2, #34	; 0x22
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	2210      	movs	r2, #16
 80072bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	2200      	movs	r2, #0
 80072c4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	687a      	ldr	r2, [r7, #4]
 80072ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	893a      	ldrh	r2, [r7, #8]
 80072d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072d6:	b29a      	uxth	r2, r3
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	4a56      	ldr	r2, [pc, #344]	; (8007438 <HAL_I2C_Master_Receive_DMA+0x254>)
 80072e0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80072e2:	897a      	ldrh	r2, [r7, #10]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d07b      	beq.n	80073e8 <HAL_I2C_Master_Receive_DMA+0x204>
    {
      if (hi2c->hdmarx != NULL)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d02a      	beq.n	800734e <HAL_I2C_Master_Receive_DMA+0x16a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072fc:	4a4f      	ldr	r2, [pc, #316]	; (800743c <HAL_I2C_Master_Receive_DMA+0x258>)
 80072fe:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007304:	4a4e      	ldr	r2, [pc, #312]	; (8007440 <HAL_I2C_Master_Receive_DMA+0x25c>)
 8007306:	64da      	str	r2, [r3, #76]	; 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800730c:	2200      	movs	r2, #0
 800730e:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007314:	2200      	movs	r2, #0
 8007316:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800731c:	2200      	movs	r2, #0
 800731e:	649a      	str	r2, [r3, #72]	; 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007324:	2200      	movs	r2, #0
 8007326:	651a      	str	r2, [r3, #80]	; 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	3310      	adds	r3, #16
 8007332:	4619      	mov	r1, r3
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007338:	461a      	mov	r2, r3
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800733e:	f7fe fdbd 	bl	8005ebc <HAL_DMA_Start_IT>
 8007342:	4603      	mov	r3, r0
 8007344:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8007346:	7dfb      	ldrb	r3, [r7, #23]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d139      	bne.n	80073c0 <HAL_I2C_Master_Receive_DMA+0x1dc>
 800734c:	e013      	b.n	8007376 <HAL_I2C_Master_Receive_DMA+0x192>
        hi2c->State     = HAL_I2C_STATE_READY;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	2220      	movs	r2, #32
 8007352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007362:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	641a      	str	r2, [r3, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e057      	b.n	8007426 <HAL_I2C_Master_Receive_DMA+0x242>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	681a      	ldr	r2, [r3, #0]
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007384:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007394:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2200      	movs	r2, #0
 800739a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	685a      	ldr	r2, [r3, #4]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80073ac:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80073bc:	605a      	str	r2, [r3, #4]
 80073be:	e02f      	b.n	8007420 <HAL_I2C_Master_Receive_DMA+0x23c>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2220      	movs	r2, #32
 80073c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d4:	f043 0210 	orr.w	r2, r3, #16
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	e01e      	b.n	8007426 <HAL_I2C_Master_Receive_DMA+0x242>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	2200      	movs	r2, #0
 80073ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	685a      	ldr	r2, [r3, #4]
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80073fe:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	681a      	ldr	r2, [r3, #0]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800740e:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	681a      	ldr	r2, [r3, #0]
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800741e:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8007420:	2300      	movs	r3, #0
 8007422:	e000      	b.n	8007426 <HAL_I2C_Master_Receive_DMA+0x242>
  }
  else
  {
    return HAL_BUSY;
 8007424:	2302      	movs	r3, #2
  }
}
 8007426:	4618      	mov	r0, r3
 8007428:	3718      	adds	r7, #24
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
 800742e:	bf00      	nop
 8007430:	20000058 	.word	0x20000058
 8007434:	14f8b589 	.word	0x14f8b589
 8007438:	ffff0000 	.word	0xffff0000
 800743c:	08008cc5 	.word	0x08008cc5
 8007440:	08008e6f 	.word	0x08008e6f

08007444 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b088      	sub	sp, #32
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800744c:	2300      	movs	r3, #0
 800744e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	685b      	ldr	r3, [r3, #4]
 8007456:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800745c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007464:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800746c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800746e:	7bfb      	ldrb	r3, [r7, #15]
 8007470:	2b10      	cmp	r3, #16
 8007472:	d003      	beq.n	800747c <HAL_I2C_EV_IRQHandler+0x38>
 8007474:	7bfb      	ldrb	r3, [r7, #15]
 8007476:	2b40      	cmp	r3, #64	; 0x40
 8007478:	f040 80c1 	bne.w	80075fe <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	699b      	ldr	r3, [r3, #24]
 8007482:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	f003 0301 	and.w	r3, r3, #1
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10d      	bne.n	80074b2 <HAL_I2C_EV_IRQHandler+0x6e>
 8007496:	693b      	ldr	r3, [r7, #16]
 8007498:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800749c:	d003      	beq.n	80074a6 <HAL_I2C_EV_IRQHandler+0x62>
 800749e:	693b      	ldr	r3, [r7, #16]
 80074a0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80074a4:	d101      	bne.n	80074aa <HAL_I2C_EV_IRQHandler+0x66>
 80074a6:	2301      	movs	r3, #1
 80074a8:	e000      	b.n	80074ac <HAL_I2C_EV_IRQHandler+0x68>
 80074aa:	2300      	movs	r3, #0
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	f000 8132 	beq.w	8007716 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80074b2:	69fb      	ldr	r3, [r7, #28]
 80074b4:	f003 0301 	and.w	r3, r3, #1
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d00c      	beq.n	80074d6 <HAL_I2C_EV_IRQHandler+0x92>
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	0a5b      	lsrs	r3, r3, #9
 80074c0:	f003 0301 	and.w	r3, r3, #1
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d006      	beq.n	80074d6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f001 ff6e 	bl	80093aa <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 fd5b 	bl	8007f8a <I2C_Master_SB>
 80074d4:	e092      	b.n	80075fc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	08db      	lsrs	r3, r3, #3
 80074da:	f003 0301 	and.w	r3, r3, #1
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d009      	beq.n	80074f6 <HAL_I2C_EV_IRQHandler+0xb2>
 80074e2:	697b      	ldr	r3, [r7, #20]
 80074e4:	0a5b      	lsrs	r3, r3, #9
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d003      	beq.n	80074f6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f000 fdd1 	bl	8008096 <I2C_Master_ADD10>
 80074f4:	e082      	b.n	80075fc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80074f6:	69fb      	ldr	r3, [r7, #28]
 80074f8:	085b      	lsrs	r3, r3, #1
 80074fa:	f003 0301 	and.w	r3, r3, #1
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d009      	beq.n	8007516 <HAL_I2C_EV_IRQHandler+0xd2>
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	0a5b      	lsrs	r3, r3, #9
 8007506:	f003 0301 	and.w	r3, r3, #1
 800750a:	2b00      	cmp	r3, #0
 800750c:	d003      	beq.n	8007516 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800750e:	6878      	ldr	r0, [r7, #4]
 8007510:	f000 fdeb 	bl	80080ea <I2C_Master_ADDR>
 8007514:	e072      	b.n	80075fc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8007516:	69bb      	ldr	r3, [r7, #24]
 8007518:	089b      	lsrs	r3, r3, #2
 800751a:	f003 0301 	and.w	r3, r3, #1
 800751e:	2b00      	cmp	r3, #0
 8007520:	d03b      	beq.n	800759a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	685b      	ldr	r3, [r3, #4]
 8007528:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800752c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007530:	f000 80f3 	beq.w	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007534:	69fb      	ldr	r3, [r7, #28]
 8007536:	09db      	lsrs	r3, r3, #7
 8007538:	f003 0301 	and.w	r3, r3, #1
 800753c:	2b00      	cmp	r3, #0
 800753e:	d00f      	beq.n	8007560 <HAL_I2C_EV_IRQHandler+0x11c>
 8007540:	697b      	ldr	r3, [r7, #20]
 8007542:	0a9b      	lsrs	r3, r3, #10
 8007544:	f003 0301 	and.w	r3, r3, #1
 8007548:	2b00      	cmp	r3, #0
 800754a:	d009      	beq.n	8007560 <HAL_I2C_EV_IRQHandler+0x11c>
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	089b      	lsrs	r3, r3, #2
 8007550:	f003 0301 	and.w	r3, r3, #1
 8007554:	2b00      	cmp	r3, #0
 8007556:	d103      	bne.n	8007560 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f9d5 	bl	8007908 <I2C_MasterTransmit_TXE>
 800755e:	e04d      	b.n	80075fc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007560:	69fb      	ldr	r3, [r7, #28]
 8007562:	089b      	lsrs	r3, r3, #2
 8007564:	f003 0301 	and.w	r3, r3, #1
 8007568:	2b00      	cmp	r3, #0
 800756a:	f000 80d6 	beq.w	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	0a5b      	lsrs	r3, r3, #9
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	2b00      	cmp	r3, #0
 8007578:	f000 80cf 	beq.w	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800757c:	7bbb      	ldrb	r3, [r7, #14]
 800757e:	2b21      	cmp	r3, #33	; 0x21
 8007580:	d103      	bne.n	800758a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8007582:	6878      	ldr	r0, [r7, #4]
 8007584:	f000 fa5c 	bl	8007a40 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007588:	e0c7      	b.n	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800758a:	7bfb      	ldrb	r3, [r7, #15]
 800758c:	2b40      	cmp	r3, #64	; 0x40
 800758e:	f040 80c4 	bne.w	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 faca 	bl	8007b2c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007598:	e0bf      	b.n	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80075a8:	f000 80b7 	beq.w	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80075ac:	69fb      	ldr	r3, [r7, #28]
 80075ae:	099b      	lsrs	r3, r3, #6
 80075b0:	f003 0301 	and.w	r3, r3, #1
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d00f      	beq.n	80075d8 <HAL_I2C_EV_IRQHandler+0x194>
 80075b8:	697b      	ldr	r3, [r7, #20]
 80075ba:	0a9b      	lsrs	r3, r3, #10
 80075bc:	f003 0301 	and.w	r3, r3, #1
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d009      	beq.n	80075d8 <HAL_I2C_EV_IRQHandler+0x194>
 80075c4:	69fb      	ldr	r3, [r7, #28]
 80075c6:	089b      	lsrs	r3, r3, #2
 80075c8:	f003 0301 	and.w	r3, r3, #1
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d103      	bne.n	80075d8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80075d0:	6878      	ldr	r0, [r7, #4]
 80075d2:	f000 fb3f 	bl	8007c54 <I2C_MasterReceive_RXNE>
 80075d6:	e011      	b.n	80075fc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80075d8:	69fb      	ldr	r3, [r7, #28]
 80075da:	089b      	lsrs	r3, r3, #2
 80075dc:	f003 0301 	and.w	r3, r3, #1
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 809a 	beq.w	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	0a5b      	lsrs	r3, r3, #9
 80075ea:	f003 0301 	and.w	r3, r3, #1
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	f000 8093 	beq.w	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fbde 	bl	8007db6 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80075fa:	e08e      	b.n	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
 80075fc:	e08d      	b.n	800771a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007602:	2b00      	cmp	r3, #0
 8007604:	d004      	beq.n	8007610 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	61fb      	str	r3, [r7, #28]
 800760e:	e007      	b.n	8007620 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	699b      	ldr	r3, [r3, #24]
 8007616:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	695b      	ldr	r3, [r3, #20]
 800761e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007620:	69fb      	ldr	r3, [r7, #28]
 8007622:	085b      	lsrs	r3, r3, #1
 8007624:	f003 0301 	and.w	r3, r3, #1
 8007628:	2b00      	cmp	r3, #0
 800762a:	d012      	beq.n	8007652 <HAL_I2C_EV_IRQHandler+0x20e>
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	0a5b      	lsrs	r3, r3, #9
 8007630:	f003 0301 	and.w	r3, r3, #1
 8007634:	2b00      	cmp	r3, #0
 8007636:	d00c      	beq.n	8007652 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763c:	2b00      	cmp	r3, #0
 800763e:	d003      	beq.n	8007648 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	699b      	ldr	r3, [r3, #24]
 8007646:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007648:	69b9      	ldr	r1, [r7, #24]
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f000 ff9c 	bl	8008588 <I2C_Slave_ADDR>
 8007650:	e066      	b.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007652:	69fb      	ldr	r3, [r7, #28]
 8007654:	091b      	lsrs	r3, r3, #4
 8007656:	f003 0301 	and.w	r3, r3, #1
 800765a:	2b00      	cmp	r3, #0
 800765c:	d009      	beq.n	8007672 <HAL_I2C_EV_IRQHandler+0x22e>
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	0a5b      	lsrs	r3, r3, #9
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b00      	cmp	r3, #0
 8007668:	d003      	beq.n	8007672 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800766a:	6878      	ldr	r0, [r7, #4]
 800766c:	f000 ffd6 	bl	800861c <I2C_Slave_STOPF>
 8007670:	e056      	b.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007672:	7bbb      	ldrb	r3, [r7, #14]
 8007674:	2b21      	cmp	r3, #33	; 0x21
 8007676:	d002      	beq.n	800767e <HAL_I2C_EV_IRQHandler+0x23a>
 8007678:	7bbb      	ldrb	r3, [r7, #14]
 800767a:	2b29      	cmp	r3, #41	; 0x29
 800767c:	d125      	bne.n	80076ca <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800767e:	69fb      	ldr	r3, [r7, #28]
 8007680:	09db      	lsrs	r3, r3, #7
 8007682:	f003 0301 	and.w	r3, r3, #1
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00f      	beq.n	80076aa <HAL_I2C_EV_IRQHandler+0x266>
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	0a9b      	lsrs	r3, r3, #10
 800768e:	f003 0301 	and.w	r3, r3, #1
 8007692:	2b00      	cmp	r3, #0
 8007694:	d009      	beq.n	80076aa <HAL_I2C_EV_IRQHandler+0x266>
 8007696:	69fb      	ldr	r3, [r7, #28]
 8007698:	089b      	lsrs	r3, r3, #2
 800769a:	f003 0301 	and.w	r3, r3, #1
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d103      	bne.n	80076aa <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 feb2 	bl	800840c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80076a8:	e039      	b.n	800771e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80076aa:	69fb      	ldr	r3, [r7, #28]
 80076ac:	089b      	lsrs	r3, r3, #2
 80076ae:	f003 0301 	and.w	r3, r3, #1
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d033      	beq.n	800771e <HAL_I2C_EV_IRQHandler+0x2da>
 80076b6:	697b      	ldr	r3, [r7, #20]
 80076b8:	0a5b      	lsrs	r3, r3, #9
 80076ba:	f003 0301 	and.w	r3, r3, #1
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d02d      	beq.n	800771e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f000 fedf 	bl	8008486 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80076c8:	e029      	b.n	800771e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80076ca:	69fb      	ldr	r3, [r7, #28]
 80076cc:	099b      	lsrs	r3, r3, #6
 80076ce:	f003 0301 	and.w	r3, r3, #1
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d00f      	beq.n	80076f6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	0a9b      	lsrs	r3, r3, #10
 80076da:	f003 0301 	and.w	r3, r3, #1
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d009      	beq.n	80076f6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	089b      	lsrs	r3, r3, #2
 80076e6:	f003 0301 	and.w	r3, r3, #1
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d103      	bne.n	80076f6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80076ee:	6878      	ldr	r0, [r7, #4]
 80076f0:	f000 feea 	bl	80084c8 <I2C_SlaveReceive_RXNE>
 80076f4:	e014      	b.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80076f6:	69fb      	ldr	r3, [r7, #28]
 80076f8:	089b      	lsrs	r3, r3, #2
 80076fa:	f003 0301 	and.w	r3, r3, #1
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00e      	beq.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
 8007702:	697b      	ldr	r3, [r7, #20]
 8007704:	0a5b      	lsrs	r3, r3, #9
 8007706:	f003 0301 	and.w	r3, r3, #1
 800770a:	2b00      	cmp	r3, #0
 800770c:	d008      	beq.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 ff18 	bl	8008544 <I2C_SlaveReceive_BTF>
 8007714:	e004      	b.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8007716:	bf00      	nop
 8007718:	e002      	b.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800771a:	bf00      	nop
 800771c:	e000      	b.n	8007720 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800771e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007720:	3720      	adds	r7, #32
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b08a      	sub	sp, #40	; 0x28
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	695b      	ldr	r3, [r3, #20]
 8007734:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	685b      	ldr	r3, [r3, #4]
 800773c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800773e:	2300      	movs	r3, #0
 8007740:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007748:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	0a1b      	lsrs	r3, r3, #8
 800774e:	f003 0301 	and.w	r3, r3, #1
 8007752:	2b00      	cmp	r3, #0
 8007754:	d00e      	beq.n	8007774 <HAL_I2C_ER_IRQHandler+0x4e>
 8007756:	69fb      	ldr	r3, [r7, #28]
 8007758:	0a1b      	lsrs	r3, r3, #8
 800775a:	f003 0301 	and.w	r3, r3, #1
 800775e:	2b00      	cmp	r3, #0
 8007760:	d008      	beq.n	8007774 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8007762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007764:	f043 0301 	orr.w	r3, r3, #1
 8007768:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007772:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007774:	6a3b      	ldr	r3, [r7, #32]
 8007776:	0a5b      	lsrs	r3, r3, #9
 8007778:	f003 0301 	and.w	r3, r3, #1
 800777c:	2b00      	cmp	r3, #0
 800777e:	d00e      	beq.n	800779e <HAL_I2C_ER_IRQHandler+0x78>
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	0a1b      	lsrs	r3, r3, #8
 8007784:	f003 0301 	and.w	r3, r3, #1
 8007788:	2b00      	cmp	r3, #0
 800778a:	d008      	beq.n	800779e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800778c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778e:	f043 0302 	orr.w	r3, r3, #2
 8007792:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f46f 7200 	mvn.w	r2, #512	; 0x200
 800779c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800779e:	6a3b      	ldr	r3, [r7, #32]
 80077a0:	0a9b      	lsrs	r3, r3, #10
 80077a2:	f003 0301 	and.w	r3, r3, #1
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d03f      	beq.n	800782a <HAL_I2C_ER_IRQHandler+0x104>
 80077aa:	69fb      	ldr	r3, [r7, #28]
 80077ac:	0a1b      	lsrs	r3, r3, #8
 80077ae:	f003 0301 	and.w	r3, r3, #1
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d039      	beq.n	800782a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80077b6:	7efb      	ldrb	r3, [r7, #27]
 80077b8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077be:	b29b      	uxth	r3, r3
 80077c0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077c8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ce:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80077d0:	7ebb      	ldrb	r3, [r7, #26]
 80077d2:	2b20      	cmp	r3, #32
 80077d4:	d112      	bne.n	80077fc <HAL_I2C_ER_IRQHandler+0xd6>
 80077d6:	697b      	ldr	r3, [r7, #20]
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d10f      	bne.n	80077fc <HAL_I2C_ER_IRQHandler+0xd6>
 80077dc:	7cfb      	ldrb	r3, [r7, #19]
 80077de:	2b21      	cmp	r3, #33	; 0x21
 80077e0:	d008      	beq.n	80077f4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80077e2:	7cfb      	ldrb	r3, [r7, #19]
 80077e4:	2b29      	cmp	r3, #41	; 0x29
 80077e6:	d005      	beq.n	80077f4 <HAL_I2C_ER_IRQHandler+0xce>
 80077e8:	7cfb      	ldrb	r3, [r7, #19]
 80077ea:	2b28      	cmp	r3, #40	; 0x28
 80077ec:	d106      	bne.n	80077fc <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	2b21      	cmp	r3, #33	; 0x21
 80077f2:	d103      	bne.n	80077fc <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f001 f841 	bl	800887c <I2C_Slave_AF>
 80077fa:	e016      	b.n	800782a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007804:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8007806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007808:	f043 0304 	orr.w	r3, r3, #4
 800780c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800780e:	7efb      	ldrb	r3, [r7, #27]
 8007810:	2b10      	cmp	r3, #16
 8007812:	d002      	beq.n	800781a <HAL_I2C_ER_IRQHandler+0xf4>
 8007814:	7efb      	ldrb	r3, [r7, #27]
 8007816:	2b40      	cmp	r3, #64	; 0x40
 8007818:	d107      	bne.n	800782a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	681a      	ldr	r2, [r3, #0]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007828:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800782a:	6a3b      	ldr	r3, [r7, #32]
 800782c:	0adb      	lsrs	r3, r3, #11
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00e      	beq.n	8007854 <HAL_I2C_ER_IRQHandler+0x12e>
 8007836:	69fb      	ldr	r3, [r7, #28]
 8007838:	0a1b      	lsrs	r3, r3, #8
 800783a:	f003 0301 	and.w	r3, r3, #1
 800783e:	2b00      	cmp	r3, #0
 8007840:	d008      	beq.n	8007854 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8007842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007844:	f043 0308 	orr.w	r3, r3, #8
 8007848:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8007852:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8007854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007856:	2b00      	cmp	r3, #0
 8007858:	d008      	beq.n	800786c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800785e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007860:	431a      	orrs	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	f001 f878 	bl	800895c <I2C_ITError>
  }
}
 800786c:	bf00      	nop
 800786e:	3728      	adds	r7, #40	; 0x28
 8007870:	46bd      	mov	sp, r7
 8007872:	bd80      	pop	{r7, pc}

08007874 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007874:	b480      	push	{r7}
 8007876:	b083      	sub	sp, #12
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800787c:	bf00      	nop
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr

08007888 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007890:	bf00      	nop
 8007892:	370c      	adds	r7, #12
 8007894:	46bd      	mov	sp, r7
 8007896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789a:	4770      	bx	lr

0800789c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800789c:	b480      	push	{r7}
 800789e:	b083      	sub	sp, #12
 80078a0:	af00      	add	r7, sp, #0
 80078a2:	6078      	str	r0, [r7, #4]
 80078a4:	460b      	mov	r3, r1
 80078a6:	70fb      	strb	r3, [r7, #3]
 80078a8:	4613      	mov	r3, r2
 80078aa:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b084      	sub	sp, #16
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007916:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800791e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007924:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800792a:	2b00      	cmp	r3, #0
 800792c:	d150      	bne.n	80079d0 <I2C_MasterTransmit_TXE+0xc8>
 800792e:	7bfb      	ldrb	r3, [r7, #15]
 8007930:	2b21      	cmp	r3, #33	; 0x21
 8007932:	d14d      	bne.n	80079d0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	2b08      	cmp	r3, #8
 8007938:	d01d      	beq.n	8007976 <I2C_MasterTransmit_TXE+0x6e>
 800793a:	68bb      	ldr	r3, [r7, #8]
 800793c:	2b20      	cmp	r3, #32
 800793e:	d01a      	beq.n	8007976 <I2C_MasterTransmit_TXE+0x6e>
 8007940:	68bb      	ldr	r3, [r7, #8]
 8007942:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007946:	d016      	beq.n	8007976 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	685a      	ldr	r2, [r3, #4]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007956:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2211      	movs	r2, #17
 800795c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2200      	movs	r2, #0
 8007962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	2220      	movs	r2, #32
 800796a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800796e:	6878      	ldr	r0, [r7, #4]
 8007970:	f7fc fac2 	bl	8003ef8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007974:	e060      	b.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	685a      	ldr	r2, [r3, #4]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007984:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	681a      	ldr	r2, [r3, #0]
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007994:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	2200      	movs	r2, #0
 800799a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2220      	movs	r2, #32
 80079a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	2b40      	cmp	r3, #64	; 0x40
 80079ae:	d107      	bne.n	80079c0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2200      	movs	r2, #0
 80079b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f7ff ff87 	bl	80078cc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80079be:	e03b      	b.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7fc fa95 	bl	8003ef8 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80079ce:	e033      	b.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80079d0:	7bfb      	ldrb	r3, [r7, #15]
 80079d2:	2b21      	cmp	r3, #33	; 0x21
 80079d4:	d005      	beq.n	80079e2 <I2C_MasterTransmit_TXE+0xda>
 80079d6:	7bbb      	ldrb	r3, [r7, #14]
 80079d8:	2b40      	cmp	r3, #64	; 0x40
 80079da:	d12d      	bne.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80079dc:	7bfb      	ldrb	r3, [r7, #15]
 80079de:	2b22      	cmp	r3, #34	; 0x22
 80079e0:	d12a      	bne.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d108      	bne.n	80079fe <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	685a      	ldr	r2, [r3, #4]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079fa:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80079fc:	e01c      	b.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007a04:	b2db      	uxtb	r3, r3
 8007a06:	2b40      	cmp	r3, #64	; 0x40
 8007a08:	d103      	bne.n	8007a12 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 f88e 	bl	8007b2c <I2C_MemoryTransmit_TXE_BTF>
}
 8007a10:	e012      	b.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a16:	781a      	ldrb	r2, [r3, #0]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a22:	1c5a      	adds	r2, r3, #1
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	3b01      	subs	r3, #1
 8007a30:	b29a      	uxth	r2, r3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007a36:	e7ff      	b.n	8007a38 <I2C_MasterTransmit_TXE+0x130>
 8007a38:	bf00      	nop
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a4c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b21      	cmp	r3, #33	; 0x21
 8007a58:	d164      	bne.n	8007b24 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d012      	beq.n	8007a8a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a68:	781a      	ldrb	r2, [r3, #0]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a74:	1c5a      	adds	r2, r3, #1
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	3b01      	subs	r3, #1
 8007a82:	b29a      	uxth	r2, r3
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007a88:	e04c      	b.n	8007b24 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2b08      	cmp	r3, #8
 8007a8e:	d01d      	beq.n	8007acc <I2C_MasterTransmit_BTF+0x8c>
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2b20      	cmp	r3, #32
 8007a94:	d01a      	beq.n	8007acc <I2C_MasterTransmit_BTF+0x8c>
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007a9c:	d016      	beq.n	8007acc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	685a      	ldr	r2, [r3, #4]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007aac:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2211      	movs	r2, #17
 8007ab2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2220      	movs	r2, #32
 8007ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f7fc fa17 	bl	8003ef8 <HAL_I2C_MasterTxCpltCallback>
}
 8007aca:	e02b      	b.n	8007b24 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	685a      	ldr	r2, [r3, #4]
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007ada:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	681a      	ldr	r2, [r3, #0]
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aea:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2200      	movs	r2, #0
 8007af0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2220      	movs	r2, #32
 8007af6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	2b40      	cmp	r3, #64	; 0x40
 8007b04:	d107      	bne.n	8007b16 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f7ff fedc 	bl	80078cc <HAL_I2C_MemTxCpltCallback>
}
 8007b14:	e006      	b.n	8007b24 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007b1e:	6878      	ldr	r0, [r7, #4]
 8007b20:	f7fc f9ea 	bl	8003ef8 <HAL_I2C_MasterTxCpltCallback>
}
 8007b24:	bf00      	nop
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b084      	sub	sp, #16
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b3a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d11d      	bne.n	8007b80 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d10b      	bne.n	8007b64 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b50:	b2da      	uxtb	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b5c:	1c9a      	adds	r2, r3, #2
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007b62:	e073      	b.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	121b      	asrs	r3, r3, #8
 8007b6c:	b2da      	uxtb	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b78:	1c5a      	adds	r2, r3, #1
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007b7e:	e065      	b.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d10b      	bne.n	8007ba0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b8c:	b2da      	uxtb	r2, r3
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b98:	1c5a      	adds	r2, r3, #1
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007b9e:	e055      	b.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ba4:	2b02      	cmp	r3, #2
 8007ba6:	d151      	bne.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007ba8:	7bfb      	ldrb	r3, [r7, #15]
 8007baa:	2b22      	cmp	r3, #34	; 0x22
 8007bac:	d10d      	bne.n	8007bca <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	681a      	ldr	r2, [r3, #0]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bbc:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bc2:	1c5a      	adds	r2, r3, #1
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007bc8:	e040      	b.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bce:	b29b      	uxth	r3, r3
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d015      	beq.n	8007c00 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8007bd4:	7bfb      	ldrb	r3, [r7, #15]
 8007bd6:	2b21      	cmp	r3, #33	; 0x21
 8007bd8:	d112      	bne.n	8007c00 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bde:	781a      	ldrb	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bea:	1c5a      	adds	r2, r3, #1
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007bf4:	b29b      	uxth	r3, r3
 8007bf6:	3b01      	subs	r3, #1
 8007bf8:	b29a      	uxth	r2, r3
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007bfe:	e025      	b.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d120      	bne.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
 8007c0a:	7bfb      	ldrb	r3, [r7, #15]
 8007c0c:	2b21      	cmp	r3, #33	; 0x21
 8007c0e:	d11d      	bne.n	8007c4c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007c1e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681a      	ldr	r2, [r3, #0]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c2e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2220      	movs	r2, #32
 8007c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	2200      	movs	r2, #0
 8007c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f7ff fe40 	bl	80078cc <HAL_I2C_MemTxCpltCallback>
}
 8007c4c:	bf00      	nop
 8007c4e:	3710      	adds	r7, #16
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b084      	sub	sp, #16
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c62:	b2db      	uxtb	r3, r3
 8007c64:	2b22      	cmp	r3, #34	; 0x22
 8007c66:	f040 80a2 	bne.w	8007dae <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	2b03      	cmp	r3, #3
 8007c76:	d921      	bls.n	8007cbc <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	691a      	ldr	r2, [r3, #16]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c82:	b2d2      	uxtb	r2, r2
 8007c84:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c8a:	1c5a      	adds	r2, r3, #1
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	3b01      	subs	r3, #1
 8007c98:	b29a      	uxth	r2, r3
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	2b03      	cmp	r3, #3
 8007ca6:	f040 8082 	bne.w	8007dae <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	685a      	ldr	r2, [r3, #4]
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cb8:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8007cba:	e078      	b.n	8007dae <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc0:	2b02      	cmp	r3, #2
 8007cc2:	d074      	beq.n	8007dae <I2C_MasterReceive_RXNE+0x15a>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	2b01      	cmp	r3, #1
 8007cc8:	d002      	beq.n	8007cd0 <I2C_MasterReceive_RXNE+0x7c>
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d16e      	bne.n	8007dae <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f001 fb09 	bl	80092e8 <I2C_WaitOnSTOPRequestThroughIT>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d142      	bne.n	8007d62 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	681a      	ldr	r2, [r3, #0]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cea:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	685a      	ldr	r2, [r3, #4]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007cfa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	691a      	ldr	r2, [r3, #16]
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d06:	b2d2      	uxtb	r2, r2
 8007d08:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0e:	1c5a      	adds	r2, r3, #1
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d18:	b29b      	uxth	r3, r3
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	2220      	movs	r2, #32
 8007d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	2b40      	cmp	r3, #64	; 0x40
 8007d34:	d10a      	bne.n	8007d4c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2200      	movs	r2, #0
 8007d42:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7ff fdcb 	bl	80078e0 <HAL_I2C_MemRxCpltCallback>
}
 8007d4a:	e030      	b.n	8007dae <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2212      	movs	r2, #18
 8007d58:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007d5a:	6878      	ldr	r0, [r7, #4]
 8007d5c:	f7fc f8e2 	bl	8003f24 <HAL_I2C_MasterRxCpltCallback>
}
 8007d60:	e025      	b.n	8007dae <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	685a      	ldr	r2, [r3, #4]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d70:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	691a      	ldr	r2, [r3, #16]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7c:	b2d2      	uxtb	r2, r2
 8007d7e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d84:	1c5a      	adds	r2, r3, #1
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	3b01      	subs	r3, #1
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2220      	movs	r2, #32
 8007d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2200      	movs	r2, #0
 8007da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8007da8:	6878      	ldr	r0, [r7, #4]
 8007daa:	f7fc f88b 	bl	8003ec4 <HAL_I2C_ErrorCallback>
}
 8007dae:	bf00      	nop
 8007db0:	3710      	adds	r7, #16
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b084      	sub	sp, #16
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dc2:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	2b04      	cmp	r3, #4
 8007dcc:	d11b      	bne.n	8007e06 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	685a      	ldr	r2, [r3, #4]
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007ddc:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	691a      	ldr	r2, [r3, #16]
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de8:	b2d2      	uxtb	r2, r2
 8007dea:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007df0:	1c5a      	adds	r2, r3, #1
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007e04:	e0bd      	b.n	8007f82 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	2b03      	cmp	r3, #3
 8007e0e:	d129      	bne.n	8007e64 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	685a      	ldr	r2, [r3, #4]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e1e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	2b04      	cmp	r3, #4
 8007e24:	d00a      	beq.n	8007e3c <I2C_MasterReceive_BTF+0x86>
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2b02      	cmp	r3, #2
 8007e2a:	d007      	beq.n	8007e3c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e3a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	691a      	ldr	r2, [r3, #16]
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e46:	b2d2      	uxtb	r2, r2
 8007e48:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e4e:	1c5a      	adds	r2, r3, #1
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	b29a      	uxth	r2, r3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007e62:	e08e      	b.n	8007f82 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d176      	bne.n	8007f5c <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d002      	beq.n	8007e7a <I2C_MasterReceive_BTF+0xc4>
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	2b10      	cmp	r3, #16
 8007e78:	d108      	bne.n	8007e8c <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e88:	601a      	str	r2, [r3, #0]
 8007e8a:	e019      	b.n	8007ec0 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	2b04      	cmp	r3, #4
 8007e90:	d002      	beq.n	8007e98 <I2C_MasterReceive_BTF+0xe2>
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	2b02      	cmp	r3, #2
 8007e96:	d108      	bne.n	8007eaa <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ea6:	601a      	str	r2, [r3, #0]
 8007ea8:	e00a      	b.n	8007ec0 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2b10      	cmp	r3, #16
 8007eae:	d007      	beq.n	8007ec0 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	681a      	ldr	r2, [r3, #0]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ebe:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	691a      	ldr	r2, [r3, #16]
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eca:	b2d2      	uxtb	r2, r2
 8007ecc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed2:	1c5a      	adds	r2, r3, #1
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	b29a      	uxth	r2, r3
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	691a      	ldr	r2, [r3, #16]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef0:	b2d2      	uxtb	r2, r2
 8007ef2:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef8:	1c5a      	adds	r2, r3, #1
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f02:	b29b      	uxth	r3, r3
 8007f04:	3b01      	subs	r3, #1
 8007f06:	b29a      	uxth	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007f1a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	2220      	movs	r2, #32
 8007f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f2a:	b2db      	uxtb	r3, r3
 8007f2c:	2b40      	cmp	r3, #64	; 0x40
 8007f2e:	d10a      	bne.n	8007f46 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8007f3e:	6878      	ldr	r0, [r7, #4]
 8007f40:	f7ff fcce 	bl	80078e0 <HAL_I2C_MemRxCpltCallback>
}
 8007f44:	e01d      	b.n	8007f82 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2212      	movs	r2, #18
 8007f52:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8007f54:	6878      	ldr	r0, [r7, #4]
 8007f56:	f7fb ffe5 	bl	8003f24 <HAL_I2C_MasterRxCpltCallback>
}
 8007f5a:	e012      	b.n	8007f82 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	691a      	ldr	r2, [r3, #16]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f66:	b2d2      	uxtb	r2, r2
 8007f68:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f6e:	1c5a      	adds	r2, r3, #1
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f78:	b29b      	uxth	r3, r3
 8007f7a:	3b01      	subs	r3, #1
 8007f7c:	b29a      	uxth	r2, r3
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007f82:	bf00      	nop
 8007f84:	3710      	adds	r7, #16
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}

08007f8a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8007f8a:	b480      	push	{r7}
 8007f8c:	b083      	sub	sp, #12
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f98:	b2db      	uxtb	r3, r3
 8007f9a:	2b40      	cmp	r3, #64	; 0x40
 8007f9c:	d117      	bne.n	8007fce <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d109      	bne.n	8007fba <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007faa:	b2db      	uxtb	r3, r3
 8007fac:	461a      	mov	r2, r3
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007fb6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007fb8:	e067      	b.n	800808a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	f043 0301 	orr.w	r3, r3, #1
 8007fc4:	b2da      	uxtb	r2, r3
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	611a      	str	r2, [r3, #16]
}
 8007fcc:	e05d      	b.n	800808a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fd6:	d133      	bne.n	8008040 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	2b21      	cmp	r3, #33	; 0x21
 8007fe2:	d109      	bne.n	8007ff8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fe8:	b2db      	uxtb	r3, r3
 8007fea:	461a      	mov	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007ff4:	611a      	str	r2, [r3, #16]
 8007ff6:	e008      	b.n	800800a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	f043 0301 	orr.w	r3, r3, #1
 8008002:	b2da      	uxtb	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800800e:	2b00      	cmp	r3, #0
 8008010:	d004      	beq.n	800801c <I2C_Master_SB+0x92>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008018:	2b00      	cmp	r3, #0
 800801a:	d108      	bne.n	800802e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008020:	2b00      	cmp	r3, #0
 8008022:	d032      	beq.n	800808a <I2C_Master_SB+0x100>
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800802a:	2b00      	cmp	r3, #0
 800802c:	d02d      	beq.n	800808a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	685a      	ldr	r2, [r3, #4]
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800803c:	605a      	str	r2, [r3, #4]
}
 800803e:	e024      	b.n	800808a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008044:	2b00      	cmp	r3, #0
 8008046:	d10e      	bne.n	8008066 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800804c:	b29b      	uxth	r3, r3
 800804e:	11db      	asrs	r3, r3, #7
 8008050:	b2db      	uxtb	r3, r3
 8008052:	f003 0306 	and.w	r3, r3, #6
 8008056:	b2db      	uxtb	r3, r3
 8008058:	f063 030f 	orn	r3, r3, #15
 800805c:	b2da      	uxtb	r2, r3
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	611a      	str	r2, [r3, #16]
}
 8008064:	e011      	b.n	800808a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800806a:	2b01      	cmp	r3, #1
 800806c:	d10d      	bne.n	800808a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008072:	b29b      	uxth	r3, r3
 8008074:	11db      	asrs	r3, r3, #7
 8008076:	b2db      	uxtb	r3, r3
 8008078:	f003 0306 	and.w	r3, r3, #6
 800807c:	b2db      	uxtb	r3, r3
 800807e:	f063 030e 	orn	r3, r3, #14
 8008082:	b2da      	uxtb	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	611a      	str	r2, [r3, #16]
}
 800808a:	bf00      	nop
 800808c:	370c      	adds	r7, #12
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr

08008096 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8008096:	b480      	push	{r7}
 8008098:	b083      	sub	sp, #12
 800809a:	af00      	add	r7, sp, #0
 800809c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080a2:	b2da      	uxtb	r2, r3
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d004      	beq.n	80080bc <I2C_Master_ADD10+0x26>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80080b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d108      	bne.n	80080ce <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d00c      	beq.n	80080de <I2C_Master_ADD10+0x48>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d007      	beq.n	80080de <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685a      	ldr	r2, [r3, #4]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080dc:	605a      	str	r2, [r3, #4]
  }
}
 80080de:	bf00      	nop
 80080e0:	370c      	adds	r7, #12
 80080e2:	46bd      	mov	sp, r7
 80080e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e8:	4770      	bx	lr

080080ea <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80080ea:	b480      	push	{r7}
 80080ec:	b091      	sub	sp, #68	; 0x44
 80080ee:	af00      	add	r7, sp, #0
 80080f0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80080f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008100:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008106:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800810e:	b2db      	uxtb	r3, r3
 8008110:	2b22      	cmp	r3, #34	; 0x22
 8008112:	f040 8169 	bne.w	80083e8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10f      	bne.n	800813e <I2C_Master_ADDR+0x54>
 800811e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008122:	2b40      	cmp	r3, #64	; 0x40
 8008124:	d10b      	bne.n	800813e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008126:	2300      	movs	r3, #0
 8008128:	633b      	str	r3, [r7, #48]	; 0x30
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	695b      	ldr	r3, [r3, #20]
 8008130:	633b      	str	r3, [r7, #48]	; 0x30
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	699b      	ldr	r3, [r3, #24]
 8008138:	633b      	str	r3, [r7, #48]	; 0x30
 800813a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800813c:	e160      	b.n	8008400 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008142:	2b00      	cmp	r3, #0
 8008144:	d11d      	bne.n	8008182 <I2C_Master_ADDR+0x98>
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	691b      	ldr	r3, [r3, #16]
 800814a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800814e:	d118      	bne.n	8008182 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008150:	2300      	movs	r3, #0
 8008152:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	695b      	ldr	r3, [r3, #20]
 800815a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	699b      	ldr	r3, [r3, #24]
 8008162:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008164:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008174:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800817a:	1c5a      	adds	r2, r3, #1
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	651a      	str	r2, [r3, #80]	; 0x50
 8008180:	e13e      	b.n	8008400 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008186:	b29b      	uxth	r3, r3
 8008188:	2b00      	cmp	r3, #0
 800818a:	d113      	bne.n	80081b4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800818c:	2300      	movs	r3, #0
 800818e:	62bb      	str	r3, [r7, #40]	; 0x28
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	695b      	ldr	r3, [r3, #20]
 8008196:	62bb      	str	r3, [r7, #40]	; 0x28
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	699b      	ldr	r3, [r3, #24]
 800819e:	62bb      	str	r3, [r7, #40]	; 0x28
 80081a0:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681a      	ldr	r2, [r3, #0]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081b0:	601a      	str	r2, [r3, #0]
 80081b2:	e115      	b.n	80083e0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081b8:	b29b      	uxth	r3, r3
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	f040 808a 	bne.w	80082d4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80081c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80081c6:	d137      	bne.n	8008238 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	681a      	ldr	r2, [r3, #0]
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081d6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80081e2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80081e6:	d113      	bne.n	8008210 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681a      	ldr	r2, [r3, #0]
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80081f6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80081f8:	2300      	movs	r3, #0
 80081fa:	627b      	str	r3, [r7, #36]	; 0x24
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	695b      	ldr	r3, [r3, #20]
 8008202:	627b      	str	r3, [r7, #36]	; 0x24
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	699b      	ldr	r3, [r3, #24]
 800820a:	627b      	str	r3, [r7, #36]	; 0x24
 800820c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800820e:	e0e7      	b.n	80083e0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008210:	2300      	movs	r3, #0
 8008212:	623b      	str	r3, [r7, #32]
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	695b      	ldr	r3, [r3, #20]
 800821a:	623b      	str	r3, [r7, #32]
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	699b      	ldr	r3, [r3, #24]
 8008222:	623b      	str	r3, [r7, #32]
 8008224:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008234:	601a      	str	r2, [r3, #0]
 8008236:	e0d3      	b.n	80083e0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008238:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800823a:	2b08      	cmp	r3, #8
 800823c:	d02e      	beq.n	800829c <I2C_Master_ADDR+0x1b2>
 800823e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008240:	2b20      	cmp	r3, #32
 8008242:	d02b      	beq.n	800829c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8008244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008246:	2b12      	cmp	r3, #18
 8008248:	d102      	bne.n	8008250 <I2C_Master_ADDR+0x166>
 800824a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800824c:	2b01      	cmp	r3, #1
 800824e:	d125      	bne.n	800829c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8008250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008252:	2b04      	cmp	r3, #4
 8008254:	d00e      	beq.n	8008274 <I2C_Master_ADDR+0x18a>
 8008256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008258:	2b02      	cmp	r3, #2
 800825a:	d00b      	beq.n	8008274 <I2C_Master_ADDR+0x18a>
 800825c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800825e:	2b10      	cmp	r3, #16
 8008260:	d008      	beq.n	8008274 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	e007      	b.n	8008284 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	681a      	ldr	r2, [r3, #0]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008282:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008284:	2300      	movs	r3, #0
 8008286:	61fb      	str	r3, [r7, #28]
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	695b      	ldr	r3, [r3, #20]
 800828e:	61fb      	str	r3, [r7, #28]
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	699b      	ldr	r3, [r3, #24]
 8008296:	61fb      	str	r3, [r7, #28]
 8008298:	69fb      	ldr	r3, [r7, #28]
 800829a:	e0a1      	b.n	80083e0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082aa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80082ac:	2300      	movs	r3, #0
 80082ae:	61bb      	str	r3, [r7, #24]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	695b      	ldr	r3, [r3, #20]
 80082b6:	61bb      	str	r3, [r7, #24]
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	699b      	ldr	r3, [r3, #24]
 80082be:	61bb      	str	r3, [r7, #24]
 80082c0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	681a      	ldr	r2, [r3, #0]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80082d0:	601a      	str	r2, [r3, #0]
 80082d2:	e085      	b.n	80083e0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b02      	cmp	r3, #2
 80082dc:	d14d      	bne.n	800837a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80082de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082e0:	2b04      	cmp	r3, #4
 80082e2:	d016      	beq.n	8008312 <I2C_Master_ADDR+0x228>
 80082e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082e6:	2b02      	cmp	r3, #2
 80082e8:	d013      	beq.n	8008312 <I2C_Master_ADDR+0x228>
 80082ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80082ec:	2b10      	cmp	r3, #16
 80082ee:	d010      	beq.n	8008312 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	681a      	ldr	r2, [r3, #0]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082fe:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	681a      	ldr	r2, [r3, #0]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800830e:	601a      	str	r2, [r3, #0]
 8008310:	e007      	b.n	8008322 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008320:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	685b      	ldr	r3, [r3, #4]
 8008328:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800832c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008330:	d117      	bne.n	8008362 <I2C_Master_ADDR+0x278>
 8008332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008334:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008338:	d00b      	beq.n	8008352 <I2C_Master_ADDR+0x268>
 800833a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800833c:	2b01      	cmp	r3, #1
 800833e:	d008      	beq.n	8008352 <I2C_Master_ADDR+0x268>
 8008340:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008342:	2b08      	cmp	r3, #8
 8008344:	d005      	beq.n	8008352 <I2C_Master_ADDR+0x268>
 8008346:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008348:	2b10      	cmp	r3, #16
 800834a:	d002      	beq.n	8008352 <I2C_Master_ADDR+0x268>
 800834c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800834e:	2b20      	cmp	r3, #32
 8008350:	d107      	bne.n	8008362 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	685a      	ldr	r2, [r3, #4]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008360:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008362:	2300      	movs	r3, #0
 8008364:	617b      	str	r3, [r7, #20]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	695b      	ldr	r3, [r3, #20]
 800836c:	617b      	str	r3, [r7, #20]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	699b      	ldr	r3, [r3, #24]
 8008374:	617b      	str	r3, [r7, #20]
 8008376:	697b      	ldr	r3, [r7, #20]
 8008378:	e032      	b.n	80083e0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	681a      	ldr	r2, [r3, #0]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008388:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008394:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008398:	d117      	bne.n	80083ca <I2C_Master_ADDR+0x2e0>
 800839a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800839c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80083a0:	d00b      	beq.n	80083ba <I2C_Master_ADDR+0x2d0>
 80083a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d008      	beq.n	80083ba <I2C_Master_ADDR+0x2d0>
 80083a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083aa:	2b08      	cmp	r3, #8
 80083ac:	d005      	beq.n	80083ba <I2C_Master_ADDR+0x2d0>
 80083ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083b0:	2b10      	cmp	r3, #16
 80083b2:	d002      	beq.n	80083ba <I2C_Master_ADDR+0x2d0>
 80083b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083b6:	2b20      	cmp	r3, #32
 80083b8:	d107      	bne.n	80083ca <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	685a      	ldr	r2, [r3, #4]
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80083c8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083ca:	2300      	movs	r3, #0
 80083cc:	613b      	str	r3, [r7, #16]
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	695b      	ldr	r3, [r3, #20]
 80083d4:	613b      	str	r3, [r7, #16]
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	699b      	ldr	r3, [r3, #24]
 80083dc:	613b      	str	r3, [r7, #16]
 80083de:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80083e6:	e00b      	b.n	8008400 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083e8:	2300      	movs	r3, #0
 80083ea:	60fb      	str	r3, [r7, #12]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	695b      	ldr	r3, [r3, #20]
 80083f2:	60fb      	str	r3, [r7, #12]
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	60fb      	str	r3, [r7, #12]
 80083fc:	68fb      	ldr	r3, [r7, #12]
}
 80083fe:	e7ff      	b.n	8008400 <I2C_Master_ADDR+0x316>
 8008400:	bf00      	nop
 8008402:	3744      	adds	r7, #68	; 0x44
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b084      	sub	sp, #16
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800841a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008420:	b29b      	uxth	r3, r3
 8008422:	2b00      	cmp	r3, #0
 8008424:	d02b      	beq.n	800847e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800842a:	781a      	ldrb	r2, [r3, #0]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008436:	1c5a      	adds	r2, r3, #1
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008440:	b29b      	uxth	r3, r3
 8008442:	3b01      	subs	r3, #1
 8008444:	b29a      	uxth	r2, r3
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800844e:	b29b      	uxth	r3, r3
 8008450:	2b00      	cmp	r3, #0
 8008452:	d114      	bne.n	800847e <I2C_SlaveTransmit_TXE+0x72>
 8008454:	7bfb      	ldrb	r3, [r7, #15]
 8008456:	2b29      	cmp	r3, #41	; 0x29
 8008458:	d111      	bne.n	800847e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	685a      	ldr	r2, [r3, #4]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008468:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2221      	movs	r2, #33	; 0x21
 800846e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2228      	movs	r2, #40	; 0x28
 8008474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f7ff f9fb 	bl	8007874 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800847e:	bf00      	nop
 8008480:	3710      	adds	r7, #16
 8008482:	46bd      	mov	sp, r7
 8008484:	bd80      	pop	{r7, pc}

08008486 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8008486:	b480      	push	{r7}
 8008488:	b083      	sub	sp, #12
 800848a:	af00      	add	r7, sp, #0
 800848c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008492:	b29b      	uxth	r3, r3
 8008494:	2b00      	cmp	r3, #0
 8008496:	d011      	beq.n	80084bc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800849c:	781a      	ldrb	r2, [r3, #0]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a8:	1c5a      	adds	r2, r3, #1
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	3b01      	subs	r3, #1
 80084b6:	b29a      	uxth	r2, r3
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80084bc:	bf00      	nop
 80084be:	370c      	adds	r7, #12
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr

080084c8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084d6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084dc:	b29b      	uxth	r3, r3
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d02c      	beq.n	800853c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	691a      	ldr	r2, [r3, #16]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ec:	b2d2      	uxtb	r2, r2
 80084ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f4:	1c5a      	adds	r2, r3, #1
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084fe:	b29b      	uxth	r3, r3
 8008500:	3b01      	subs	r3, #1
 8008502:	b29a      	uxth	r2, r3
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800850c:	b29b      	uxth	r3, r3
 800850e:	2b00      	cmp	r3, #0
 8008510:	d114      	bne.n	800853c <I2C_SlaveReceive_RXNE+0x74>
 8008512:	7bfb      	ldrb	r3, [r7, #15]
 8008514:	2b2a      	cmp	r3, #42	; 0x2a
 8008516:	d111      	bne.n	800853c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	685a      	ldr	r2, [r3, #4]
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008526:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2222      	movs	r2, #34	; 0x22
 800852c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2228      	movs	r2, #40	; 0x28
 8008532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f7ff f9a6 	bl	8007888 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800853c:	bf00      	nop
 800853e:	3710      	adds	r7, #16
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}

08008544 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8008544:	b480      	push	{r7}
 8008546:	b083      	sub	sp, #12
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008550:	b29b      	uxth	r3, r3
 8008552:	2b00      	cmp	r3, #0
 8008554:	d012      	beq.n	800857c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	691a      	ldr	r2, [r3, #16]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008560:	b2d2      	uxtb	r2, r2
 8008562:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008568:	1c5a      	adds	r2, r3, #1
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008572:	b29b      	uxth	r3, r3
 8008574:	3b01      	subs	r3, #1
 8008576:	b29a      	uxth	r2, r3
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800857c:	bf00      	nop
 800857e:	370c      	adds	r7, #12
 8008580:	46bd      	mov	sp, r7
 8008582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008586:	4770      	bx	lr

08008588 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b084      	sub	sp, #16
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
 8008590:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008592:	2300      	movs	r3, #0
 8008594:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800859c:	b2db      	uxtb	r3, r3
 800859e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80085a2:	2b28      	cmp	r3, #40	; 0x28
 80085a4:	d127      	bne.n	80085f6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085b4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	089b      	lsrs	r3, r3, #2
 80085ba:	f003 0301 	and.w	r3, r3, #1
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d101      	bne.n	80085c6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80085c2:	2301      	movs	r3, #1
 80085c4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	09db      	lsrs	r3, r3, #7
 80085ca:	f003 0301 	and.w	r3, r3, #1
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d103      	bne.n	80085da <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	81bb      	strh	r3, [r7, #12]
 80085d8:	e002      	b.n	80085e0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	699b      	ldr	r3, [r3, #24]
 80085de:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2200      	movs	r2, #0
 80085e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80085e8:	89ba      	ldrh	r2, [r7, #12]
 80085ea:	7bfb      	ldrb	r3, [r7, #15]
 80085ec:	4619      	mov	r1, r3
 80085ee:	6878      	ldr	r0, [r7, #4]
 80085f0:	f7ff f954 	bl	800789c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80085f4:	e00e      	b.n	8008614 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80085f6:	2300      	movs	r3, #0
 80085f8:	60bb      	str	r3, [r7, #8]
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	695b      	ldr	r3, [r3, #20]
 8008600:	60bb      	str	r3, [r7, #8]
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	60bb      	str	r3, [r7, #8]
 800860a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	2200      	movs	r2, #0
 8008610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008614:	bf00      	nop
 8008616:	3710      	adds	r7, #16
 8008618:	46bd      	mov	sp, r7
 800861a:	bd80      	pop	{r7, pc}

0800861c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b084      	sub	sp, #16
 8008620:	af00      	add	r7, sp, #0
 8008622:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800862a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	685a      	ldr	r2, [r3, #4]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800863a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800863c:	2300      	movs	r3, #0
 800863e:	60bb      	str	r3, [r7, #8]
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	695b      	ldr	r3, [r3, #20]
 8008646:	60bb      	str	r3, [r7, #8]
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f042 0201 	orr.w	r2, r2, #1
 8008656:	601a      	str	r2, [r3, #0]
 8008658:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008668:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008674:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008678:	d172      	bne.n	8008760 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800867a:	7bfb      	ldrb	r3, [r7, #15]
 800867c:	2b22      	cmp	r3, #34	; 0x22
 800867e:	d002      	beq.n	8008686 <I2C_Slave_STOPF+0x6a>
 8008680:	7bfb      	ldrb	r3, [r7, #15]
 8008682:	2b2a      	cmp	r3, #42	; 0x2a
 8008684:	d135      	bne.n	80086f2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	685b      	ldr	r3, [r3, #4]
 800868e:	b29a      	uxth	r2, r3
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008698:	b29b      	uxth	r3, r3
 800869a:	2b00      	cmp	r3, #0
 800869c:	d005      	beq.n	80086aa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086a2:	f043 0204 	orr.w	r2, r3, #4
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	685a      	ldr	r2, [r3, #4]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80086b8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086be:	4618      	mov	r0, r3
 80086c0:	f7fd fec4 	bl	800644c <HAL_DMA_GetState>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b01      	cmp	r3, #1
 80086c8:	d049      	beq.n	800875e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086ce:	4a69      	ldr	r2, [pc, #420]	; (8008874 <I2C_Slave_STOPF+0x258>)
 80086d0:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d6:	4618      	mov	r0, r3
 80086d8:	f7fd fcb8 	bl	800604c <HAL_DMA_Abort_IT>
 80086dc:	4603      	mov	r3, r0
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d03d      	beq.n	800875e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086e8:	687a      	ldr	r2, [r7, #4]
 80086ea:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80086ec:	4610      	mov	r0, r2
 80086ee:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80086f0:	e035      	b.n	800875e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	b29a      	uxth	r2, r3
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008704:	b29b      	uxth	r3, r3
 8008706:	2b00      	cmp	r3, #0
 8008708:	d005      	beq.n	8008716 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800870e:	f043 0204 	orr.w	r2, r3, #4
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	685a      	ldr	r2, [r3, #4]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008724:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800872a:	4618      	mov	r0, r3
 800872c:	f7fd fe8e 	bl	800644c <HAL_DMA_GetState>
 8008730:	4603      	mov	r3, r0
 8008732:	2b01      	cmp	r3, #1
 8008734:	d014      	beq.n	8008760 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800873a:	4a4e      	ldr	r2, [pc, #312]	; (8008874 <I2C_Slave_STOPF+0x258>)
 800873c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008742:	4618      	mov	r0, r3
 8008744:	f7fd fc82 	bl	800604c <HAL_DMA_Abort_IT>
 8008748:	4603      	mov	r3, r0
 800874a:	2b00      	cmp	r3, #0
 800874c:	d008      	beq.n	8008760 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008754:	687a      	ldr	r2, [r7, #4]
 8008756:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008758:	4610      	mov	r0, r2
 800875a:	4798      	blx	r3
 800875c:	e000      	b.n	8008760 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800875e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008764:	b29b      	uxth	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	d03e      	beq.n	80087e8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	695b      	ldr	r3, [r3, #20]
 8008770:	f003 0304 	and.w	r3, r3, #4
 8008774:	2b04      	cmp	r3, #4
 8008776:	d112      	bne.n	800879e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	691a      	ldr	r2, [r3, #16]
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008782:	b2d2      	uxtb	r2, r2
 8008784:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878a:	1c5a      	adds	r2, r3, #1
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008794:	b29b      	uxth	r3, r3
 8008796:	3b01      	subs	r3, #1
 8008798:	b29a      	uxth	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	695b      	ldr	r3, [r3, #20]
 80087a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087a8:	2b40      	cmp	r3, #64	; 0x40
 80087aa:	d112      	bne.n	80087d2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	691a      	ldr	r2, [r3, #16]
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087b6:	b2d2      	uxtb	r2, r2
 80087b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087c8:	b29b      	uxth	r3, r3
 80087ca:	3b01      	subs	r3, #1
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d005      	beq.n	80087e8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e0:	f043 0204 	orr.w	r2, r3, #4
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d003      	beq.n	80087f8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 f8b3 	bl	800895c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80087f6:	e039      	b.n	800886c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80087f8:	7bfb      	ldrb	r3, [r7, #15]
 80087fa:	2b2a      	cmp	r3, #42	; 0x2a
 80087fc:	d109      	bne.n	8008812 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2228      	movs	r2, #40	; 0x28
 8008808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800880c:	6878      	ldr	r0, [r7, #4]
 800880e:	f7ff f83b 	bl	8007888 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008818:	b2db      	uxtb	r3, r3
 800881a:	2b28      	cmp	r3, #40	; 0x28
 800881c:	d111      	bne.n	8008842 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	4a15      	ldr	r2, [pc, #84]	; (8008878 <I2C_Slave_STOPF+0x25c>)
 8008822:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2200      	movs	r2, #0
 8008828:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	2220      	movs	r2, #32
 800882e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2200      	movs	r2, #0
 8008836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800883a:	6878      	ldr	r0, [r7, #4]
 800883c:	f7ff f83c 	bl	80078b8 <HAL_I2C_ListenCpltCallback>
}
 8008840:	e014      	b.n	800886c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008846:	2b22      	cmp	r3, #34	; 0x22
 8008848:	d002      	beq.n	8008850 <I2C_Slave_STOPF+0x234>
 800884a:	7bfb      	ldrb	r3, [r7, #15]
 800884c:	2b22      	cmp	r3, #34	; 0x22
 800884e:	d10d      	bne.n	800886c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2220      	movs	r2, #32
 800885a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2200      	movs	r2, #0
 8008862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008866:	6878      	ldr	r0, [r7, #4]
 8008868:	f7ff f80e 	bl	8007888 <HAL_I2C_SlaveRxCpltCallback>
}
 800886c:	bf00      	nop
 800886e:	3710      	adds	r7, #16
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}
 8008874:	08008ee9 	.word	0x08008ee9
 8008878:	ffff0000 	.word	0xffff0000

0800887c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b084      	sub	sp, #16
 8008880:	af00      	add	r7, sp, #0
 8008882:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800888a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008890:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8008892:	68bb      	ldr	r3, [r7, #8]
 8008894:	2b08      	cmp	r3, #8
 8008896:	d002      	beq.n	800889e <I2C_Slave_AF+0x22>
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	2b20      	cmp	r3, #32
 800889c:	d129      	bne.n	80088f2 <I2C_Slave_AF+0x76>
 800889e:	7bfb      	ldrb	r3, [r7, #15]
 80088a0:	2b28      	cmp	r3, #40	; 0x28
 80088a2:	d126      	bne.n	80088f2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	4a2c      	ldr	r2, [pc, #176]	; (8008958 <I2C_Slave_AF+0xdc>)
 80088a8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	685a      	ldr	r2, [r3, #4]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80088b8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80088c2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	681a      	ldr	r2, [r3, #0]
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088d2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2200      	movs	r2, #0
 80088d8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2220      	movs	r2, #32
 80088de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2200      	movs	r2, #0
 80088e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80088ea:	6878      	ldr	r0, [r7, #4]
 80088ec:	f7fe ffe4 	bl	80078b8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80088f0:	e02e      	b.n	8008950 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80088f2:	7bfb      	ldrb	r3, [r7, #15]
 80088f4:	2b21      	cmp	r3, #33	; 0x21
 80088f6:	d126      	bne.n	8008946 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	4a17      	ldr	r2, [pc, #92]	; (8008958 <I2C_Slave_AF+0xdc>)
 80088fc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2221      	movs	r2, #33	; 0x21
 8008902:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	2220      	movs	r2, #32
 8008908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	685a      	ldr	r2, [r3, #4]
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008922:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800892c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800893c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f7fe ff98 	bl	8007874 <HAL_I2C_SlaveTxCpltCallback>
}
 8008944:	e004      	b.n	8008950 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800894e:	615a      	str	r2, [r3, #20]
}
 8008950:	bf00      	nop
 8008952:	3710      	adds	r7, #16
 8008954:	46bd      	mov	sp, r7
 8008956:	bd80      	pop	{r7, pc}
 8008958:	ffff0000 	.word	0xffff0000

0800895c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800895c:	b580      	push	{r7, lr}
 800895e:	b084      	sub	sp, #16
 8008960:	af00      	add	r7, sp, #0
 8008962:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800896a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008972:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008974:	7bbb      	ldrb	r3, [r7, #14]
 8008976:	2b10      	cmp	r3, #16
 8008978:	d002      	beq.n	8008980 <I2C_ITError+0x24>
 800897a:	7bbb      	ldrb	r3, [r7, #14]
 800897c:	2b40      	cmp	r3, #64	; 0x40
 800897e:	d10a      	bne.n	8008996 <I2C_ITError+0x3a>
 8008980:	7bfb      	ldrb	r3, [r7, #15]
 8008982:	2b22      	cmp	r3, #34	; 0x22
 8008984:	d107      	bne.n	8008996 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	681a      	ldr	r2, [r3, #0]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008994:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008996:	7bfb      	ldrb	r3, [r7, #15]
 8008998:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800899c:	2b28      	cmp	r3, #40	; 0x28
 800899e:	d107      	bne.n	80089b0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2200      	movs	r2, #0
 80089a4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	2228      	movs	r2, #40	; 0x28
 80089aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80089ae:	e015      	b.n	80089dc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089be:	d00a      	beq.n	80089d6 <I2C_ITError+0x7a>
 80089c0:	7bfb      	ldrb	r3, [r7, #15]
 80089c2:	2b60      	cmp	r3, #96	; 0x60
 80089c4:	d007      	beq.n	80089d6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	2220      	movs	r2, #32
 80089ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80089e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089ea:	d162      	bne.n	8008ab2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	685a      	ldr	r2, [r3, #4]
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80089fa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008a04:	b2db      	uxtb	r3, r3
 8008a06:	2b01      	cmp	r3, #1
 8008a08:	d020      	beq.n	8008a4c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a0e:	4a6a      	ldr	r2, [pc, #424]	; (8008bb8 <I2C_ITError+0x25c>)
 8008a10:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a16:	4618      	mov	r0, r3
 8008a18:	f7fd fb18 	bl	800604c <HAL_DMA_Abort_IT>
 8008a1c:	4603      	mov	r3, r0
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	f000 8089 	beq.w	8008b36 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	f022 0201 	bic.w	r2, r2, #1
 8008a32:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2220      	movs	r2, #32
 8008a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008a42:	687a      	ldr	r2, [r7, #4]
 8008a44:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008a46:	4610      	mov	r0, r2
 8008a48:	4798      	blx	r3
 8008a4a:	e074      	b.n	8008b36 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a50:	4a59      	ldr	r2, [pc, #356]	; (8008bb8 <I2C_ITError+0x25c>)
 8008a52:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a58:	4618      	mov	r0, r3
 8008a5a:	f7fd faf7 	bl	800604c <HAL_DMA_Abort_IT>
 8008a5e:	4603      	mov	r3, r0
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d068      	beq.n	8008b36 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	695b      	ldr	r3, [r3, #20]
 8008a6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a6e:	2b40      	cmp	r3, #64	; 0x40
 8008a70:	d10b      	bne.n	8008a8a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	691a      	ldr	r2, [r3, #16]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7c:	b2d2      	uxtb	r2, r2
 8008a7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a84:	1c5a      	adds	r2, r3, #1
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	681a      	ldr	r2, [r3, #0]
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f022 0201 	bic.w	r2, r2, #1
 8008a98:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2220      	movs	r2, #32
 8008a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008aa8:	687a      	ldr	r2, [r7, #4]
 8008aaa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008aac:	4610      	mov	r0, r2
 8008aae:	4798      	blx	r3
 8008ab0:	e041      	b.n	8008b36 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ab8:	b2db      	uxtb	r3, r3
 8008aba:	2b60      	cmp	r3, #96	; 0x60
 8008abc:	d125      	bne.n	8008b0a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	2220      	movs	r2, #32
 8008ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	695b      	ldr	r3, [r3, #20]
 8008ad2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ad6:	2b40      	cmp	r3, #64	; 0x40
 8008ad8:	d10b      	bne.n	8008af2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	691a      	ldr	r2, [r3, #16]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae4:	b2d2      	uxtb	r2, r2
 8008ae6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008aec:	1c5a      	adds	r2, r3, #1
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f022 0201 	bic.w	r2, r2, #1
 8008b00:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008b02:	6878      	ldr	r0, [r7, #4]
 8008b04:	f7fe fef6 	bl	80078f4 <HAL_I2C_AbortCpltCallback>
 8008b08:	e015      	b.n	8008b36 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	695b      	ldr	r3, [r3, #20]
 8008b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b14:	2b40      	cmp	r3, #64	; 0x40
 8008b16:	d10b      	bne.n	8008b30 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	691a      	ldr	r2, [r3, #16]
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b22:	b2d2      	uxtb	r2, r2
 8008b24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b2a:	1c5a      	adds	r2, r3, #1
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f7fb f9c7 	bl	8003ec4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b3a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008b3c:	68bb      	ldr	r3, [r7, #8]
 8008b3e:	f003 0301 	and.w	r3, r3, #1
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	d10e      	bne.n	8008b64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008b46:	68bb      	ldr	r3, [r7, #8]
 8008b48:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d109      	bne.n	8008b64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d104      	bne.n	8008b64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008b5a:	68bb      	ldr	r3, [r7, #8]
 8008b5c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d007      	beq.n	8008b74 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	685a      	ldr	r2, [r3, #4]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008b72:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b7a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b80:	f003 0304 	and.w	r3, r3, #4
 8008b84:	2b04      	cmp	r3, #4
 8008b86:	d113      	bne.n	8008bb0 <I2C_ITError+0x254>
 8008b88:	7bfb      	ldrb	r3, [r7, #15]
 8008b8a:	2b28      	cmp	r3, #40	; 0x28
 8008b8c:	d110      	bne.n	8008bb0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	4a0a      	ldr	r2, [pc, #40]	; (8008bbc <I2C_ITError+0x260>)
 8008b92:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	2220      	movs	r2, #32
 8008b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008baa:	6878      	ldr	r0, [r7, #4]
 8008bac:	f7fe fe84 	bl	80078b8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008bb0:	bf00      	nop
 8008bb2:	3710      	adds	r7, #16
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	08008ee9 	.word	0x08008ee9
 8008bbc:	ffff0000 	.word	0xffff0000

08008bc0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b088      	sub	sp, #32
 8008bc4:	af02      	add	r7, sp, #8
 8008bc6:	60f8      	str	r0, [r7, #12]
 8008bc8:	607a      	str	r2, [r7, #4]
 8008bca:	603b      	str	r3, [r7, #0]
 8008bcc:	460b      	mov	r3, r1
 8008bce:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bd4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8008bd6:	697b      	ldr	r3, [r7, #20]
 8008bd8:	2b08      	cmp	r3, #8
 8008bda:	d006      	beq.n	8008bea <I2C_MasterRequestWrite+0x2a>
 8008bdc:	697b      	ldr	r3, [r7, #20]
 8008bde:	2b01      	cmp	r3, #1
 8008be0:	d003      	beq.n	8008bea <I2C_MasterRequestWrite+0x2a>
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008be8:	d108      	bne.n	8008bfc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008bf8:	601a      	str	r2, [r3, #0]
 8008bfa:	e00b      	b.n	8008c14 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008c00:	2b12      	cmp	r3, #18
 8008c02:	d107      	bne.n	8008c14 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008c12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	9300      	str	r3, [sp, #0]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008c20:	68f8      	ldr	r0, [r7, #12]
 8008c22:	f000 fa09 	bl	8009038 <I2C_WaitOnFlagUntilTimeout>
 8008c26:	4603      	mov	r3, r0
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d00d      	beq.n	8008c48 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c3a:	d103      	bne.n	8008c44 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008c42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008c44:	2303      	movs	r3, #3
 8008c46:	e035      	b.n	8008cb4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	691b      	ldr	r3, [r3, #16]
 8008c4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008c50:	d108      	bne.n	8008c64 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008c52:	897b      	ldrh	r3, [r7, #10]
 8008c54:	b2db      	uxtb	r3, r3
 8008c56:	461a      	mov	r2, r3
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008c60:	611a      	str	r2, [r3, #16]
 8008c62:	e01b      	b.n	8008c9c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8008c64:	897b      	ldrh	r3, [r7, #10]
 8008c66:	11db      	asrs	r3, r3, #7
 8008c68:	b2db      	uxtb	r3, r3
 8008c6a:	f003 0306 	and.w	r3, r3, #6
 8008c6e:	b2db      	uxtb	r3, r3
 8008c70:	f063 030f 	orn	r3, r3, #15
 8008c74:	b2da      	uxtb	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	490e      	ldr	r1, [pc, #56]	; (8008cbc <I2C_MasterRequestWrite+0xfc>)
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f000 fa2f 	bl	80090e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008c88:	4603      	mov	r3, r0
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d001      	beq.n	8008c92 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008c8e:	2301      	movs	r3, #1
 8008c90:	e010      	b.n	8008cb4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008c92:	897b      	ldrh	r3, [r7, #10]
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	4907      	ldr	r1, [pc, #28]	; (8008cc0 <I2C_MasterRequestWrite+0x100>)
 8008ca2:	68f8      	ldr	r0, [r7, #12]
 8008ca4:	f000 fa1f 	bl	80090e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d001      	beq.n	8008cb2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e000      	b.n	8008cb4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008cb2:	2300      	movs	r3, #0
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3718      	adds	r7, #24
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}
 8008cbc:	00010008 	.word	0x00010008
 8008cc0:	00010002 	.word	0x00010002

08008cc4 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b086      	sub	sp, #24
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cd0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cd8:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ce0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008ce8:	697b      	ldr	r3, [r7, #20]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685a      	ldr	r2, [r3, #4]
 8008cee:	697b      	ldr	r3, [r7, #20]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008cf6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008cf8:	697b      	ldr	r3, [r7, #20]
 8008cfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d003      	beq.n	8008d08 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008d00:	697b      	ldr	r3, [r7, #20]
 8008d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d04:	2200      	movs	r2, #0
 8008d06:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008d08:	697b      	ldr	r3, [r7, #20]
 8008d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d003      	beq.n	8008d18 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d14:	2200      	movs	r2, #0
 8008d16:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8008d18:	7cfb      	ldrb	r3, [r7, #19]
 8008d1a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8008d1e:	2b21      	cmp	r3, #33	; 0x21
 8008d20:	d007      	beq.n	8008d32 <I2C_DMAXferCplt+0x6e>
 8008d22:	7cfb      	ldrb	r3, [r7, #19]
 8008d24:	f003 0322 	and.w	r3, r3, #34	; 0x22
 8008d28:	2b22      	cmp	r3, #34	; 0x22
 8008d2a:	d131      	bne.n	8008d90 <I2C_DMAXferCplt+0xcc>
 8008d2c:	7cbb      	ldrb	r3, [r7, #18]
 8008d2e:	2b20      	cmp	r3, #32
 8008d30:	d12e      	bne.n	8008d90 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008d32:	697b      	ldr	r3, [r7, #20]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	685a      	ldr	r2, [r3, #4]
 8008d38:	697b      	ldr	r3, [r7, #20]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d40:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8008d42:	697b      	ldr	r3, [r7, #20]
 8008d44:	2200      	movs	r2, #0
 8008d46:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8008d48:	7cfb      	ldrb	r3, [r7, #19]
 8008d4a:	2b29      	cmp	r3, #41	; 0x29
 8008d4c:	d10a      	bne.n	8008d64 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008d4e:	697b      	ldr	r3, [r7, #20]
 8008d50:	2221      	movs	r2, #33	; 0x21
 8008d52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	2228      	movs	r2, #40	; 0x28
 8008d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008d5c:	6978      	ldr	r0, [r7, #20]
 8008d5e:	f7fe fd89 	bl	8007874 <HAL_I2C_SlaveTxCpltCallback>
 8008d62:	e00c      	b.n	8008d7e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008d64:	7cfb      	ldrb	r3, [r7, #19]
 8008d66:	2b2a      	cmp	r3, #42	; 0x2a
 8008d68:	d109      	bne.n	8008d7e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8008d6a:	697b      	ldr	r3, [r7, #20]
 8008d6c:	2222      	movs	r2, #34	; 0x22
 8008d6e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	2228      	movs	r2, #40	; 0x28
 8008d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008d78:	6978      	ldr	r0, [r7, #20]
 8008d7a:	f7fe fd85 	bl	8007888 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8008d8c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8008d8e:	e06a      	b.n	8008e66 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8008d90:	697b      	ldr	r3, [r7, #20]
 8008d92:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d064      	beq.n	8008e66 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d107      	bne.n	8008db6 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	697b      	ldr	r3, [r7, #20]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008db4:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	685a      	ldr	r2, [r3, #4]
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8008dc4:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008dcc:	d009      	beq.n	8008de2 <I2C_DMAXferCplt+0x11e>
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	2b08      	cmp	r3, #8
 8008dd2:	d006      	beq.n	8008de2 <I2C_DMAXferCplt+0x11e>
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008dda:	d002      	beq.n	8008de2 <I2C_DMAXferCplt+0x11e>
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2b20      	cmp	r3, #32
 8008de0:	d107      	bne.n	8008df2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008de2:	697b      	ldr	r3, [r7, #20]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	681a      	ldr	r2, [r3, #0]
 8008de8:	697b      	ldr	r3, [r7, #20]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008df0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008df2:	697b      	ldr	r3, [r7, #20]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	685a      	ldr	r2, [r3, #4]
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8008e00:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008e02:	697b      	ldr	r3, [r7, #20]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	685a      	ldr	r2, [r3, #4]
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e10:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 8008e12:	697b      	ldr	r3, [r7, #20]
 8008e14:	2200      	movs	r2, #0
 8008e16:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008e18:	697b      	ldr	r3, [r7, #20]
 8008e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d003      	beq.n	8008e28 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8008e20:	6978      	ldr	r0, [r7, #20]
 8008e22:	f7fb f84f 	bl	8003ec4 <HAL_I2C_ErrorCallback>
}
 8008e26:	e01e      	b.n	8008e66 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 8008e28:	697b      	ldr	r3, [r7, #20]
 8008e2a:	2220      	movs	r2, #32
 8008e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008e30:	697b      	ldr	r3, [r7, #20]
 8008e32:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e36:	b2db      	uxtb	r3, r3
 8008e38:	2b40      	cmp	r3, #64	; 0x40
 8008e3a:	d10a      	bne.n	8008e52 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e3c:	697b      	ldr	r3, [r7, #20]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	2200      	movs	r2, #0
 8008e48:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8008e4a:	6978      	ldr	r0, [r7, #20]
 8008e4c:	f7fe fd48 	bl	80078e0 <HAL_I2C_MemRxCpltCallback>
}
 8008e50:	e009      	b.n	8008e66 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e52:	697b      	ldr	r3, [r7, #20]
 8008e54:	2200      	movs	r2, #0
 8008e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	2212      	movs	r2, #18
 8008e5e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8008e60:	6978      	ldr	r0, [r7, #20]
 8008e62:	f7fb f85f 	bl	8003f24 <HAL_I2C_MasterRxCpltCallback>
}
 8008e66:	bf00      	nop
 8008e68:	3718      	adds	r7, #24
 8008e6a:	46bd      	mov	sp, r7
 8008e6c:	bd80      	pop	{r7, pc}

08008e6e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e6e:	b580      	push	{r7, lr}
 8008e70:	b084      	sub	sp, #16
 8008e72:	af00      	add	r7, sp, #0
 8008e74:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e7a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d003      	beq.n	8008e8c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e88:	2200      	movs	r2, #0
 8008e8a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d003      	beq.n	8008e9c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e98:	2200      	movs	r2, #0
 8008e9a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8008e9c:	6878      	ldr	r0, [r7, #4]
 8008e9e:	f7fd fae3 	bl	8006468 <HAL_DMA_GetError>
 8008ea2:	4603      	mov	r3, r0
 8008ea4:	2b02      	cmp	r3, #2
 8008ea6:	d01b      	beq.n	8008ee0 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681a      	ldr	r2, [r3, #0]
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008eb6:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2220      	movs	r2, #32
 8008ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ed2:	f043 0210 	orr.w	r2, r3, #16
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008eda:	68f8      	ldr	r0, [r7, #12]
 8008edc:	f7fa fff2 	bl	8003ec4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008ee0:	bf00      	nop
 8008ee2:	3710      	adds	r7, #16
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	bd80      	pop	{r7, pc}

08008ee8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b086      	sub	sp, #24
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ef8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f00:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008f02:	4b4b      	ldr	r3, [pc, #300]	; (8009030 <I2C_DMAAbort+0x148>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	08db      	lsrs	r3, r3, #3
 8008f08:	4a4a      	ldr	r2, [pc, #296]	; (8009034 <I2C_DMAAbort+0x14c>)
 8008f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f0e:	0a1a      	lsrs	r2, r3, #8
 8008f10:	4613      	mov	r3, r2
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	4413      	add	r3, r2
 8008f16:	00da      	lsls	r2, r3, #3
 8008f18:	1ad3      	subs	r3, r2, r3
 8008f1a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d106      	bne.n	8008f30 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008f22:	697b      	ldr	r3, [r7, #20]
 8008f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f26:	f043 0220 	orr.w	r2, r3, #32
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008f2e:	e00a      	b.n	8008f46 <I2C_DMAAbort+0x5e>
    }
    count--;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	3b01      	subs	r3, #1
 8008f34:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008f36:	697b      	ldr	r3, [r7, #20]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008f40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f44:	d0ea      	beq.n	8008f1c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d003      	beq.n	8008f56 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f52:	2200      	movs	r2, #0
 8008f54:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008f56:	697b      	ldr	r3, [r7, #20]
 8008f58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d003      	beq.n	8008f66 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f62:	2200      	movs	r2, #0
 8008f64:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f74:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d003      	beq.n	8008f8c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008f84:	697b      	ldr	r3, [r7, #20]
 8008f86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f88:	2200      	movs	r2, #0
 8008f8a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d003      	beq.n	8008f9c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f98:	2200      	movs	r2, #0
 8008f9a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	697b      	ldr	r3, [r7, #20]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f022 0201 	bic.w	r2, r2, #1
 8008faa:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008fac:	697b      	ldr	r3, [r7, #20]
 8008fae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	2b60      	cmp	r3, #96	; 0x60
 8008fb6:	d10e      	bne.n	8008fd6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	2220      	movs	r2, #32
 8008fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008fc8:	697b      	ldr	r3, [r7, #20]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008fce:	6978      	ldr	r0, [r7, #20]
 8008fd0:	f7fe fc90 	bl	80078f4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008fd4:	e027      	b.n	8009026 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008fd6:	7cfb      	ldrb	r3, [r7, #19]
 8008fd8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008fdc:	2b28      	cmp	r3, #40	; 0x28
 8008fde:	d117      	bne.n	8009010 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008fe0:	697b      	ldr	r3, [r7, #20]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	681a      	ldr	r2, [r3, #0]
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	f042 0201 	orr.w	r2, r2, #1
 8008fee:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	681a      	ldr	r2, [r3, #0]
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ffe:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8009000:	697b      	ldr	r3, [r7, #20]
 8009002:	2200      	movs	r2, #0
 8009004:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	2228      	movs	r2, #40	; 0x28
 800900a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800900e:	e007      	b.n	8009020 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	2220      	movs	r2, #32
 8009014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	2200      	movs	r2, #0
 800901c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8009020:	6978      	ldr	r0, [r7, #20]
 8009022:	f7fa ff4f 	bl	8003ec4 <HAL_I2C_ErrorCallback>
}
 8009026:	bf00      	nop
 8009028:	3718      	adds	r7, #24
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}
 800902e:	bf00      	nop
 8009030:	20000058 	.word	0x20000058
 8009034:	14f8b589 	.word	0x14f8b589

08009038 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009038:	b580      	push	{r7, lr}
 800903a:	b084      	sub	sp, #16
 800903c:	af00      	add	r7, sp, #0
 800903e:	60f8      	str	r0, [r7, #12]
 8009040:	60b9      	str	r1, [r7, #8]
 8009042:	603b      	str	r3, [r7, #0]
 8009044:	4613      	mov	r3, r2
 8009046:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009048:	e025      	b.n	8009096 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009050:	d021      	beq.n	8009096 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009052:	f7fc f87f 	bl	8005154 <HAL_GetTick>
 8009056:	4602      	mov	r2, r0
 8009058:	69bb      	ldr	r3, [r7, #24]
 800905a:	1ad3      	subs	r3, r2, r3
 800905c:	683a      	ldr	r2, [r7, #0]
 800905e:	429a      	cmp	r2, r3
 8009060:	d302      	bcc.n	8009068 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d116      	bne.n	8009096 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	2200      	movs	r2, #0
 800906c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	2220      	movs	r2, #32
 8009072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	2200      	movs	r2, #0
 800907a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009082:	f043 0220 	orr.w	r2, r3, #32
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2200      	movs	r2, #0
 800908e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009092:	2301      	movs	r3, #1
 8009094:	e023      	b.n	80090de <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	0c1b      	lsrs	r3, r3, #16
 800909a:	b2db      	uxtb	r3, r3
 800909c:	2b01      	cmp	r3, #1
 800909e:	d10d      	bne.n	80090bc <I2C_WaitOnFlagUntilTimeout+0x84>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	695b      	ldr	r3, [r3, #20]
 80090a6:	43da      	mvns	r2, r3
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	4013      	ands	r3, r2
 80090ac:	b29b      	uxth	r3, r3
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	bf0c      	ite	eq
 80090b2:	2301      	moveq	r3, #1
 80090b4:	2300      	movne	r3, #0
 80090b6:	b2db      	uxtb	r3, r3
 80090b8:	461a      	mov	r2, r3
 80090ba:	e00c      	b.n	80090d6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	699b      	ldr	r3, [r3, #24]
 80090c2:	43da      	mvns	r2, r3
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	4013      	ands	r3, r2
 80090c8:	b29b      	uxth	r3, r3
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	bf0c      	ite	eq
 80090ce:	2301      	moveq	r3, #1
 80090d0:	2300      	movne	r3, #0
 80090d2:	b2db      	uxtb	r3, r3
 80090d4:	461a      	mov	r2, r3
 80090d6:	79fb      	ldrb	r3, [r7, #7]
 80090d8:	429a      	cmp	r2, r3
 80090da:	d0b6      	beq.n	800904a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80090dc:	2300      	movs	r3, #0
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}

080090e6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b084      	sub	sp, #16
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	60f8      	str	r0, [r7, #12]
 80090ee:	60b9      	str	r1, [r7, #8]
 80090f0:	607a      	str	r2, [r7, #4]
 80090f2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80090f4:	e051      	b.n	800919a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	695b      	ldr	r3, [r3, #20]
 80090fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009100:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009104:	d123      	bne.n	800914e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	681a      	ldr	r2, [r3, #0]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009114:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800911e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2200      	movs	r2, #0
 8009124:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2220      	movs	r2, #32
 800912a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	2200      	movs	r2, #0
 8009132:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800913a:	f043 0204 	orr.w	r2, r3, #4
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	2200      	movs	r2, #0
 8009146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800914a:	2301      	movs	r3, #1
 800914c:	e046      	b.n	80091dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009154:	d021      	beq.n	800919a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009156:	f7fb fffd 	bl	8005154 <HAL_GetTick>
 800915a:	4602      	mov	r2, r0
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	1ad3      	subs	r3, r2, r3
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	429a      	cmp	r2, r3
 8009164:	d302      	bcc.n	800916c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d116      	bne.n	800919a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	2200      	movs	r2, #0
 8009170:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2220      	movs	r2, #32
 8009176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	2200      	movs	r2, #0
 800917e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009186:	f043 0220 	orr.w	r2, r3, #32
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	2200      	movs	r2, #0
 8009192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009196:	2301      	movs	r3, #1
 8009198:	e020      	b.n	80091dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	0c1b      	lsrs	r3, r3, #16
 800919e:	b2db      	uxtb	r3, r3
 80091a0:	2b01      	cmp	r3, #1
 80091a2:	d10c      	bne.n	80091be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	695b      	ldr	r3, [r3, #20]
 80091aa:	43da      	mvns	r2, r3
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	4013      	ands	r3, r2
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	bf14      	ite	ne
 80091b6:	2301      	movne	r3, #1
 80091b8:	2300      	moveq	r3, #0
 80091ba:	b2db      	uxtb	r3, r3
 80091bc:	e00b      	b.n	80091d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	699b      	ldr	r3, [r3, #24]
 80091c4:	43da      	mvns	r2, r3
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	4013      	ands	r3, r2
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	bf14      	ite	ne
 80091d0:	2301      	movne	r3, #1
 80091d2:	2300      	moveq	r3, #0
 80091d4:	b2db      	uxtb	r3, r3
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d18d      	bne.n	80090f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3710      	adds	r7, #16
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80091f0:	e02d      	b.n	800924e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80091f2:	68f8      	ldr	r0, [r7, #12]
 80091f4:	f000 f8aa 	bl	800934c <I2C_IsAcknowledgeFailed>
 80091f8:	4603      	mov	r3, r0
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d001      	beq.n	8009202 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	e02d      	b.n	800925e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009208:	d021      	beq.n	800924e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800920a:	f7fb ffa3 	bl	8005154 <HAL_GetTick>
 800920e:	4602      	mov	r2, r0
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	1ad3      	subs	r3, r2, r3
 8009214:	68ba      	ldr	r2, [r7, #8]
 8009216:	429a      	cmp	r2, r3
 8009218:	d302      	bcc.n	8009220 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d116      	bne.n	800924e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	2200      	movs	r2, #0
 8009224:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2220      	movs	r2, #32
 800922a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2200      	movs	r2, #0
 8009232:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800923a:	f043 0220 	orr.w	r2, r3, #32
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	2200      	movs	r2, #0
 8009246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800924a:	2301      	movs	r3, #1
 800924c:	e007      	b.n	800925e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	695b      	ldr	r3, [r3, #20]
 8009254:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009258:	2b80      	cmp	r3, #128	; 0x80
 800925a:	d1ca      	bne.n	80091f2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3710      	adds	r7, #16
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}

08009266 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009266:	b580      	push	{r7, lr}
 8009268:	b084      	sub	sp, #16
 800926a:	af00      	add	r7, sp, #0
 800926c:	60f8      	str	r0, [r7, #12]
 800926e:	60b9      	str	r1, [r7, #8]
 8009270:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009272:	e02d      	b.n	80092d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f000 f869 	bl	800934c <I2C_IsAcknowledgeFailed>
 800927a:	4603      	mov	r3, r0
 800927c:	2b00      	cmp	r3, #0
 800927e:	d001      	beq.n	8009284 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009280:	2301      	movs	r3, #1
 8009282:	e02d      	b.n	80092e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800928a:	d021      	beq.n	80092d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800928c:	f7fb ff62 	bl	8005154 <HAL_GetTick>
 8009290:	4602      	mov	r2, r0
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	1ad3      	subs	r3, r2, r3
 8009296:	68ba      	ldr	r2, [r7, #8]
 8009298:	429a      	cmp	r2, r3
 800929a:	d302      	bcc.n	80092a2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800929c:	68bb      	ldr	r3, [r7, #8]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d116      	bne.n	80092d0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	2200      	movs	r2, #0
 80092a6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2220      	movs	r2, #32
 80092ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2200      	movs	r2, #0
 80092b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80092bc:	f043 0220 	orr.w	r2, r3, #32
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2200      	movs	r2, #0
 80092c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80092cc:	2301      	movs	r3, #1
 80092ce:	e007      	b.n	80092e0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	695b      	ldr	r3, [r3, #20]
 80092d6:	f003 0304 	and.w	r3, r3, #4
 80092da:	2b04      	cmp	r3, #4
 80092dc:	d1ca      	bne.n	8009274 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80092de:	2300      	movs	r3, #0
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	3710      	adds	r7, #16
 80092e4:	46bd      	mov	sp, r7
 80092e6:	bd80      	pop	{r7, pc}

080092e8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80092f0:	2300      	movs	r3, #0
 80092f2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80092f4:	4b13      	ldr	r3, [pc, #76]	; (8009344 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	08db      	lsrs	r3, r3, #3
 80092fa:	4a13      	ldr	r2, [pc, #76]	; (8009348 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80092fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009300:	0a1a      	lsrs	r2, r3, #8
 8009302:	4613      	mov	r3, r2
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	4413      	add	r3, r2
 8009308:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	3b01      	subs	r3, #1
 800930e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d107      	bne.n	8009326 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800931a:	f043 0220 	orr.w	r2, r3, #32
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8009322:	2301      	movs	r3, #1
 8009324:	e008      	b.n	8009338 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009334:	d0e9      	beq.n	800930a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8009336:	2300      	movs	r3, #0
}
 8009338:	4618      	mov	r0, r3
 800933a:	3714      	adds	r7, #20
 800933c:	46bd      	mov	sp, r7
 800933e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009342:	4770      	bx	lr
 8009344:	20000058 	.word	0x20000058
 8009348:	14f8b589 	.word	0x14f8b589

0800934c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800934c:	b480      	push	{r7}
 800934e:	b083      	sub	sp, #12
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	695b      	ldr	r3, [r3, #20]
 800935a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800935e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009362:	d11b      	bne.n	800939c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800936c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2200      	movs	r2, #0
 8009372:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	2220      	movs	r2, #32
 8009378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	2200      	movs	r2, #0
 8009380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009388:	f043 0204 	orr.w	r2, r3, #4
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009398:	2301      	movs	r3, #1
 800939a:	e000      	b.n	800939e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800939c:	2300      	movs	r3, #0
}
 800939e:	4618      	mov	r0, r3
 80093a0:	370c      	adds	r7, #12
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr

080093aa <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80093aa:	b480      	push	{r7}
 80093ac:	b083      	sub	sp, #12
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093b6:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80093ba:	d103      	bne.n	80093c4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	2201      	movs	r2, #1
 80093c0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80093c2:	e007      	b.n	80093d4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093c8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80093cc:	d102      	bne.n	80093d4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2208      	movs	r2, #8
 80093d2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80093d4:	bf00      	nop
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80093e0:	b580      	push	{r7, lr}
 80093e2:	b086      	sub	sp, #24
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d101      	bne.n	80093f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e264      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f003 0301 	and.w	r3, r3, #1
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d075      	beq.n	80094ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80093fe:	4ba3      	ldr	r3, [pc, #652]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009400:	689b      	ldr	r3, [r3, #8]
 8009402:	f003 030c 	and.w	r3, r3, #12
 8009406:	2b04      	cmp	r3, #4
 8009408:	d00c      	beq.n	8009424 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800940a:	4ba0      	ldr	r3, [pc, #640]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800940c:	689b      	ldr	r3, [r3, #8]
 800940e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009412:	2b08      	cmp	r3, #8
 8009414:	d112      	bne.n	800943c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009416:	4b9d      	ldr	r3, [pc, #628]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800941e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009422:	d10b      	bne.n	800943c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009424:	4b99      	ldr	r3, [pc, #612]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800942c:	2b00      	cmp	r3, #0
 800942e:	d05b      	beq.n	80094e8 <HAL_RCC_OscConfig+0x108>
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d157      	bne.n	80094e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009438:	2301      	movs	r3, #1
 800943a:	e23f      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	685b      	ldr	r3, [r3, #4]
 8009440:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009444:	d106      	bne.n	8009454 <HAL_RCC_OscConfig+0x74>
 8009446:	4b91      	ldr	r3, [pc, #580]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009448:	681b      	ldr	r3, [r3, #0]
 800944a:	4a90      	ldr	r2, [pc, #576]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800944c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009450:	6013      	str	r3, [r2, #0]
 8009452:	e01d      	b.n	8009490 <HAL_RCC_OscConfig+0xb0>
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	685b      	ldr	r3, [r3, #4]
 8009458:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800945c:	d10c      	bne.n	8009478 <HAL_RCC_OscConfig+0x98>
 800945e:	4b8b      	ldr	r3, [pc, #556]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	4a8a      	ldr	r2, [pc, #552]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009464:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009468:	6013      	str	r3, [r2, #0]
 800946a:	4b88      	ldr	r3, [pc, #544]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	4a87      	ldr	r2, [pc, #540]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009470:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009474:	6013      	str	r3, [r2, #0]
 8009476:	e00b      	b.n	8009490 <HAL_RCC_OscConfig+0xb0>
 8009478:	4b84      	ldr	r3, [pc, #528]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	4a83      	ldr	r2, [pc, #524]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800947e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009482:	6013      	str	r3, [r2, #0]
 8009484:	4b81      	ldr	r3, [pc, #516]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	4a80      	ldr	r2, [pc, #512]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800948a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800948e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	685b      	ldr	r3, [r3, #4]
 8009494:	2b00      	cmp	r3, #0
 8009496:	d013      	beq.n	80094c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009498:	f7fb fe5c 	bl	8005154 <HAL_GetTick>
 800949c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800949e:	e008      	b.n	80094b2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80094a0:	f7fb fe58 	bl	8005154 <HAL_GetTick>
 80094a4:	4602      	mov	r2, r0
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	1ad3      	subs	r3, r2, r3
 80094aa:	2b64      	cmp	r3, #100	; 0x64
 80094ac:	d901      	bls.n	80094b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80094ae:	2303      	movs	r3, #3
 80094b0:	e204      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80094b2:	4b76      	ldr	r3, [pc, #472]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d0f0      	beq.n	80094a0 <HAL_RCC_OscConfig+0xc0>
 80094be:	e014      	b.n	80094ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094c0:	f7fb fe48 	bl	8005154 <HAL_GetTick>
 80094c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80094c6:	e008      	b.n	80094da <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80094c8:	f7fb fe44 	bl	8005154 <HAL_GetTick>
 80094cc:	4602      	mov	r2, r0
 80094ce:	693b      	ldr	r3, [r7, #16]
 80094d0:	1ad3      	subs	r3, r2, r3
 80094d2:	2b64      	cmp	r3, #100	; 0x64
 80094d4:	d901      	bls.n	80094da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80094d6:	2303      	movs	r3, #3
 80094d8:	e1f0      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80094da:	4b6c      	ldr	r3, [pc, #432]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1f0      	bne.n	80094c8 <HAL_RCC_OscConfig+0xe8>
 80094e6:	e000      	b.n	80094ea <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80094e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f003 0302 	and.w	r3, r3, #2
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d063      	beq.n	80095be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80094f6:	4b65      	ldr	r3, [pc, #404]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	f003 030c 	and.w	r3, r3, #12
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d00b      	beq.n	800951a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009502:	4b62      	ldr	r3, [pc, #392]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800950a:	2b08      	cmp	r3, #8
 800950c:	d11c      	bne.n	8009548 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800950e:	4b5f      	ldr	r3, [pc, #380]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009510:	685b      	ldr	r3, [r3, #4]
 8009512:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009516:	2b00      	cmp	r3, #0
 8009518:	d116      	bne.n	8009548 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800951a:	4b5c      	ldr	r3, [pc, #368]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f003 0302 	and.w	r3, r3, #2
 8009522:	2b00      	cmp	r3, #0
 8009524:	d005      	beq.n	8009532 <HAL_RCC_OscConfig+0x152>
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	2b01      	cmp	r3, #1
 800952c:	d001      	beq.n	8009532 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800952e:	2301      	movs	r3, #1
 8009530:	e1c4      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009532:	4b56      	ldr	r3, [pc, #344]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	691b      	ldr	r3, [r3, #16]
 800953e:	00db      	lsls	r3, r3, #3
 8009540:	4952      	ldr	r1, [pc, #328]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009542:	4313      	orrs	r3, r2
 8009544:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009546:	e03a      	b.n	80095be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	68db      	ldr	r3, [r3, #12]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d020      	beq.n	8009592 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009550:	4b4f      	ldr	r3, [pc, #316]	; (8009690 <HAL_RCC_OscConfig+0x2b0>)
 8009552:	2201      	movs	r2, #1
 8009554:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009556:	f7fb fdfd 	bl	8005154 <HAL_GetTick>
 800955a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800955c:	e008      	b.n	8009570 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800955e:	f7fb fdf9 	bl	8005154 <HAL_GetTick>
 8009562:	4602      	mov	r2, r0
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	1ad3      	subs	r3, r2, r3
 8009568:	2b02      	cmp	r3, #2
 800956a:	d901      	bls.n	8009570 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800956c:	2303      	movs	r3, #3
 800956e:	e1a5      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009570:	4b46      	ldr	r3, [pc, #280]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f003 0302 	and.w	r3, r3, #2
 8009578:	2b00      	cmp	r3, #0
 800957a:	d0f0      	beq.n	800955e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800957c:	4b43      	ldr	r3, [pc, #268]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	691b      	ldr	r3, [r3, #16]
 8009588:	00db      	lsls	r3, r3, #3
 800958a:	4940      	ldr	r1, [pc, #256]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800958c:	4313      	orrs	r3, r2
 800958e:	600b      	str	r3, [r1, #0]
 8009590:	e015      	b.n	80095be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009592:	4b3f      	ldr	r3, [pc, #252]	; (8009690 <HAL_RCC_OscConfig+0x2b0>)
 8009594:	2200      	movs	r2, #0
 8009596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009598:	f7fb fddc 	bl	8005154 <HAL_GetTick>
 800959c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800959e:	e008      	b.n	80095b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80095a0:	f7fb fdd8 	bl	8005154 <HAL_GetTick>
 80095a4:	4602      	mov	r2, r0
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	1ad3      	subs	r3, r2, r3
 80095aa:	2b02      	cmp	r3, #2
 80095ac:	d901      	bls.n	80095b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80095ae:	2303      	movs	r3, #3
 80095b0:	e184      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80095b2:	4b36      	ldr	r3, [pc, #216]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	f003 0302 	and.w	r3, r3, #2
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d1f0      	bne.n	80095a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f003 0308 	and.w	r3, r3, #8
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d030      	beq.n	800962c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	695b      	ldr	r3, [r3, #20]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d016      	beq.n	8009600 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80095d2:	4b30      	ldr	r3, [pc, #192]	; (8009694 <HAL_RCC_OscConfig+0x2b4>)
 80095d4:	2201      	movs	r2, #1
 80095d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80095d8:	f7fb fdbc 	bl	8005154 <HAL_GetTick>
 80095dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80095de:	e008      	b.n	80095f2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80095e0:	f7fb fdb8 	bl	8005154 <HAL_GetTick>
 80095e4:	4602      	mov	r2, r0
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	1ad3      	subs	r3, r2, r3
 80095ea:	2b02      	cmp	r3, #2
 80095ec:	d901      	bls.n	80095f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80095ee:	2303      	movs	r3, #3
 80095f0:	e164      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80095f2:	4b26      	ldr	r3, [pc, #152]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 80095f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80095f6:	f003 0302 	and.w	r3, r3, #2
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d0f0      	beq.n	80095e0 <HAL_RCC_OscConfig+0x200>
 80095fe:	e015      	b.n	800962c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009600:	4b24      	ldr	r3, [pc, #144]	; (8009694 <HAL_RCC_OscConfig+0x2b4>)
 8009602:	2200      	movs	r2, #0
 8009604:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009606:	f7fb fda5 	bl	8005154 <HAL_GetTick>
 800960a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800960c:	e008      	b.n	8009620 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800960e:	f7fb fda1 	bl	8005154 <HAL_GetTick>
 8009612:	4602      	mov	r2, r0
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	1ad3      	subs	r3, r2, r3
 8009618:	2b02      	cmp	r3, #2
 800961a:	d901      	bls.n	8009620 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800961c:	2303      	movs	r3, #3
 800961e:	e14d      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009620:	4b1a      	ldr	r3, [pc, #104]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009622:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009624:	f003 0302 	and.w	r3, r3, #2
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1f0      	bne.n	800960e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f003 0304 	and.w	r3, r3, #4
 8009634:	2b00      	cmp	r3, #0
 8009636:	f000 80a0 	beq.w	800977a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800963a:	2300      	movs	r3, #0
 800963c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800963e:	4b13      	ldr	r3, [pc, #76]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009642:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009646:	2b00      	cmp	r3, #0
 8009648:	d10f      	bne.n	800966a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800964a:	2300      	movs	r3, #0
 800964c:	60bb      	str	r3, [r7, #8]
 800964e:	4b0f      	ldr	r3, [pc, #60]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009652:	4a0e      	ldr	r2, [pc, #56]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 8009654:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009658:	6413      	str	r3, [r2, #64]	; 0x40
 800965a:	4b0c      	ldr	r3, [pc, #48]	; (800968c <HAL_RCC_OscConfig+0x2ac>)
 800965c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800965e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009662:	60bb      	str	r3, [r7, #8]
 8009664:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009666:	2301      	movs	r3, #1
 8009668:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800966a:	4b0b      	ldr	r3, [pc, #44]	; (8009698 <HAL_RCC_OscConfig+0x2b8>)
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009672:	2b00      	cmp	r3, #0
 8009674:	d121      	bne.n	80096ba <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009676:	4b08      	ldr	r3, [pc, #32]	; (8009698 <HAL_RCC_OscConfig+0x2b8>)
 8009678:	681b      	ldr	r3, [r3, #0]
 800967a:	4a07      	ldr	r2, [pc, #28]	; (8009698 <HAL_RCC_OscConfig+0x2b8>)
 800967c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009680:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009682:	f7fb fd67 	bl	8005154 <HAL_GetTick>
 8009686:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009688:	e011      	b.n	80096ae <HAL_RCC_OscConfig+0x2ce>
 800968a:	bf00      	nop
 800968c:	40023800 	.word	0x40023800
 8009690:	42470000 	.word	0x42470000
 8009694:	42470e80 	.word	0x42470e80
 8009698:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800969c:	f7fb fd5a 	bl	8005154 <HAL_GetTick>
 80096a0:	4602      	mov	r2, r0
 80096a2:	693b      	ldr	r3, [r7, #16]
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	2b02      	cmp	r3, #2
 80096a8:	d901      	bls.n	80096ae <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80096aa:	2303      	movs	r3, #3
 80096ac:	e106      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80096ae:	4b85      	ldr	r3, [pc, #532]	; (80098c4 <HAL_RCC_OscConfig+0x4e4>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d0f0      	beq.n	800969c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	689b      	ldr	r3, [r3, #8]
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d106      	bne.n	80096d0 <HAL_RCC_OscConfig+0x2f0>
 80096c2:	4b81      	ldr	r3, [pc, #516]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096c6:	4a80      	ldr	r2, [pc, #512]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096c8:	f043 0301 	orr.w	r3, r3, #1
 80096cc:	6713      	str	r3, [r2, #112]	; 0x70
 80096ce:	e01c      	b.n	800970a <HAL_RCC_OscConfig+0x32a>
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	689b      	ldr	r3, [r3, #8]
 80096d4:	2b05      	cmp	r3, #5
 80096d6:	d10c      	bne.n	80096f2 <HAL_RCC_OscConfig+0x312>
 80096d8:	4b7b      	ldr	r3, [pc, #492]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096dc:	4a7a      	ldr	r2, [pc, #488]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096de:	f043 0304 	orr.w	r3, r3, #4
 80096e2:	6713      	str	r3, [r2, #112]	; 0x70
 80096e4:	4b78      	ldr	r3, [pc, #480]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096e8:	4a77      	ldr	r2, [pc, #476]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096ea:	f043 0301 	orr.w	r3, r3, #1
 80096ee:	6713      	str	r3, [r2, #112]	; 0x70
 80096f0:	e00b      	b.n	800970a <HAL_RCC_OscConfig+0x32a>
 80096f2:	4b75      	ldr	r3, [pc, #468]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80096f6:	4a74      	ldr	r2, [pc, #464]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80096f8:	f023 0301 	bic.w	r3, r3, #1
 80096fc:	6713      	str	r3, [r2, #112]	; 0x70
 80096fe:	4b72      	ldr	r3, [pc, #456]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009702:	4a71      	ldr	r2, [pc, #452]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009704:	f023 0304 	bic.w	r3, r3, #4
 8009708:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	689b      	ldr	r3, [r3, #8]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d015      	beq.n	800973e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009712:	f7fb fd1f 	bl	8005154 <HAL_GetTick>
 8009716:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009718:	e00a      	b.n	8009730 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800971a:	f7fb fd1b 	bl	8005154 <HAL_GetTick>
 800971e:	4602      	mov	r2, r0
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	1ad3      	subs	r3, r2, r3
 8009724:	f241 3288 	movw	r2, #5000	; 0x1388
 8009728:	4293      	cmp	r3, r2
 800972a:	d901      	bls.n	8009730 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800972c:	2303      	movs	r3, #3
 800972e:	e0c5      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009730:	4b65      	ldr	r3, [pc, #404]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009734:	f003 0302 	and.w	r3, r3, #2
 8009738:	2b00      	cmp	r3, #0
 800973a:	d0ee      	beq.n	800971a <HAL_RCC_OscConfig+0x33a>
 800973c:	e014      	b.n	8009768 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800973e:	f7fb fd09 	bl	8005154 <HAL_GetTick>
 8009742:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009744:	e00a      	b.n	800975c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009746:	f7fb fd05 	bl	8005154 <HAL_GetTick>
 800974a:	4602      	mov	r2, r0
 800974c:	693b      	ldr	r3, [r7, #16]
 800974e:	1ad3      	subs	r3, r2, r3
 8009750:	f241 3288 	movw	r2, #5000	; 0x1388
 8009754:	4293      	cmp	r3, r2
 8009756:	d901      	bls.n	800975c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009758:	2303      	movs	r3, #3
 800975a:	e0af      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800975c:	4b5a      	ldr	r3, [pc, #360]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 800975e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009760:	f003 0302 	and.w	r3, r3, #2
 8009764:	2b00      	cmp	r3, #0
 8009766:	d1ee      	bne.n	8009746 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009768:	7dfb      	ldrb	r3, [r7, #23]
 800976a:	2b01      	cmp	r3, #1
 800976c:	d105      	bne.n	800977a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800976e:	4b56      	ldr	r3, [pc, #344]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009772:	4a55      	ldr	r2, [pc, #340]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009774:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009778:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	699b      	ldr	r3, [r3, #24]
 800977e:	2b00      	cmp	r3, #0
 8009780:	f000 809b 	beq.w	80098ba <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009784:	4b50      	ldr	r3, [pc, #320]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	f003 030c 	and.w	r3, r3, #12
 800978c:	2b08      	cmp	r3, #8
 800978e:	d05c      	beq.n	800984a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	699b      	ldr	r3, [r3, #24]
 8009794:	2b02      	cmp	r3, #2
 8009796:	d141      	bne.n	800981c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009798:	4b4c      	ldr	r3, [pc, #304]	; (80098cc <HAL_RCC_OscConfig+0x4ec>)
 800979a:	2200      	movs	r2, #0
 800979c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800979e:	f7fb fcd9 	bl	8005154 <HAL_GetTick>
 80097a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80097a4:	e008      	b.n	80097b8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80097a6:	f7fb fcd5 	bl	8005154 <HAL_GetTick>
 80097aa:	4602      	mov	r2, r0
 80097ac:	693b      	ldr	r3, [r7, #16]
 80097ae:	1ad3      	subs	r3, r2, r3
 80097b0:	2b02      	cmp	r3, #2
 80097b2:	d901      	bls.n	80097b8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80097b4:	2303      	movs	r3, #3
 80097b6:	e081      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80097b8:	4b43      	ldr	r3, [pc, #268]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d1f0      	bne.n	80097a6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	69da      	ldr	r2, [r3, #28]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	6a1b      	ldr	r3, [r3, #32]
 80097cc:	431a      	orrs	r2, r3
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d2:	019b      	lsls	r3, r3, #6
 80097d4:	431a      	orrs	r2, r3
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097da:	085b      	lsrs	r3, r3, #1
 80097dc:	3b01      	subs	r3, #1
 80097de:	041b      	lsls	r3, r3, #16
 80097e0:	431a      	orrs	r2, r3
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e6:	061b      	lsls	r3, r3, #24
 80097e8:	4937      	ldr	r1, [pc, #220]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 80097ea:	4313      	orrs	r3, r2
 80097ec:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80097ee:	4b37      	ldr	r3, [pc, #220]	; (80098cc <HAL_RCC_OscConfig+0x4ec>)
 80097f0:	2201      	movs	r2, #1
 80097f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80097f4:	f7fb fcae 	bl	8005154 <HAL_GetTick>
 80097f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80097fa:	e008      	b.n	800980e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80097fc:	f7fb fcaa 	bl	8005154 <HAL_GetTick>
 8009800:	4602      	mov	r2, r0
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	1ad3      	subs	r3, r2, r3
 8009806:	2b02      	cmp	r3, #2
 8009808:	d901      	bls.n	800980e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800980a:	2303      	movs	r3, #3
 800980c:	e056      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800980e:	4b2e      	ldr	r3, [pc, #184]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009816:	2b00      	cmp	r3, #0
 8009818:	d0f0      	beq.n	80097fc <HAL_RCC_OscConfig+0x41c>
 800981a:	e04e      	b.n	80098ba <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800981c:	4b2b      	ldr	r3, [pc, #172]	; (80098cc <HAL_RCC_OscConfig+0x4ec>)
 800981e:	2200      	movs	r2, #0
 8009820:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009822:	f7fb fc97 	bl	8005154 <HAL_GetTick>
 8009826:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009828:	e008      	b.n	800983c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800982a:	f7fb fc93 	bl	8005154 <HAL_GetTick>
 800982e:	4602      	mov	r2, r0
 8009830:	693b      	ldr	r3, [r7, #16]
 8009832:	1ad3      	subs	r3, r2, r3
 8009834:	2b02      	cmp	r3, #2
 8009836:	d901      	bls.n	800983c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009838:	2303      	movs	r3, #3
 800983a:	e03f      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800983c:	4b22      	ldr	r3, [pc, #136]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009844:	2b00      	cmp	r3, #0
 8009846:	d1f0      	bne.n	800982a <HAL_RCC_OscConfig+0x44a>
 8009848:	e037      	b.n	80098ba <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	699b      	ldr	r3, [r3, #24]
 800984e:	2b01      	cmp	r3, #1
 8009850:	d101      	bne.n	8009856 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009852:	2301      	movs	r3, #1
 8009854:	e032      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009856:	4b1c      	ldr	r3, [pc, #112]	; (80098c8 <HAL_RCC_OscConfig+0x4e8>)
 8009858:	685b      	ldr	r3, [r3, #4]
 800985a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	699b      	ldr	r3, [r3, #24]
 8009860:	2b01      	cmp	r3, #1
 8009862:	d028      	beq.n	80098b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800986e:	429a      	cmp	r2, r3
 8009870:	d121      	bne.n	80098b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800987c:	429a      	cmp	r2, r3
 800987e:	d11a      	bne.n	80098b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009886:	4013      	ands	r3, r2
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800988c:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800988e:	4293      	cmp	r3, r2
 8009890:	d111      	bne.n	80098b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800989c:	085b      	lsrs	r3, r3, #1
 800989e:	3b01      	subs	r3, #1
 80098a0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80098a2:	429a      	cmp	r2, r3
 80098a4:	d107      	bne.n	80098b6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098b0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d001      	beq.n	80098ba <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80098b6:	2301      	movs	r3, #1
 80098b8:	e000      	b.n	80098bc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80098ba:	2300      	movs	r3, #0
}
 80098bc:	4618      	mov	r0, r3
 80098be:	3718      	adds	r7, #24
 80098c0:	46bd      	mov	sp, r7
 80098c2:	bd80      	pop	{r7, pc}
 80098c4:	40007000 	.word	0x40007000
 80098c8:	40023800 	.word	0x40023800
 80098cc:	42470060 	.word	0x42470060

080098d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80098d0:	b580      	push	{r7, lr}
 80098d2:	b084      	sub	sp, #16
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	6078      	str	r0, [r7, #4]
 80098d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d101      	bne.n	80098e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	e0cc      	b.n	8009a7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80098e4:	4b68      	ldr	r3, [pc, #416]	; (8009a88 <HAL_RCC_ClockConfig+0x1b8>)
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f003 0307 	and.w	r3, r3, #7
 80098ec:	683a      	ldr	r2, [r7, #0]
 80098ee:	429a      	cmp	r2, r3
 80098f0:	d90c      	bls.n	800990c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80098f2:	4b65      	ldr	r3, [pc, #404]	; (8009a88 <HAL_RCC_ClockConfig+0x1b8>)
 80098f4:	683a      	ldr	r2, [r7, #0]
 80098f6:	b2d2      	uxtb	r2, r2
 80098f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80098fa:	4b63      	ldr	r3, [pc, #396]	; (8009a88 <HAL_RCC_ClockConfig+0x1b8>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f003 0307 	and.w	r3, r3, #7
 8009902:	683a      	ldr	r2, [r7, #0]
 8009904:	429a      	cmp	r2, r3
 8009906:	d001      	beq.n	800990c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e0b8      	b.n	8009a7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	f003 0302 	and.w	r3, r3, #2
 8009914:	2b00      	cmp	r3, #0
 8009916:	d020      	beq.n	800995a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f003 0304 	and.w	r3, r3, #4
 8009920:	2b00      	cmp	r3, #0
 8009922:	d005      	beq.n	8009930 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009924:	4b59      	ldr	r3, [pc, #356]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009926:	689b      	ldr	r3, [r3, #8]
 8009928:	4a58      	ldr	r2, [pc, #352]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 800992a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800992e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f003 0308 	and.w	r3, r3, #8
 8009938:	2b00      	cmp	r3, #0
 800993a:	d005      	beq.n	8009948 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800993c:	4b53      	ldr	r3, [pc, #332]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 800993e:	689b      	ldr	r3, [r3, #8]
 8009940:	4a52      	ldr	r2, [pc, #328]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009942:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009946:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009948:	4b50      	ldr	r3, [pc, #320]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 800994a:	689b      	ldr	r3, [r3, #8]
 800994c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	689b      	ldr	r3, [r3, #8]
 8009954:	494d      	ldr	r1, [pc, #308]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009956:	4313      	orrs	r3, r2
 8009958:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	f003 0301 	and.w	r3, r3, #1
 8009962:	2b00      	cmp	r3, #0
 8009964:	d044      	beq.n	80099f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	685b      	ldr	r3, [r3, #4]
 800996a:	2b01      	cmp	r3, #1
 800996c:	d107      	bne.n	800997e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800996e:	4b47      	ldr	r3, [pc, #284]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009976:	2b00      	cmp	r3, #0
 8009978:	d119      	bne.n	80099ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800997a:	2301      	movs	r3, #1
 800997c:	e07f      	b.n	8009a7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	685b      	ldr	r3, [r3, #4]
 8009982:	2b02      	cmp	r3, #2
 8009984:	d003      	beq.n	800998e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800998a:	2b03      	cmp	r3, #3
 800998c:	d107      	bne.n	800999e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800998e:	4b3f      	ldr	r3, [pc, #252]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009996:	2b00      	cmp	r3, #0
 8009998:	d109      	bne.n	80099ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800999a:	2301      	movs	r3, #1
 800999c:	e06f      	b.n	8009a7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800999e:	4b3b      	ldr	r3, [pc, #236]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f003 0302 	and.w	r3, r3, #2
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d101      	bne.n	80099ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80099aa:	2301      	movs	r3, #1
 80099ac:	e067      	b.n	8009a7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80099ae:	4b37      	ldr	r3, [pc, #220]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 80099b0:	689b      	ldr	r3, [r3, #8]
 80099b2:	f023 0203 	bic.w	r2, r3, #3
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	685b      	ldr	r3, [r3, #4]
 80099ba:	4934      	ldr	r1, [pc, #208]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 80099bc:	4313      	orrs	r3, r2
 80099be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80099c0:	f7fb fbc8 	bl	8005154 <HAL_GetTick>
 80099c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099c6:	e00a      	b.n	80099de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80099c8:	f7fb fbc4 	bl	8005154 <HAL_GetTick>
 80099cc:	4602      	mov	r2, r0
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	1ad3      	subs	r3, r2, r3
 80099d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d901      	bls.n	80099de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80099da:	2303      	movs	r3, #3
 80099dc:	e04f      	b.n	8009a7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80099de:	4b2b      	ldr	r3, [pc, #172]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	f003 020c 	and.w	r2, r3, #12
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	009b      	lsls	r3, r3, #2
 80099ec:	429a      	cmp	r2, r3
 80099ee:	d1eb      	bne.n	80099c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80099f0:	4b25      	ldr	r3, [pc, #148]	; (8009a88 <HAL_RCC_ClockConfig+0x1b8>)
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f003 0307 	and.w	r3, r3, #7
 80099f8:	683a      	ldr	r2, [r7, #0]
 80099fa:	429a      	cmp	r2, r3
 80099fc:	d20c      	bcs.n	8009a18 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80099fe:	4b22      	ldr	r3, [pc, #136]	; (8009a88 <HAL_RCC_ClockConfig+0x1b8>)
 8009a00:	683a      	ldr	r2, [r7, #0]
 8009a02:	b2d2      	uxtb	r2, r2
 8009a04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009a06:	4b20      	ldr	r3, [pc, #128]	; (8009a88 <HAL_RCC_ClockConfig+0x1b8>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f003 0307 	and.w	r3, r3, #7
 8009a0e:	683a      	ldr	r2, [r7, #0]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d001      	beq.n	8009a18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009a14:	2301      	movs	r3, #1
 8009a16:	e032      	b.n	8009a7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	f003 0304 	and.w	r3, r3, #4
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d008      	beq.n	8009a36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009a24:	4b19      	ldr	r3, [pc, #100]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009a26:	689b      	ldr	r3, [r3, #8]
 8009a28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	68db      	ldr	r3, [r3, #12]
 8009a30:	4916      	ldr	r1, [pc, #88]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009a32:	4313      	orrs	r3, r2
 8009a34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f003 0308 	and.w	r3, r3, #8
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d009      	beq.n	8009a56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009a42:	4b12      	ldr	r3, [pc, #72]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009a44:	689b      	ldr	r3, [r3, #8]
 8009a46:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	00db      	lsls	r3, r3, #3
 8009a50:	490e      	ldr	r1, [pc, #56]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009a52:	4313      	orrs	r3, r2
 8009a54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009a56:	f000 f821 	bl	8009a9c <HAL_RCC_GetSysClockFreq>
 8009a5a:	4602      	mov	r2, r0
 8009a5c:	4b0b      	ldr	r3, [pc, #44]	; (8009a8c <HAL_RCC_ClockConfig+0x1bc>)
 8009a5e:	689b      	ldr	r3, [r3, #8]
 8009a60:	091b      	lsrs	r3, r3, #4
 8009a62:	f003 030f 	and.w	r3, r3, #15
 8009a66:	490a      	ldr	r1, [pc, #40]	; (8009a90 <HAL_RCC_ClockConfig+0x1c0>)
 8009a68:	5ccb      	ldrb	r3, [r1, r3]
 8009a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8009a6e:	4a09      	ldr	r2, [pc, #36]	; (8009a94 <HAL_RCC_ClockConfig+0x1c4>)
 8009a70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009a72:	4b09      	ldr	r3, [pc, #36]	; (8009a98 <HAL_RCC_ClockConfig+0x1c8>)
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	4618      	mov	r0, r3
 8009a78:	f7fb fb28 	bl	80050cc <HAL_InitTick>

  return HAL_OK;
 8009a7c:	2300      	movs	r3, #0
}
 8009a7e:	4618      	mov	r0, r3
 8009a80:	3710      	adds	r7, #16
 8009a82:	46bd      	mov	sp, r7
 8009a84:	bd80      	pop	{r7, pc}
 8009a86:	bf00      	nop
 8009a88:	40023c00 	.word	0x40023c00
 8009a8c:	40023800 	.word	0x40023800
 8009a90:	08013b70 	.word	0x08013b70
 8009a94:	20000058 	.word	0x20000058
 8009a98:	2000005c 	.word	0x2000005c

08009a9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009a9c:	b5b0      	push	{r4, r5, r7, lr}
 8009a9e:	b084      	sub	sp, #16
 8009aa0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009aa2:	2100      	movs	r1, #0
 8009aa4:	6079      	str	r1, [r7, #4]
 8009aa6:	2100      	movs	r1, #0
 8009aa8:	60f9      	str	r1, [r7, #12]
 8009aaa:	2100      	movs	r1, #0
 8009aac:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009aae:	2100      	movs	r1, #0
 8009ab0:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009ab2:	4952      	ldr	r1, [pc, #328]	; (8009bfc <HAL_RCC_GetSysClockFreq+0x160>)
 8009ab4:	6889      	ldr	r1, [r1, #8]
 8009ab6:	f001 010c 	and.w	r1, r1, #12
 8009aba:	2908      	cmp	r1, #8
 8009abc:	d00d      	beq.n	8009ada <HAL_RCC_GetSysClockFreq+0x3e>
 8009abe:	2908      	cmp	r1, #8
 8009ac0:	f200 8094 	bhi.w	8009bec <HAL_RCC_GetSysClockFreq+0x150>
 8009ac4:	2900      	cmp	r1, #0
 8009ac6:	d002      	beq.n	8009ace <HAL_RCC_GetSysClockFreq+0x32>
 8009ac8:	2904      	cmp	r1, #4
 8009aca:	d003      	beq.n	8009ad4 <HAL_RCC_GetSysClockFreq+0x38>
 8009acc:	e08e      	b.n	8009bec <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009ace:	4b4c      	ldr	r3, [pc, #304]	; (8009c00 <HAL_RCC_GetSysClockFreq+0x164>)
 8009ad0:	60bb      	str	r3, [r7, #8]
       break;
 8009ad2:	e08e      	b.n	8009bf2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009ad4:	4b4b      	ldr	r3, [pc, #300]	; (8009c04 <HAL_RCC_GetSysClockFreq+0x168>)
 8009ad6:	60bb      	str	r3, [r7, #8]
      break;
 8009ad8:	e08b      	b.n	8009bf2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009ada:	4948      	ldr	r1, [pc, #288]	; (8009bfc <HAL_RCC_GetSysClockFreq+0x160>)
 8009adc:	6849      	ldr	r1, [r1, #4]
 8009ade:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8009ae2:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009ae4:	4945      	ldr	r1, [pc, #276]	; (8009bfc <HAL_RCC_GetSysClockFreq+0x160>)
 8009ae6:	6849      	ldr	r1, [r1, #4]
 8009ae8:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8009aec:	2900      	cmp	r1, #0
 8009aee:	d024      	beq.n	8009b3a <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009af0:	4942      	ldr	r1, [pc, #264]	; (8009bfc <HAL_RCC_GetSysClockFreq+0x160>)
 8009af2:	6849      	ldr	r1, [r1, #4]
 8009af4:	0989      	lsrs	r1, r1, #6
 8009af6:	4608      	mov	r0, r1
 8009af8:	f04f 0100 	mov.w	r1, #0
 8009afc:	f240 14ff 	movw	r4, #511	; 0x1ff
 8009b00:	f04f 0500 	mov.w	r5, #0
 8009b04:	ea00 0204 	and.w	r2, r0, r4
 8009b08:	ea01 0305 	and.w	r3, r1, r5
 8009b0c:	493d      	ldr	r1, [pc, #244]	; (8009c04 <HAL_RCC_GetSysClockFreq+0x168>)
 8009b0e:	fb01 f003 	mul.w	r0, r1, r3
 8009b12:	2100      	movs	r1, #0
 8009b14:	fb01 f102 	mul.w	r1, r1, r2
 8009b18:	1844      	adds	r4, r0, r1
 8009b1a:	493a      	ldr	r1, [pc, #232]	; (8009c04 <HAL_RCC_GetSysClockFreq+0x168>)
 8009b1c:	fba2 0101 	umull	r0, r1, r2, r1
 8009b20:	1863      	adds	r3, r4, r1
 8009b22:	4619      	mov	r1, r3
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	461a      	mov	r2, r3
 8009b28:	f04f 0300 	mov.w	r3, #0
 8009b2c:	f7f7 f894 	bl	8000c58 <__aeabi_uldivmod>
 8009b30:	4602      	mov	r2, r0
 8009b32:	460b      	mov	r3, r1
 8009b34:	4613      	mov	r3, r2
 8009b36:	60fb      	str	r3, [r7, #12]
 8009b38:	e04a      	b.n	8009bd0 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009b3a:	4b30      	ldr	r3, [pc, #192]	; (8009bfc <HAL_RCC_GetSysClockFreq+0x160>)
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	099b      	lsrs	r3, r3, #6
 8009b40:	461a      	mov	r2, r3
 8009b42:	f04f 0300 	mov.w	r3, #0
 8009b46:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009b4a:	f04f 0100 	mov.w	r1, #0
 8009b4e:	ea02 0400 	and.w	r4, r2, r0
 8009b52:	ea03 0501 	and.w	r5, r3, r1
 8009b56:	4620      	mov	r0, r4
 8009b58:	4629      	mov	r1, r5
 8009b5a:	f04f 0200 	mov.w	r2, #0
 8009b5e:	f04f 0300 	mov.w	r3, #0
 8009b62:	014b      	lsls	r3, r1, #5
 8009b64:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009b68:	0142      	lsls	r2, r0, #5
 8009b6a:	4610      	mov	r0, r2
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	1b00      	subs	r0, r0, r4
 8009b70:	eb61 0105 	sbc.w	r1, r1, r5
 8009b74:	f04f 0200 	mov.w	r2, #0
 8009b78:	f04f 0300 	mov.w	r3, #0
 8009b7c:	018b      	lsls	r3, r1, #6
 8009b7e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009b82:	0182      	lsls	r2, r0, #6
 8009b84:	1a12      	subs	r2, r2, r0
 8009b86:	eb63 0301 	sbc.w	r3, r3, r1
 8009b8a:	f04f 0000 	mov.w	r0, #0
 8009b8e:	f04f 0100 	mov.w	r1, #0
 8009b92:	00d9      	lsls	r1, r3, #3
 8009b94:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009b98:	00d0      	lsls	r0, r2, #3
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	1912      	adds	r2, r2, r4
 8009ba0:	eb45 0303 	adc.w	r3, r5, r3
 8009ba4:	f04f 0000 	mov.w	r0, #0
 8009ba8:	f04f 0100 	mov.w	r1, #0
 8009bac:	0299      	lsls	r1, r3, #10
 8009bae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8009bb2:	0290      	lsls	r0, r2, #10
 8009bb4:	4602      	mov	r2, r0
 8009bb6:	460b      	mov	r3, r1
 8009bb8:	4610      	mov	r0, r2
 8009bba:	4619      	mov	r1, r3
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	f04f 0300 	mov.w	r3, #0
 8009bc4:	f7f7 f848 	bl	8000c58 <__aeabi_uldivmod>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	460b      	mov	r3, r1
 8009bcc:	4613      	mov	r3, r2
 8009bce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009bd0:	4b0a      	ldr	r3, [pc, #40]	; (8009bfc <HAL_RCC_GetSysClockFreq+0x160>)
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	0c1b      	lsrs	r3, r3, #16
 8009bd6:	f003 0303 	and.w	r3, r3, #3
 8009bda:	3301      	adds	r3, #1
 8009bdc:	005b      	lsls	r3, r3, #1
 8009bde:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009be0:	68fa      	ldr	r2, [r7, #12]
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8009be8:	60bb      	str	r3, [r7, #8]
      break;
 8009bea:	e002      	b.n	8009bf2 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009bec:	4b04      	ldr	r3, [pc, #16]	; (8009c00 <HAL_RCC_GetSysClockFreq+0x164>)
 8009bee:	60bb      	str	r3, [r7, #8]
      break;
 8009bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009bf2:	68bb      	ldr	r3, [r7, #8]
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3710      	adds	r7, #16
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bdb0      	pop	{r4, r5, r7, pc}
 8009bfc:	40023800 	.word	0x40023800
 8009c00:	00f42400 	.word	0x00f42400
 8009c04:	017d7840 	.word	0x017d7840

08009c08 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009c0c:	4b03      	ldr	r3, [pc, #12]	; (8009c1c <HAL_RCC_GetHCLKFreq+0x14>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
}
 8009c10:	4618      	mov	r0, r3
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	20000058 	.word	0x20000058

08009c20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009c24:	f7ff fff0 	bl	8009c08 <HAL_RCC_GetHCLKFreq>
 8009c28:	4602      	mov	r2, r0
 8009c2a:	4b05      	ldr	r3, [pc, #20]	; (8009c40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009c2c:	689b      	ldr	r3, [r3, #8]
 8009c2e:	0a9b      	lsrs	r3, r3, #10
 8009c30:	f003 0307 	and.w	r3, r3, #7
 8009c34:	4903      	ldr	r1, [pc, #12]	; (8009c44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009c36:	5ccb      	ldrb	r3, [r1, r3]
 8009c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c3c:	4618      	mov	r0, r3
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	40023800 	.word	0x40023800
 8009c44:	08013b80 	.word	0x08013b80

08009c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009c4c:	f7ff ffdc 	bl	8009c08 <HAL_RCC_GetHCLKFreq>
 8009c50:	4602      	mov	r2, r0
 8009c52:	4b05      	ldr	r3, [pc, #20]	; (8009c68 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009c54:	689b      	ldr	r3, [r3, #8]
 8009c56:	0b5b      	lsrs	r3, r3, #13
 8009c58:	f003 0307 	and.w	r3, r3, #7
 8009c5c:	4903      	ldr	r1, [pc, #12]	; (8009c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8009c5e:	5ccb      	ldrb	r3, [r1, r3]
 8009c60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	40023800 	.word	0x40023800
 8009c6c:	08013b80 	.word	0x08013b80

08009c70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b082      	sub	sp, #8
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d101      	bne.n	8009c82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009c7e:	2301      	movs	r3, #1
 8009c80:	e07b      	b.n	8009d7a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d108      	bne.n	8009c9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	685b      	ldr	r3, [r3, #4]
 8009c8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009c92:	d009      	beq.n	8009ca8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	61da      	str	r2, [r3, #28]
 8009c9a:	e005      	b.n	8009ca8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	2200      	movs	r2, #0
 8009ca6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2200      	movs	r2, #0
 8009cac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009cb4:	b2db      	uxtb	r3, r3
 8009cb6:	2b00      	cmp	r3, #0
 8009cb8:	d106      	bne.n	8009cc8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f7fa feaa 	bl	8004a1c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2202      	movs	r2, #2
 8009ccc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cde:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	685b      	ldr	r3, [r3, #4]
 8009ce4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	689b      	ldr	r3, [r3, #8]
 8009cec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009cf0:	431a      	orrs	r2, r3
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009cfa:	431a      	orrs	r2, r3
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	691b      	ldr	r3, [r3, #16]
 8009d00:	f003 0302 	and.w	r3, r3, #2
 8009d04:	431a      	orrs	r2, r3
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	695b      	ldr	r3, [r3, #20]
 8009d0a:	f003 0301 	and.w	r3, r3, #1
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	699b      	ldr	r3, [r3, #24]
 8009d14:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009d18:	431a      	orrs	r2, r3
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	69db      	ldr	r3, [r3, #28]
 8009d1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009d22:	431a      	orrs	r2, r3
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	6a1b      	ldr	r3, [r3, #32]
 8009d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d2c:	ea42 0103 	orr.w	r1, r2, r3
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d34:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	430a      	orrs	r2, r1
 8009d3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	699b      	ldr	r3, [r3, #24]
 8009d44:	0c1b      	lsrs	r3, r3, #16
 8009d46:	f003 0104 	and.w	r1, r3, #4
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d4e:	f003 0210 	and.w	r2, r3, #16
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	430a      	orrs	r2, r1
 8009d58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	69da      	ldr	r2, [r3, #28]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009d68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2201      	movs	r2, #1
 8009d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009d78:	2300      	movs	r3, #0
}
 8009d7a:	4618      	mov	r0, r3
 8009d7c:	3708      	adds	r7, #8
 8009d7e:	46bd      	mov	sp, r7
 8009d80:	bd80      	pop	{r7, pc}

08009d82 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009d82:	b580      	push	{r7, lr}
 8009d84:	b088      	sub	sp, #32
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	60f8      	str	r0, [r7, #12]
 8009d8a:	60b9      	str	r1, [r7, #8]
 8009d8c:	603b      	str	r3, [r7, #0]
 8009d8e:	4613      	mov	r3, r2
 8009d90:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009d92:	2300      	movs	r3, #0
 8009d94:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009d9c:	2b01      	cmp	r3, #1
 8009d9e:	d101      	bne.n	8009da4 <HAL_SPI_Transmit+0x22>
 8009da0:	2302      	movs	r3, #2
 8009da2:	e126      	b.n	8009ff2 <HAL_SPI_Transmit+0x270>
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2201      	movs	r2, #1
 8009da8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009dac:	f7fb f9d2 	bl	8005154 <HAL_GetTick>
 8009db0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009db2:	88fb      	ldrh	r3, [r7, #6]
 8009db4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009dbc:	b2db      	uxtb	r3, r3
 8009dbe:	2b01      	cmp	r3, #1
 8009dc0:	d002      	beq.n	8009dc8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009dc2:	2302      	movs	r3, #2
 8009dc4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009dc6:	e10b      	b.n	8009fe0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d002      	beq.n	8009dd4 <HAL_SPI_Transmit+0x52>
 8009dce:	88fb      	ldrh	r3, [r7, #6]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d102      	bne.n	8009dda <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8009dd8:	e102      	b.n	8009fe0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2203      	movs	r2, #3
 8009dde:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2200      	movs	r2, #0
 8009de6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	68ba      	ldr	r2, [r7, #8]
 8009dec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	88fa      	ldrh	r2, [r7, #6]
 8009df2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	88fa      	ldrh	r2, [r7, #6]
 8009df8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	2200      	movs	r2, #0
 8009e04:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	2200      	movs	r2, #0
 8009e10:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	2200      	movs	r2, #0
 8009e16:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e20:	d10f      	bne.n	8009e42 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	681a      	ldr	r2, [r3, #0]
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009e30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681a      	ldr	r2, [r3, #0]
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009e40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e4c:	2b40      	cmp	r3, #64	; 0x40
 8009e4e:	d007      	beq.n	8009e60 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009e5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	68db      	ldr	r3, [r3, #12]
 8009e64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009e68:	d14b      	bne.n	8009f02 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	685b      	ldr	r3, [r3, #4]
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d002      	beq.n	8009e78 <HAL_SPI_Transmit+0xf6>
 8009e72:	8afb      	ldrh	r3, [r7, #22]
 8009e74:	2b01      	cmp	r3, #1
 8009e76:	d13e      	bne.n	8009ef6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e7c:	881a      	ldrh	r2, [r3, #0]
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	681b      	ldr	r3, [r3, #0]
 8009e82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e88:	1c9a      	adds	r2, r3, #2
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009e92:	b29b      	uxth	r3, r3
 8009e94:	3b01      	subs	r3, #1
 8009e96:	b29a      	uxth	r2, r3
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009e9c:	e02b      	b.n	8009ef6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	689b      	ldr	r3, [r3, #8]
 8009ea4:	f003 0302 	and.w	r3, r3, #2
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	d112      	bne.n	8009ed2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009eb0:	881a      	ldrh	r2, [r3, #0]
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ebc:	1c9a      	adds	r2, r3, #2
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ec6:	b29b      	uxth	r3, r3
 8009ec8:	3b01      	subs	r3, #1
 8009eca:	b29a      	uxth	r2, r3
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	86da      	strh	r2, [r3, #54]	; 0x36
 8009ed0:	e011      	b.n	8009ef6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ed2:	f7fb f93f 	bl	8005154 <HAL_GetTick>
 8009ed6:	4602      	mov	r2, r0
 8009ed8:	69bb      	ldr	r3, [r7, #24]
 8009eda:	1ad3      	subs	r3, r2, r3
 8009edc:	683a      	ldr	r2, [r7, #0]
 8009ede:	429a      	cmp	r2, r3
 8009ee0:	d803      	bhi.n	8009eea <HAL_SPI_Transmit+0x168>
 8009ee2:	683b      	ldr	r3, [r7, #0]
 8009ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ee8:	d102      	bne.n	8009ef0 <HAL_SPI_Transmit+0x16e>
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d102      	bne.n	8009ef6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8009ef0:	2303      	movs	r3, #3
 8009ef2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009ef4:	e074      	b.n	8009fe0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009efa:	b29b      	uxth	r3, r3
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d1ce      	bne.n	8009e9e <HAL_SPI_Transmit+0x11c>
 8009f00:	e04c      	b.n	8009f9c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d002      	beq.n	8009f10 <HAL_SPI_Transmit+0x18e>
 8009f0a:	8afb      	ldrh	r3, [r7, #22]
 8009f0c:	2b01      	cmp	r3, #1
 8009f0e:	d140      	bne.n	8009f92 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	330c      	adds	r3, #12
 8009f1a:	7812      	ldrb	r2, [r2, #0]
 8009f1c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f22:	1c5a      	adds	r2, r3, #1
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	b29a      	uxth	r2, r3
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009f36:	e02c      	b.n	8009f92 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	689b      	ldr	r3, [r3, #8]
 8009f3e:	f003 0302 	and.w	r3, r3, #2
 8009f42:	2b02      	cmp	r3, #2
 8009f44:	d113      	bne.n	8009f6e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	330c      	adds	r3, #12
 8009f50:	7812      	ldrb	r2, [r2, #0]
 8009f52:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f58:	1c5a      	adds	r2, r3, #1
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f62:	b29b      	uxth	r3, r3
 8009f64:	3b01      	subs	r3, #1
 8009f66:	b29a      	uxth	r2, r3
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	86da      	strh	r2, [r3, #54]	; 0x36
 8009f6c:	e011      	b.n	8009f92 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009f6e:	f7fb f8f1 	bl	8005154 <HAL_GetTick>
 8009f72:	4602      	mov	r2, r0
 8009f74:	69bb      	ldr	r3, [r7, #24]
 8009f76:	1ad3      	subs	r3, r2, r3
 8009f78:	683a      	ldr	r2, [r7, #0]
 8009f7a:	429a      	cmp	r2, r3
 8009f7c:	d803      	bhi.n	8009f86 <HAL_SPI_Transmit+0x204>
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f84:	d102      	bne.n	8009f8c <HAL_SPI_Transmit+0x20a>
 8009f86:	683b      	ldr	r3, [r7, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d102      	bne.n	8009f92 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8009f8c:	2303      	movs	r3, #3
 8009f8e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009f90:	e026      	b.n	8009fe0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f96:	b29b      	uxth	r3, r3
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d1cd      	bne.n	8009f38 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009f9c:	69ba      	ldr	r2, [r7, #24]
 8009f9e:	6839      	ldr	r1, [r7, #0]
 8009fa0:	68f8      	ldr	r0, [r7, #12]
 8009fa2:	f000 f9d1 	bl	800a348 <SPI_EndRxTxTransaction>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d002      	beq.n	8009fb2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2220      	movs	r2, #32
 8009fb0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d10a      	bne.n	8009fd0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009fba:	2300      	movs	r3, #0
 8009fbc:	613b      	str	r3, [r7, #16]
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	68db      	ldr	r3, [r3, #12]
 8009fc4:	613b      	str	r3, [r7, #16]
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	613b      	str	r3, [r7, #16]
 8009fce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d002      	beq.n	8009fde <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	77fb      	strb	r3, [r7, #31]
 8009fdc:	e000      	b.n	8009fe0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8009fde:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009ff0:	7ffb      	ldrb	r3, [r7, #31]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3720      	adds	r7, #32
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}
	...

08009ffc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b088      	sub	sp, #32
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	685b      	ldr	r3, [r3, #4]
 800a00a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	689b      	ldr	r3, [r3, #8]
 800a012:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	099b      	lsrs	r3, r3, #6
 800a018:	f003 0301 	and.w	r3, r3, #1
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d10f      	bne.n	800a040 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a026:	2b00      	cmp	r3, #0
 800a028:	d00a      	beq.n	800a040 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a02a:	69fb      	ldr	r3, [r7, #28]
 800a02c:	099b      	lsrs	r3, r3, #6
 800a02e:	f003 0301 	and.w	r3, r3, #1
 800a032:	2b00      	cmp	r3, #0
 800a034:	d004      	beq.n	800a040 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a03a:	6878      	ldr	r0, [r7, #4]
 800a03c:	4798      	blx	r3
    return;
 800a03e:	e0d7      	b.n	800a1f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a040:	69bb      	ldr	r3, [r7, #24]
 800a042:	085b      	lsrs	r3, r3, #1
 800a044:	f003 0301 	and.w	r3, r3, #1
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d00a      	beq.n	800a062 <HAL_SPI_IRQHandler+0x66>
 800a04c:	69fb      	ldr	r3, [r7, #28]
 800a04e:	09db      	lsrs	r3, r3, #7
 800a050:	f003 0301 	and.w	r3, r3, #1
 800a054:	2b00      	cmp	r3, #0
 800a056:	d004      	beq.n	800a062 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	4798      	blx	r3
    return;
 800a060:	e0c6      	b.n	800a1f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	095b      	lsrs	r3, r3, #5
 800a066:	f003 0301 	and.w	r3, r3, #1
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d10c      	bne.n	800a088 <HAL_SPI_IRQHandler+0x8c>
 800a06e:	69bb      	ldr	r3, [r7, #24]
 800a070:	099b      	lsrs	r3, r3, #6
 800a072:	f003 0301 	and.w	r3, r3, #1
 800a076:	2b00      	cmp	r3, #0
 800a078:	d106      	bne.n	800a088 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a07a:	69bb      	ldr	r3, [r7, #24]
 800a07c:	0a1b      	lsrs	r3, r3, #8
 800a07e:	f003 0301 	and.w	r3, r3, #1
 800a082:	2b00      	cmp	r3, #0
 800a084:	f000 80b4 	beq.w	800a1f0 <HAL_SPI_IRQHandler+0x1f4>
 800a088:	69fb      	ldr	r3, [r7, #28]
 800a08a:	095b      	lsrs	r3, r3, #5
 800a08c:	f003 0301 	and.w	r3, r3, #1
 800a090:	2b00      	cmp	r3, #0
 800a092:	f000 80ad 	beq.w	800a1f0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	099b      	lsrs	r3, r3, #6
 800a09a:	f003 0301 	and.w	r3, r3, #1
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d023      	beq.n	800a0ea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a0a8:	b2db      	uxtb	r3, r3
 800a0aa:	2b03      	cmp	r3, #3
 800a0ac:	d011      	beq.n	800a0d2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0b2:	f043 0204 	orr.w	r2, r3, #4
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	617b      	str	r3, [r7, #20]
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	68db      	ldr	r3, [r3, #12]
 800a0c4:	617b      	str	r3, [r7, #20]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	689b      	ldr	r3, [r3, #8]
 800a0cc:	617b      	str	r3, [r7, #20]
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	e00b      	b.n	800a0ea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	613b      	str	r3, [r7, #16]
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68db      	ldr	r3, [r3, #12]
 800a0dc:	613b      	str	r3, [r7, #16]
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	689b      	ldr	r3, [r3, #8]
 800a0e4:	613b      	str	r3, [r7, #16]
 800a0e6:	693b      	ldr	r3, [r7, #16]
        return;
 800a0e8:	e082      	b.n	800a1f0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	095b      	lsrs	r3, r3, #5
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d014      	beq.n	800a120 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a0fa:	f043 0201 	orr.w	r2, r3, #1
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a102:	2300      	movs	r3, #0
 800a104:	60fb      	str	r3, [r7, #12]
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	60fb      	str	r3, [r7, #12]
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	681a      	ldr	r2, [r3, #0]
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a11c:	601a      	str	r2, [r3, #0]
 800a11e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a120:	69bb      	ldr	r3, [r7, #24]
 800a122:	0a1b      	lsrs	r3, r3, #8
 800a124:	f003 0301 	and.w	r3, r3, #1
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d00c      	beq.n	800a146 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a130:	f043 0208 	orr.w	r2, r3, #8
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a138:	2300      	movs	r3, #0
 800a13a:	60bb      	str	r3, [r7, #8]
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	689b      	ldr	r3, [r3, #8]
 800a142:	60bb      	str	r3, [r7, #8]
 800a144:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d04f      	beq.n	800a1ee <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	685a      	ldr	r2, [r3, #4]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a15c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	2201      	movs	r2, #1
 800a162:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a166:	69fb      	ldr	r3, [r7, #28]
 800a168:	f003 0302 	and.w	r3, r3, #2
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d104      	bne.n	800a17a <HAL_SPI_IRQHandler+0x17e>
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	f003 0301 	and.w	r3, r3, #1
 800a176:	2b00      	cmp	r3, #0
 800a178:	d034      	beq.n	800a1e4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	685a      	ldr	r2, [r3, #4]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	f022 0203 	bic.w	r2, r2, #3
 800a188:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d011      	beq.n	800a1b6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a196:	4a18      	ldr	r2, [pc, #96]	; (800a1f8 <HAL_SPI_IRQHandler+0x1fc>)
 800a198:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fb ff54 	bl	800604c <HAL_DMA_Abort_IT>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d005      	beq.n	800a1b6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d016      	beq.n	800a1ec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a1c2:	4a0d      	ldr	r2, [pc, #52]	; (800a1f8 <HAL_SPI_IRQHandler+0x1fc>)
 800a1c4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f7fb ff3e 	bl	800604c <HAL_DMA_Abort_IT>
 800a1d0:	4603      	mov	r3, r0
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d00a      	beq.n	800a1ec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800a1e2:	e003      	b.n	800a1ec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 f809 	bl	800a1fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a1ea:	e000      	b.n	800a1ee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a1ec:	bf00      	nop
    return;
 800a1ee:	bf00      	nop
  }
}
 800a1f0:	3720      	adds	r7, #32
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	0800a211 	.word	0x0800a211

0800a1fc <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a204:	bf00      	nop
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b084      	sub	sp, #16
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a21c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	2200      	movs	r2, #0
 800a222:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2200      	movs	r2, #0
 800a228:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a22a:	68f8      	ldr	r0, [r7, #12]
 800a22c:	f7ff ffe6 	bl	800a1fc <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a230:	bf00      	nop
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b088      	sub	sp, #32
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	60f8      	str	r0, [r7, #12]
 800a240:	60b9      	str	r1, [r7, #8]
 800a242:	603b      	str	r3, [r7, #0]
 800a244:	4613      	mov	r3, r2
 800a246:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a248:	f7fa ff84 	bl	8005154 <HAL_GetTick>
 800a24c:	4602      	mov	r2, r0
 800a24e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a250:	1a9b      	subs	r3, r3, r2
 800a252:	683a      	ldr	r2, [r7, #0]
 800a254:	4413      	add	r3, r2
 800a256:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a258:	f7fa ff7c 	bl	8005154 <HAL_GetTick>
 800a25c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a25e:	4b39      	ldr	r3, [pc, #228]	; (800a344 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	015b      	lsls	r3, r3, #5
 800a264:	0d1b      	lsrs	r3, r3, #20
 800a266:	69fa      	ldr	r2, [r7, #28]
 800a268:	fb02 f303 	mul.w	r3, r2, r3
 800a26c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a26e:	e054      	b.n	800a31a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a270:	683b      	ldr	r3, [r7, #0]
 800a272:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a276:	d050      	beq.n	800a31a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a278:	f7fa ff6c 	bl	8005154 <HAL_GetTick>
 800a27c:	4602      	mov	r2, r0
 800a27e:	69bb      	ldr	r3, [r7, #24]
 800a280:	1ad3      	subs	r3, r2, r3
 800a282:	69fa      	ldr	r2, [r7, #28]
 800a284:	429a      	cmp	r2, r3
 800a286:	d902      	bls.n	800a28e <SPI_WaitFlagStateUntilTimeout+0x56>
 800a288:	69fb      	ldr	r3, [r7, #28]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d13d      	bne.n	800a30a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	685a      	ldr	r2, [r3, #4]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a29c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	685b      	ldr	r3, [r3, #4]
 800a2a2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a2a6:	d111      	bne.n	800a2cc <SPI_WaitFlagStateUntilTimeout+0x94>
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	689b      	ldr	r3, [r3, #8]
 800a2ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a2b0:	d004      	beq.n	800a2bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	689b      	ldr	r3, [r3, #8]
 800a2b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a2ba:	d107      	bne.n	800a2cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	681a      	ldr	r2, [r3, #0]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a2ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a2d4:	d10f      	bne.n	800a2f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	681a      	ldr	r2, [r3, #0]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a2e4:	601a      	str	r2, [r3, #0]
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	681a      	ldr	r2, [r3, #0]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a2f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2201      	movs	r2, #1
 800a2fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2200      	movs	r2, #0
 800a302:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a306:	2303      	movs	r3, #3
 800a308:	e017      	b.n	800a33a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d101      	bne.n	800a314 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800a310:	2300      	movs	r3, #0
 800a312:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800a314:	697b      	ldr	r3, [r7, #20]
 800a316:	3b01      	subs	r3, #1
 800a318:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	689a      	ldr	r2, [r3, #8]
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	4013      	ands	r3, r2
 800a324:	68ba      	ldr	r2, [r7, #8]
 800a326:	429a      	cmp	r2, r3
 800a328:	bf0c      	ite	eq
 800a32a:	2301      	moveq	r3, #1
 800a32c:	2300      	movne	r3, #0
 800a32e:	b2db      	uxtb	r3, r3
 800a330:	461a      	mov	r2, r3
 800a332:	79fb      	ldrb	r3, [r7, #7]
 800a334:	429a      	cmp	r2, r3
 800a336:	d19b      	bne.n	800a270 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800a338:	2300      	movs	r3, #0
}
 800a33a:	4618      	mov	r0, r3
 800a33c:	3720      	adds	r7, #32
 800a33e:	46bd      	mov	sp, r7
 800a340:	bd80      	pop	{r7, pc}
 800a342:	bf00      	nop
 800a344:	20000058 	.word	0x20000058

0800a348 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b088      	sub	sp, #32
 800a34c:	af02      	add	r7, sp, #8
 800a34e:	60f8      	str	r0, [r7, #12]
 800a350:	60b9      	str	r1, [r7, #8]
 800a352:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a354:	4b1b      	ldr	r3, [pc, #108]	; (800a3c4 <SPI_EndRxTxTransaction+0x7c>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	4a1b      	ldr	r2, [pc, #108]	; (800a3c8 <SPI_EndRxTxTransaction+0x80>)
 800a35a:	fba2 2303 	umull	r2, r3, r2, r3
 800a35e:	0d5b      	lsrs	r3, r3, #21
 800a360:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a364:	fb02 f303 	mul.w	r3, r2, r3
 800a368:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a372:	d112      	bne.n	800a39a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	68bb      	ldr	r3, [r7, #8]
 800a37a:	2200      	movs	r2, #0
 800a37c:	2180      	movs	r1, #128	; 0x80
 800a37e:	68f8      	ldr	r0, [r7, #12]
 800a380:	f7ff ff5a 	bl	800a238 <SPI_WaitFlagStateUntilTimeout>
 800a384:	4603      	mov	r3, r0
 800a386:	2b00      	cmp	r3, #0
 800a388:	d016      	beq.n	800a3b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a38e:	f043 0220 	orr.w	r2, r3, #32
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a396:	2303      	movs	r3, #3
 800a398:	e00f      	b.n	800a3ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a39a:	697b      	ldr	r3, [r7, #20]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d00a      	beq.n	800a3b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	3b01      	subs	r3, #1
 800a3a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	689b      	ldr	r3, [r3, #8]
 800a3ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3b0:	2b80      	cmp	r3, #128	; 0x80
 800a3b2:	d0f2      	beq.n	800a39a <SPI_EndRxTxTransaction+0x52>
 800a3b4:	e000      	b.n	800a3b8 <SPI_EndRxTxTransaction+0x70>
        break;
 800a3b6:	bf00      	nop
  }

  return HAL_OK;
 800a3b8:	2300      	movs	r3, #0
}
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	3718      	adds	r7, #24
 800a3be:	46bd      	mov	sp, r7
 800a3c0:	bd80      	pop	{r7, pc}
 800a3c2:	bf00      	nop
 800a3c4:	20000058 	.word	0x20000058
 800a3c8:	165e9f81 	.word	0x165e9f81

0800a3cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b082      	sub	sp, #8
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d101      	bne.n	800a3de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	e041      	b.n	800a462 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a3e4:	b2db      	uxtb	r3, r3
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d106      	bne.n	800a3f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a3f2:	6878      	ldr	r0, [r7, #4]
 800a3f4:	f7fa fb94 	bl	8004b20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	2202      	movs	r2, #2
 800a3fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	681a      	ldr	r2, [r3, #0]
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	3304      	adds	r3, #4
 800a408:	4619      	mov	r1, r3
 800a40a:	4610      	mov	r0, r2
 800a40c:	f000 fa88 	bl	800a920 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2201      	movs	r2, #1
 800a414:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2201      	movs	r2, #1
 800a41c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	2201      	movs	r2, #1
 800a424:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	2201      	movs	r2, #1
 800a42c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	2201      	movs	r2, #1
 800a434:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2201      	movs	r2, #1
 800a43c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	2201      	movs	r2, #1
 800a444:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	2201      	movs	r2, #1
 800a44c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2201      	movs	r2, #1
 800a454:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2201      	movs	r2, #1
 800a45c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a460:	2300      	movs	r3, #0
}
 800a462:	4618      	mov	r0, r3
 800a464:	3708      	adds	r7, #8
 800a466:	46bd      	mov	sp, r7
 800a468:	bd80      	pop	{r7, pc}
	...

0800a46c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b085      	sub	sp, #20
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a47a:	b2db      	uxtb	r3, r3
 800a47c:	2b01      	cmp	r3, #1
 800a47e:	d001      	beq.n	800a484 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a480:	2301      	movs	r3, #1
 800a482:	e044      	b.n	800a50e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2202      	movs	r2, #2
 800a488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	68da      	ldr	r2, [r3, #12]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f042 0201 	orr.w	r2, r2, #1
 800a49a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	4a1e      	ldr	r2, [pc, #120]	; (800a51c <HAL_TIM_Base_Start_IT+0xb0>)
 800a4a2:	4293      	cmp	r3, r2
 800a4a4:	d018      	beq.n	800a4d8 <HAL_TIM_Base_Start_IT+0x6c>
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4ae:	d013      	beq.n	800a4d8 <HAL_TIM_Base_Start_IT+0x6c>
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a1a      	ldr	r2, [pc, #104]	; (800a520 <HAL_TIM_Base_Start_IT+0xb4>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d00e      	beq.n	800a4d8 <HAL_TIM_Base_Start_IT+0x6c>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a19      	ldr	r2, [pc, #100]	; (800a524 <HAL_TIM_Base_Start_IT+0xb8>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d009      	beq.n	800a4d8 <HAL_TIM_Base_Start_IT+0x6c>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a17      	ldr	r2, [pc, #92]	; (800a528 <HAL_TIM_Base_Start_IT+0xbc>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d004      	beq.n	800a4d8 <HAL_TIM_Base_Start_IT+0x6c>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	4a16      	ldr	r2, [pc, #88]	; (800a52c <HAL_TIM_Base_Start_IT+0xc0>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d111      	bne.n	800a4fc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	689b      	ldr	r3, [r3, #8]
 800a4de:	f003 0307 	and.w	r3, r3, #7
 800a4e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	2b06      	cmp	r3, #6
 800a4e8:	d010      	beq.n	800a50c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f042 0201 	orr.w	r2, r2, #1
 800a4f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a4fa:	e007      	b.n	800a50c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	681a      	ldr	r2, [r3, #0]
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f042 0201 	orr.w	r2, r2, #1
 800a50a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a50c:	2300      	movs	r3, #0
}
 800a50e:	4618      	mov	r0, r3
 800a510:	3714      	adds	r7, #20
 800a512:	46bd      	mov	sp, r7
 800a514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a518:	4770      	bx	lr
 800a51a:	bf00      	nop
 800a51c:	40010000 	.word	0x40010000
 800a520:	40000400 	.word	0x40000400
 800a524:	40000800 	.word	0x40000800
 800a528:	40000c00 	.word	0x40000c00
 800a52c:	40014000 	.word	0x40014000

0800a530 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b082      	sub	sp, #8
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	691b      	ldr	r3, [r3, #16]
 800a53e:	f003 0302 	and.w	r3, r3, #2
 800a542:	2b02      	cmp	r3, #2
 800a544:	d122      	bne.n	800a58c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	68db      	ldr	r3, [r3, #12]
 800a54c:	f003 0302 	and.w	r3, r3, #2
 800a550:	2b02      	cmp	r3, #2
 800a552:	d11b      	bne.n	800a58c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	f06f 0202 	mvn.w	r2, #2
 800a55c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	2201      	movs	r2, #1
 800a562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	699b      	ldr	r3, [r3, #24]
 800a56a:	f003 0303 	and.w	r3, r3, #3
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d003      	beq.n	800a57a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a572:	6878      	ldr	r0, [r7, #4]
 800a574:	f000 f9b5 	bl	800a8e2 <HAL_TIM_IC_CaptureCallback>
 800a578:	e005      	b.n	800a586 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a57a:	6878      	ldr	r0, [r7, #4]
 800a57c:	f000 f9a7 	bl	800a8ce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 f9b8 	bl	800a8f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2200      	movs	r2, #0
 800a58a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	691b      	ldr	r3, [r3, #16]
 800a592:	f003 0304 	and.w	r3, r3, #4
 800a596:	2b04      	cmp	r3, #4
 800a598:	d122      	bne.n	800a5e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	68db      	ldr	r3, [r3, #12]
 800a5a0:	f003 0304 	and.w	r3, r3, #4
 800a5a4:	2b04      	cmp	r3, #4
 800a5a6:	d11b      	bne.n	800a5e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	f06f 0204 	mvn.w	r2, #4
 800a5b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	2202      	movs	r2, #2
 800a5b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	699b      	ldr	r3, [r3, #24]
 800a5be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d003      	beq.n	800a5ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 f98b 	bl	800a8e2 <HAL_TIM_IC_CaptureCallback>
 800a5cc:	e005      	b.n	800a5da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a5ce:	6878      	ldr	r0, [r7, #4]
 800a5d0:	f000 f97d 	bl	800a8ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f000 f98e 	bl	800a8f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	691b      	ldr	r3, [r3, #16]
 800a5e6:	f003 0308 	and.w	r3, r3, #8
 800a5ea:	2b08      	cmp	r3, #8
 800a5ec:	d122      	bne.n	800a634 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	68db      	ldr	r3, [r3, #12]
 800a5f4:	f003 0308 	and.w	r3, r3, #8
 800a5f8:	2b08      	cmp	r3, #8
 800a5fa:	d11b      	bne.n	800a634 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f06f 0208 	mvn.w	r2, #8
 800a604:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2204      	movs	r2, #4
 800a60a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	69db      	ldr	r3, [r3, #28]
 800a612:	f003 0303 	and.w	r3, r3, #3
 800a616:	2b00      	cmp	r3, #0
 800a618:	d003      	beq.n	800a622 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f961 	bl	800a8e2 <HAL_TIM_IC_CaptureCallback>
 800a620:	e005      	b.n	800a62e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 f953 	bl	800a8ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 f964 	bl	800a8f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	f003 0310 	and.w	r3, r3, #16
 800a63e:	2b10      	cmp	r3, #16
 800a640:	d122      	bne.n	800a688 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	f003 0310 	and.w	r3, r3, #16
 800a64c:	2b10      	cmp	r3, #16
 800a64e:	d11b      	bne.n	800a688 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f06f 0210 	mvn.w	r2, #16
 800a658:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2208      	movs	r2, #8
 800a65e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	69db      	ldr	r3, [r3, #28]
 800a666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a66a:	2b00      	cmp	r3, #0
 800a66c:	d003      	beq.n	800a676 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 f937 	bl	800a8e2 <HAL_TIM_IC_CaptureCallback>
 800a674:	e005      	b.n	800a682 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f000 f929 	bl	800a8ce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f000 f93a 	bl	800a8f6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	2200      	movs	r2, #0
 800a686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	691b      	ldr	r3, [r3, #16]
 800a68e:	f003 0301 	and.w	r3, r3, #1
 800a692:	2b01      	cmp	r3, #1
 800a694:	d10e      	bne.n	800a6b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	f003 0301 	and.w	r3, r3, #1
 800a6a0:	2b01      	cmp	r3, #1
 800a6a2:	d107      	bne.n	800a6b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	f06f 0201 	mvn.w	r2, #1
 800a6ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a6ae:	6878      	ldr	r0, [r7, #4]
 800a6b0:	f7f9 fc4e 	bl	8003f50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	691b      	ldr	r3, [r3, #16]
 800a6ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6be:	2b80      	cmp	r3, #128	; 0x80
 800a6c0:	d10e      	bne.n	800a6e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	68db      	ldr	r3, [r3, #12]
 800a6c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6cc:	2b80      	cmp	r3, #128	; 0x80
 800a6ce:	d107      	bne.n	800a6e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a6d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f000 fab2 	bl	800ac44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	691b      	ldr	r3, [r3, #16]
 800a6e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6ea:	2b40      	cmp	r3, #64	; 0x40
 800a6ec:	d10e      	bne.n	800a70c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	68db      	ldr	r3, [r3, #12]
 800a6f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6f8:	2b40      	cmp	r3, #64	; 0x40
 800a6fa:	d107      	bne.n	800a70c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	681b      	ldr	r3, [r3, #0]
 800a700:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a704:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 f8ff 	bl	800a90a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	691b      	ldr	r3, [r3, #16]
 800a712:	f003 0320 	and.w	r3, r3, #32
 800a716:	2b20      	cmp	r3, #32
 800a718:	d10e      	bne.n	800a738 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	68db      	ldr	r3, [r3, #12]
 800a720:	f003 0320 	and.w	r3, r3, #32
 800a724:	2b20      	cmp	r3, #32
 800a726:	d107      	bne.n	800a738 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f06f 0220 	mvn.w	r2, #32
 800a730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a732:	6878      	ldr	r0, [r7, #4]
 800a734:	f000 fa7c 	bl	800ac30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a738:	bf00      	nop
 800a73a:	3708      	adds	r7, #8
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a740:	b580      	push	{r7, lr}
 800a742:	b084      	sub	sp, #16
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a74a:	2300      	movs	r3, #0
 800a74c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a754:	2b01      	cmp	r3, #1
 800a756:	d101      	bne.n	800a75c <HAL_TIM_ConfigClockSource+0x1c>
 800a758:	2302      	movs	r3, #2
 800a75a:	e0b4      	b.n	800a8c6 <HAL_TIM_ConfigClockSource+0x186>
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2201      	movs	r2, #1
 800a760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	2202      	movs	r2, #2
 800a768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	689b      	ldr	r3, [r3, #8]
 800a772:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a774:	68bb      	ldr	r3, [r7, #8]
 800a776:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a77a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a77c:	68bb      	ldr	r3, [r7, #8]
 800a77e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a782:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68ba      	ldr	r2, [r7, #8]
 800a78a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a794:	d03e      	beq.n	800a814 <HAL_TIM_ConfigClockSource+0xd4>
 800a796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a79a:	f200 8087 	bhi.w	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a79e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7a2:	f000 8086 	beq.w	800a8b2 <HAL_TIM_ConfigClockSource+0x172>
 800a7a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7aa:	d87f      	bhi.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a7ac:	2b70      	cmp	r3, #112	; 0x70
 800a7ae:	d01a      	beq.n	800a7e6 <HAL_TIM_ConfigClockSource+0xa6>
 800a7b0:	2b70      	cmp	r3, #112	; 0x70
 800a7b2:	d87b      	bhi.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a7b4:	2b60      	cmp	r3, #96	; 0x60
 800a7b6:	d050      	beq.n	800a85a <HAL_TIM_ConfigClockSource+0x11a>
 800a7b8:	2b60      	cmp	r3, #96	; 0x60
 800a7ba:	d877      	bhi.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a7bc:	2b50      	cmp	r3, #80	; 0x50
 800a7be:	d03c      	beq.n	800a83a <HAL_TIM_ConfigClockSource+0xfa>
 800a7c0:	2b50      	cmp	r3, #80	; 0x50
 800a7c2:	d873      	bhi.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a7c4:	2b40      	cmp	r3, #64	; 0x40
 800a7c6:	d058      	beq.n	800a87a <HAL_TIM_ConfigClockSource+0x13a>
 800a7c8:	2b40      	cmp	r3, #64	; 0x40
 800a7ca:	d86f      	bhi.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a7cc:	2b30      	cmp	r3, #48	; 0x30
 800a7ce:	d064      	beq.n	800a89a <HAL_TIM_ConfigClockSource+0x15a>
 800a7d0:	2b30      	cmp	r3, #48	; 0x30
 800a7d2:	d86b      	bhi.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a7d4:	2b20      	cmp	r3, #32
 800a7d6:	d060      	beq.n	800a89a <HAL_TIM_ConfigClockSource+0x15a>
 800a7d8:	2b20      	cmp	r3, #32
 800a7da:	d867      	bhi.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d05c      	beq.n	800a89a <HAL_TIM_ConfigClockSource+0x15a>
 800a7e0:	2b10      	cmp	r3, #16
 800a7e2:	d05a      	beq.n	800a89a <HAL_TIM_ConfigClockSource+0x15a>
 800a7e4:	e062      	b.n	800a8ac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	6818      	ldr	r0, [r3, #0]
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	6899      	ldr	r1, [r3, #8]
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	685a      	ldr	r2, [r3, #4]
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	68db      	ldr	r3, [r3, #12]
 800a7f6:	f000 f98d 	bl	800ab14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	681b      	ldr	r3, [r3, #0]
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a802:	68bb      	ldr	r3, [r7, #8]
 800a804:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a808:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	68ba      	ldr	r2, [r7, #8]
 800a810:	609a      	str	r2, [r3, #8]
      break;
 800a812:	e04f      	b.n	800a8b4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	6818      	ldr	r0, [r3, #0]
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	6899      	ldr	r1, [r3, #8]
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	685a      	ldr	r2, [r3, #4]
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	f000 f976 	bl	800ab14 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	681b      	ldr	r3, [r3, #0]
 800a82c:	689a      	ldr	r2, [r3, #8]
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a836:	609a      	str	r2, [r3, #8]
      break;
 800a838:	e03c      	b.n	800a8b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	6818      	ldr	r0, [r3, #0]
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	6859      	ldr	r1, [r3, #4]
 800a842:	683b      	ldr	r3, [r7, #0]
 800a844:	68db      	ldr	r3, [r3, #12]
 800a846:	461a      	mov	r2, r3
 800a848:	f000 f8ea 	bl	800aa20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2150      	movs	r1, #80	; 0x50
 800a852:	4618      	mov	r0, r3
 800a854:	f000 f943 	bl	800aade <TIM_ITRx_SetConfig>
      break;
 800a858:	e02c      	b.n	800a8b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	6818      	ldr	r0, [r3, #0]
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	6859      	ldr	r1, [r3, #4]
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	68db      	ldr	r3, [r3, #12]
 800a866:	461a      	mov	r2, r3
 800a868:	f000 f909 	bl	800aa7e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	2160      	movs	r1, #96	; 0x60
 800a872:	4618      	mov	r0, r3
 800a874:	f000 f933 	bl	800aade <TIM_ITRx_SetConfig>
      break;
 800a878:	e01c      	b.n	800a8b4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	6818      	ldr	r0, [r3, #0]
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	6859      	ldr	r1, [r3, #4]
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	68db      	ldr	r3, [r3, #12]
 800a886:	461a      	mov	r2, r3
 800a888:	f000 f8ca 	bl	800aa20 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	2140      	movs	r1, #64	; 0x40
 800a892:	4618      	mov	r0, r3
 800a894:	f000 f923 	bl	800aade <TIM_ITRx_SetConfig>
      break;
 800a898:	e00c      	b.n	800a8b4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681a      	ldr	r2, [r3, #0]
 800a89e:	683b      	ldr	r3, [r7, #0]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	4619      	mov	r1, r3
 800a8a4:	4610      	mov	r0, r2
 800a8a6:	f000 f91a 	bl	800aade <TIM_ITRx_SetConfig>
      break;
 800a8aa:	e003      	b.n	800a8b4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	73fb      	strb	r3, [r7, #15]
      break;
 800a8b0:	e000      	b.n	800a8b4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800a8b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	2201      	movs	r2, #1
 800a8b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	2200      	movs	r2, #0
 800a8c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a8c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	3710      	adds	r7, #16
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd80      	pop	{r7, pc}

0800a8ce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a8ce:	b480      	push	{r7}
 800a8d0:	b083      	sub	sp, #12
 800a8d2:	af00      	add	r7, sp, #0
 800a8d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a8d6:	bf00      	nop
 800a8d8:	370c      	adds	r7, #12
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr

0800a8e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a8e2:	b480      	push	{r7}
 800a8e4:	b083      	sub	sp, #12
 800a8e6:	af00      	add	r7, sp, #0
 800a8e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a8ea:	bf00      	nop
 800a8ec:	370c      	adds	r7, #12
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f4:	4770      	bx	lr

0800a8f6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a8f6:	b480      	push	{r7}
 800a8f8:	b083      	sub	sp, #12
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a8fe:	bf00      	nop
 800a900:	370c      	adds	r7, #12
 800a902:	46bd      	mov	sp, r7
 800a904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a908:	4770      	bx	lr

0800a90a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a90a:	b480      	push	{r7}
 800a90c:	b083      	sub	sp, #12
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a912:	bf00      	nop
 800a914:	370c      	adds	r7, #12
 800a916:	46bd      	mov	sp, r7
 800a918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91c:	4770      	bx	lr
	...

0800a920 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a920:	b480      	push	{r7}
 800a922:	b085      	sub	sp, #20
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
 800a928:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	4a34      	ldr	r2, [pc, #208]	; (800aa04 <TIM_Base_SetConfig+0xe4>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d00f      	beq.n	800a958 <TIM_Base_SetConfig+0x38>
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a93e:	d00b      	beq.n	800a958 <TIM_Base_SetConfig+0x38>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a31      	ldr	r2, [pc, #196]	; (800aa08 <TIM_Base_SetConfig+0xe8>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d007      	beq.n	800a958 <TIM_Base_SetConfig+0x38>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	4a30      	ldr	r2, [pc, #192]	; (800aa0c <TIM_Base_SetConfig+0xec>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d003      	beq.n	800a958 <TIM_Base_SetConfig+0x38>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a2f      	ldr	r2, [pc, #188]	; (800aa10 <TIM_Base_SetConfig+0xf0>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d108      	bne.n	800a96a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a95e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	685b      	ldr	r3, [r3, #4]
 800a964:	68fa      	ldr	r2, [r7, #12]
 800a966:	4313      	orrs	r3, r2
 800a968:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	4a25      	ldr	r2, [pc, #148]	; (800aa04 <TIM_Base_SetConfig+0xe4>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	d01b      	beq.n	800a9aa <TIM_Base_SetConfig+0x8a>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a978:	d017      	beq.n	800a9aa <TIM_Base_SetConfig+0x8a>
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	4a22      	ldr	r2, [pc, #136]	; (800aa08 <TIM_Base_SetConfig+0xe8>)
 800a97e:	4293      	cmp	r3, r2
 800a980:	d013      	beq.n	800a9aa <TIM_Base_SetConfig+0x8a>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a21      	ldr	r2, [pc, #132]	; (800aa0c <TIM_Base_SetConfig+0xec>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d00f      	beq.n	800a9aa <TIM_Base_SetConfig+0x8a>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a20      	ldr	r2, [pc, #128]	; (800aa10 <TIM_Base_SetConfig+0xf0>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d00b      	beq.n	800a9aa <TIM_Base_SetConfig+0x8a>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	4a1f      	ldr	r2, [pc, #124]	; (800aa14 <TIM_Base_SetConfig+0xf4>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d007      	beq.n	800a9aa <TIM_Base_SetConfig+0x8a>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a1e      	ldr	r2, [pc, #120]	; (800aa18 <TIM_Base_SetConfig+0xf8>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d003      	beq.n	800a9aa <TIM_Base_SetConfig+0x8a>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a1d      	ldr	r2, [pc, #116]	; (800aa1c <TIM_Base_SetConfig+0xfc>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d108      	bne.n	800a9bc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	68db      	ldr	r3, [r3, #12]
 800a9b6:	68fa      	ldr	r2, [r7, #12]
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	695b      	ldr	r3, [r3, #20]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	68fa      	ldr	r2, [r7, #12]
 800a9ce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	689a      	ldr	r2, [r3, #8]
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	681a      	ldr	r2, [r3, #0]
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	4a08      	ldr	r2, [pc, #32]	; (800aa04 <TIM_Base_SetConfig+0xe4>)
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d103      	bne.n	800a9f0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	691a      	ldr	r2, [r3, #16]
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	2201      	movs	r2, #1
 800a9f4:	615a      	str	r2, [r3, #20]
}
 800a9f6:	bf00      	nop
 800a9f8:	3714      	adds	r7, #20
 800a9fa:	46bd      	mov	sp, r7
 800a9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa00:	4770      	bx	lr
 800aa02:	bf00      	nop
 800aa04:	40010000 	.word	0x40010000
 800aa08:	40000400 	.word	0x40000400
 800aa0c:	40000800 	.word	0x40000800
 800aa10:	40000c00 	.word	0x40000c00
 800aa14:	40014000 	.word	0x40014000
 800aa18:	40014400 	.word	0x40014400
 800aa1c:	40014800 	.word	0x40014800

0800aa20 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b087      	sub	sp, #28
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	60f8      	str	r0, [r7, #12]
 800aa28:	60b9      	str	r1, [r7, #8]
 800aa2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	6a1b      	ldr	r3, [r3, #32]
 800aa30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	6a1b      	ldr	r3, [r3, #32]
 800aa36:	f023 0201 	bic.w	r2, r3, #1
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	699b      	ldr	r3, [r3, #24]
 800aa42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aa44:	693b      	ldr	r3, [r7, #16]
 800aa46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aa4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	011b      	lsls	r3, r3, #4
 800aa50:	693a      	ldr	r2, [r7, #16]
 800aa52:	4313      	orrs	r3, r2
 800aa54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aa56:	697b      	ldr	r3, [r7, #20]
 800aa58:	f023 030a 	bic.w	r3, r3, #10
 800aa5c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800aa5e:	697a      	ldr	r2, [r7, #20]
 800aa60:	68bb      	ldr	r3, [r7, #8]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	693a      	ldr	r2, [r7, #16]
 800aa6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	697a      	ldr	r2, [r7, #20]
 800aa70:	621a      	str	r2, [r3, #32]
}
 800aa72:	bf00      	nop
 800aa74:	371c      	adds	r7, #28
 800aa76:	46bd      	mov	sp, r7
 800aa78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7c:	4770      	bx	lr

0800aa7e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aa7e:	b480      	push	{r7}
 800aa80:	b087      	sub	sp, #28
 800aa82:	af00      	add	r7, sp, #0
 800aa84:	60f8      	str	r0, [r7, #12]
 800aa86:	60b9      	str	r1, [r7, #8]
 800aa88:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	6a1b      	ldr	r3, [r3, #32]
 800aa8e:	f023 0210 	bic.w	r2, r3, #16
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	699b      	ldr	r3, [r3, #24]
 800aa9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	6a1b      	ldr	r3, [r3, #32]
 800aaa0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aaa8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	031b      	lsls	r3, r3, #12
 800aaae:	697a      	ldr	r2, [r7, #20]
 800aab0:	4313      	orrs	r3, r2
 800aab2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aab4:	693b      	ldr	r3, [r7, #16]
 800aab6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aaba:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aabc:	68bb      	ldr	r3, [r7, #8]
 800aabe:	011b      	lsls	r3, r3, #4
 800aac0:	693a      	ldr	r2, [r7, #16]
 800aac2:	4313      	orrs	r3, r2
 800aac4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	697a      	ldr	r2, [r7, #20]
 800aaca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	693a      	ldr	r2, [r7, #16]
 800aad0:	621a      	str	r2, [r3, #32]
}
 800aad2:	bf00      	nop
 800aad4:	371c      	adds	r7, #28
 800aad6:	46bd      	mov	sp, r7
 800aad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aadc:	4770      	bx	lr

0800aade <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aade:	b480      	push	{r7}
 800aae0:	b085      	sub	sp, #20
 800aae2:	af00      	add	r7, sp, #0
 800aae4:	6078      	str	r0, [r7, #4]
 800aae6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	689b      	ldr	r3, [r3, #8]
 800aaec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aaf4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800aaf6:	683a      	ldr	r2, [r7, #0]
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	4313      	orrs	r3, r2
 800aafc:	f043 0307 	orr.w	r3, r3, #7
 800ab00:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	609a      	str	r2, [r3, #8]
}
 800ab08:	bf00      	nop
 800ab0a:	3714      	adds	r7, #20
 800ab0c:	46bd      	mov	sp, r7
 800ab0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab12:	4770      	bx	lr

0800ab14 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ab14:	b480      	push	{r7}
 800ab16:	b087      	sub	sp, #28
 800ab18:	af00      	add	r7, sp, #0
 800ab1a:	60f8      	str	r0, [r7, #12]
 800ab1c:	60b9      	str	r1, [r7, #8]
 800ab1e:	607a      	str	r2, [r7, #4]
 800ab20:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	689b      	ldr	r3, [r3, #8]
 800ab26:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ab2e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ab30:	683b      	ldr	r3, [r7, #0]
 800ab32:	021a      	lsls	r2, r3, #8
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	431a      	orrs	r2, r3
 800ab38:	68bb      	ldr	r3, [r7, #8]
 800ab3a:	4313      	orrs	r3, r2
 800ab3c:	697a      	ldr	r2, [r7, #20]
 800ab3e:	4313      	orrs	r3, r2
 800ab40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	697a      	ldr	r2, [r7, #20]
 800ab46:	609a      	str	r2, [r3, #8]
}
 800ab48:	bf00      	nop
 800ab4a:	371c      	adds	r7, #28
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b085      	sub	sp, #20
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab64:	2b01      	cmp	r3, #1
 800ab66:	d101      	bne.n	800ab6c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ab68:	2302      	movs	r3, #2
 800ab6a:	e050      	b.n	800ac0e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2202      	movs	r2, #2
 800ab78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	685b      	ldr	r3, [r3, #4]
 800ab82:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	689b      	ldr	r3, [r3, #8]
 800ab8a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ab94:	683b      	ldr	r3, [r7, #0]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	68fa      	ldr	r2, [r7, #12]
 800ab9a:	4313      	orrs	r3, r2
 800ab9c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	68fa      	ldr	r2, [r7, #12]
 800aba4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	4a1c      	ldr	r2, [pc, #112]	; (800ac1c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d018      	beq.n	800abe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abb8:	d013      	beq.n	800abe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a18      	ldr	r2, [pc, #96]	; (800ac20 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d00e      	beq.n	800abe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	4a16      	ldr	r2, [pc, #88]	; (800ac24 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800abca:	4293      	cmp	r3, r2
 800abcc:	d009      	beq.n	800abe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	4a15      	ldr	r2, [pc, #84]	; (800ac28 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800abd4:	4293      	cmp	r3, r2
 800abd6:	d004      	beq.n	800abe2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	4a13      	ldr	r2, [pc, #76]	; (800ac2c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d10c      	bne.n	800abfc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800abe2:	68bb      	ldr	r3, [r7, #8]
 800abe4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800abe8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800abea:	683b      	ldr	r3, [r7, #0]
 800abec:	685b      	ldr	r3, [r3, #4]
 800abee:	68ba      	ldr	r2, [r7, #8]
 800abf0:	4313      	orrs	r3, r2
 800abf2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	68ba      	ldr	r2, [r7, #8]
 800abfa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	2201      	movs	r2, #1
 800ac00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	2200      	movs	r2, #0
 800ac08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ac0c:	2300      	movs	r3, #0
}
 800ac0e:	4618      	mov	r0, r3
 800ac10:	3714      	adds	r7, #20
 800ac12:	46bd      	mov	sp, r7
 800ac14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac18:	4770      	bx	lr
 800ac1a:	bf00      	nop
 800ac1c:	40010000 	.word	0x40010000
 800ac20:	40000400 	.word	0x40000400
 800ac24:	40000800 	.word	0x40000800
 800ac28:	40000c00 	.word	0x40000c00
 800ac2c:	40014000 	.word	0x40014000

0800ac30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ac30:	b480      	push	{r7}
 800ac32:	b083      	sub	sp, #12
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ac38:	bf00      	nop
 800ac3a:	370c      	adds	r7, #12
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac42:	4770      	bx	lr

0800ac44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ac44:	b480      	push	{r7}
 800ac46:	b083      	sub	sp, #12
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ac4c:	bf00      	nop
 800ac4e:	370c      	adds	r7, #12
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr

0800ac58 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ac58:	b580      	push	{r7, lr}
 800ac5a:	b082      	sub	sp, #8
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d101      	bne.n	800ac6a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ac66:	2301      	movs	r3, #1
 800ac68:	e03f      	b.n	800acea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac70:	b2db      	uxtb	r3, r3
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d106      	bne.n	800ac84 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2200      	movs	r2, #0
 800ac7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f7f9 ff76 	bl	8004b70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	2224      	movs	r2, #36	; 0x24
 800ac88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	68da      	ldr	r2, [r3, #12]
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ac9a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f000 fe3b 	bl	800b918 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	691a      	ldr	r2, [r3, #16]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800acb0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	695a      	ldr	r2, [r3, #20]
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800acc0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	68da      	ldr	r2, [r3, #12]
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800acd0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	2200      	movs	r2, #0
 800acd6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2220      	movs	r2, #32
 800acdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2220      	movs	r2, #32
 800ace4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ace8:	2300      	movs	r3, #0
}
 800acea:	4618      	mov	r0, r3
 800acec:	3708      	adds	r7, #8
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}

0800acf2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800acf2:	b580      	push	{r7, lr}
 800acf4:	b084      	sub	sp, #16
 800acf6:	af00      	add	r7, sp, #0
 800acf8:	60f8      	str	r0, [r7, #12]
 800acfa:	60b9      	str	r1, [r7, #8]
 800acfc:	4613      	mov	r3, r2
 800acfe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad06:	b2db      	uxtb	r3, r3
 800ad08:	2b20      	cmp	r3, #32
 800ad0a:	d11d      	bne.n	800ad48 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d002      	beq.n	800ad18 <HAL_UART_Receive_IT+0x26>
 800ad12:	88fb      	ldrh	r3, [r7, #6]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d101      	bne.n	800ad1c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ad18:	2301      	movs	r3, #1
 800ad1a:	e016      	b.n	800ad4a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d101      	bne.n	800ad2a <HAL_UART_Receive_IT+0x38>
 800ad26:	2302      	movs	r3, #2
 800ad28:	e00f      	b.n	800ad4a <HAL_UART_Receive_IT+0x58>
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	2201      	movs	r2, #1
 800ad2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	2200      	movs	r2, #0
 800ad36:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ad38:	88fb      	ldrh	r3, [r7, #6]
 800ad3a:	461a      	mov	r2, r3
 800ad3c:	68b9      	ldr	r1, [r7, #8]
 800ad3e:	68f8      	ldr	r0, [r7, #12]
 800ad40:	f000 fbed 	bl	800b51e <UART_Start_Receive_IT>
 800ad44:	4603      	mov	r3, r0
 800ad46:	e000      	b.n	800ad4a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ad48:	2302      	movs	r3, #2
  }
}
 800ad4a:	4618      	mov	r0, r3
 800ad4c:	3710      	adds	r7, #16
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
	...

0800ad54 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b08c      	sub	sp, #48	; 0x30
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	60f8      	str	r0, [r7, #12]
 800ad5c:	60b9      	str	r1, [r7, #8]
 800ad5e:	4613      	mov	r3, r2
 800ad60:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad68:	b2db      	uxtb	r3, r3
 800ad6a:	2b20      	cmp	r3, #32
 800ad6c:	d165      	bne.n	800ae3a <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad6e:	68bb      	ldr	r3, [r7, #8]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d002      	beq.n	800ad7a <HAL_UART_Transmit_DMA+0x26>
 800ad74:	88fb      	ldrh	r3, [r7, #6]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d101      	bne.n	800ad7e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800ad7a:	2301      	movs	r3, #1
 800ad7c:	e05e      	b.n	800ae3c <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad84:	2b01      	cmp	r3, #1
 800ad86:	d101      	bne.n	800ad8c <HAL_UART_Transmit_DMA+0x38>
 800ad88:	2302      	movs	r3, #2
 800ad8a:	e057      	b.n	800ae3c <HAL_UART_Transmit_DMA+0xe8>
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	2201      	movs	r2, #1
 800ad90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800ad94:	68ba      	ldr	r2, [r7, #8]
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	88fa      	ldrh	r2, [r7, #6]
 800ad9e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	88fa      	ldrh	r2, [r7, #6]
 800ada4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ada6:	68fb      	ldr	r3, [r7, #12]
 800ada8:	2200      	movs	r2, #0
 800adaa:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	2221      	movs	r2, #33	; 0x21
 800adb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adb8:	4a22      	ldr	r2, [pc, #136]	; (800ae44 <HAL_UART_Transmit_DMA+0xf0>)
 800adba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adc0:	4a21      	ldr	r2, [pc, #132]	; (800ae48 <HAL_UART_Transmit_DMA+0xf4>)
 800adc2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800adc4:	68fb      	ldr	r3, [r7, #12]
 800adc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adc8:	4a20      	ldr	r2, [pc, #128]	; (800ae4c <HAL_UART_Transmit_DMA+0xf8>)
 800adca:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800add0:	2200      	movs	r2, #0
 800add2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 800add4:	f107 0308 	add.w	r3, r7, #8
 800add8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800adde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ade0:	6819      	ldr	r1, [r3, #0]
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	3304      	adds	r3, #4
 800ade8:	461a      	mov	r2, r3
 800adea:	88fb      	ldrh	r3, [r7, #6]
 800adec:	f7fb f866 	bl	8005ebc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800adf8:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	3314      	adds	r3, #20
 800ae08:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae0a:	69bb      	ldr	r3, [r7, #24]
 800ae0c:	e853 3f00 	ldrex	r3, [r3]
 800ae10:	617b      	str	r3, [r7, #20]
   return(result);
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae18:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	681b      	ldr	r3, [r3, #0]
 800ae1e:	3314      	adds	r3, #20
 800ae20:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae22:	627a      	str	r2, [r7, #36]	; 0x24
 800ae24:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae26:	6a39      	ldr	r1, [r7, #32]
 800ae28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae2a:	e841 2300 	strex	r3, r2, [r1]
 800ae2e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d1e5      	bne.n	800ae02 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800ae36:	2300      	movs	r3, #0
 800ae38:	e000      	b.n	800ae3c <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800ae3a:	2302      	movs	r3, #2
  }
}
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	3730      	adds	r7, #48	; 0x30
 800ae40:	46bd      	mov	sp, r7
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	0800b3d5 	.word	0x0800b3d5
 800ae48:	0800b46f 	.word	0x0800b46f
 800ae4c:	0800b48b 	.word	0x0800b48b

0800ae50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ae50:	b580      	push	{r7, lr}
 800ae52:	b0ba      	sub	sp, #232	; 0xe8
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	681b      	ldr	r3, [r3, #0]
 800ae66:	68db      	ldr	r3, [r3, #12]
 800ae68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	695b      	ldr	r3, [r3, #20]
 800ae72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ae76:	2300      	movs	r3, #0
 800ae78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ae82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae86:	f003 030f 	and.w	r3, r3, #15
 800ae8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ae8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d10f      	bne.n	800aeb6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae9a:	f003 0320 	and.w	r3, r3, #32
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d009      	beq.n	800aeb6 <HAL_UART_IRQHandler+0x66>
 800aea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aea6:	f003 0320 	and.w	r3, r3, #32
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d003      	beq.n	800aeb6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f000 fc76 	bl	800b7a0 <UART_Receive_IT>
      return;
 800aeb4:	e256      	b.n	800b364 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800aeb6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	f000 80de 	beq.w	800b07c <HAL_UART_IRQHandler+0x22c>
 800aec0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aec4:	f003 0301 	and.w	r3, r3, #1
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d106      	bne.n	800aeda <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800aecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aed0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	f000 80d1 	beq.w	800b07c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800aeda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aede:	f003 0301 	and.w	r3, r3, #1
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d00b      	beq.n	800aefe <HAL_UART_IRQHandler+0xae>
 800aee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aeea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d005      	beq.n	800aefe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aef6:	f043 0201 	orr.w	r2, r3, #1
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aefe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af02:	f003 0304 	and.w	r3, r3, #4
 800af06:	2b00      	cmp	r3, #0
 800af08:	d00b      	beq.n	800af22 <HAL_UART_IRQHandler+0xd2>
 800af0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af0e:	f003 0301 	and.w	r3, r3, #1
 800af12:	2b00      	cmp	r3, #0
 800af14:	d005      	beq.n	800af22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af1a:	f043 0202 	orr.w	r2, r3, #2
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800af22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af26:	f003 0302 	and.w	r3, r3, #2
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d00b      	beq.n	800af46 <HAL_UART_IRQHandler+0xf6>
 800af2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af32:	f003 0301 	and.w	r3, r3, #1
 800af36:	2b00      	cmp	r3, #0
 800af38:	d005      	beq.n	800af46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af3e:	f043 0204 	orr.w	r2, r3, #4
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800af46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af4a:	f003 0308 	and.w	r3, r3, #8
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d011      	beq.n	800af76 <HAL_UART_IRQHandler+0x126>
 800af52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af56:	f003 0320 	and.w	r3, r3, #32
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d105      	bne.n	800af6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800af5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af62:	f003 0301 	and.w	r3, r3, #1
 800af66:	2b00      	cmp	r3, #0
 800af68:	d005      	beq.n	800af76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af6e:	f043 0208 	orr.w	r2, r3, #8
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	f000 81ed 	beq.w	800b35a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800af80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af84:	f003 0320 	and.w	r3, r3, #32
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d008      	beq.n	800af9e <HAL_UART_IRQHandler+0x14e>
 800af8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af90:	f003 0320 	and.w	r3, r3, #32
 800af94:	2b00      	cmp	r3, #0
 800af96:	d002      	beq.n	800af9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800af98:	6878      	ldr	r0, [r7, #4]
 800af9a:	f000 fc01 	bl	800b7a0 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	695b      	ldr	r3, [r3, #20]
 800afa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afa8:	2b40      	cmp	r3, #64	; 0x40
 800afaa:	bf0c      	ite	eq
 800afac:	2301      	moveq	r3, #1
 800afae:	2300      	movne	r3, #0
 800afb0:	b2db      	uxtb	r3, r3
 800afb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afba:	f003 0308 	and.w	r3, r3, #8
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d103      	bne.n	800afca <HAL_UART_IRQHandler+0x17a>
 800afc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d04f      	beq.n	800b06a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800afca:	6878      	ldr	r0, [r7, #4]
 800afcc:	f000 fb09 	bl	800b5e2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	695b      	ldr	r3, [r3, #20]
 800afd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800afda:	2b40      	cmp	r3, #64	; 0x40
 800afdc:	d141      	bne.n	800b062 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	3314      	adds	r3, #20
 800afe4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afe8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800afec:	e853 3f00 	ldrex	r3, [r3]
 800aff0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800aff4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800aff8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800affc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	3314      	adds	r3, #20
 800b006:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b00a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b00e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b012:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b016:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b01a:	e841 2300 	strex	r3, r2, [r1]
 800b01e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b022:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b026:	2b00      	cmp	r3, #0
 800b028:	d1d9      	bne.n	800afde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d013      	beq.n	800b05a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b036:	4a7d      	ldr	r2, [pc, #500]	; (800b22c <HAL_UART_IRQHandler+0x3dc>)
 800b038:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b03e:	4618      	mov	r0, r3
 800b040:	f7fb f804 	bl	800604c <HAL_DMA_Abort_IT>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d016      	beq.n	800b078 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b04e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b050:	687a      	ldr	r2, [r7, #4]
 800b052:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b054:	4610      	mov	r0, r2
 800b056:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b058:	e00e      	b.n	800b078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b05a:	6878      	ldr	r0, [r7, #4]
 800b05c:	f7f8 fefc 	bl	8003e58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b060:	e00a      	b.n	800b078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f7f8 fef8 	bl	8003e58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b068:	e006      	b.n	800b078 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f7f8 fef4 	bl	8003e58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2200      	movs	r2, #0
 800b074:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b076:	e170      	b.n	800b35a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b078:	bf00      	nop
    return;
 800b07a:	e16e      	b.n	800b35a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b080:	2b01      	cmp	r3, #1
 800b082:	f040 814a 	bne.w	800b31a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b08a:	f003 0310 	and.w	r3, r3, #16
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f000 8143 	beq.w	800b31a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b094:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b098:	f003 0310 	and.w	r3, r3, #16
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	f000 813c 	beq.w	800b31a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	60bb      	str	r3, [r7, #8]
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	60bb      	str	r3, [r7, #8]
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	685b      	ldr	r3, [r3, #4]
 800b0b4:	60bb      	str	r3, [r7, #8]
 800b0b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	695b      	ldr	r3, [r3, #20]
 800b0be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0c2:	2b40      	cmp	r3, #64	; 0x40
 800b0c4:	f040 80b4 	bne.w	800b230 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	685b      	ldr	r3, [r3, #4]
 800b0d0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b0d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	f000 8140 	beq.w	800b35e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b0e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b0e6:	429a      	cmp	r2, r3
 800b0e8:	f080 8139 	bcs.w	800b35e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b0f2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0f8:	69db      	ldr	r3, [r3, #28]
 800b0fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0fe:	f000 8088 	beq.w	800b212 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	330c      	adds	r3, #12
 800b108:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b10c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b110:	e853 3f00 	ldrex	r3, [r3]
 800b114:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b118:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b11c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b120:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	330c      	adds	r3, #12
 800b12a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b12e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b132:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b136:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b13a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b13e:	e841 2300 	strex	r3, r2, [r1]
 800b142:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b146:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b14a:	2b00      	cmp	r3, #0
 800b14c:	d1d9      	bne.n	800b102 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	3314      	adds	r3, #20
 800b154:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b156:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b158:	e853 3f00 	ldrex	r3, [r3]
 800b15c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b15e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b160:	f023 0301 	bic.w	r3, r3, #1
 800b164:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	3314      	adds	r3, #20
 800b16e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b172:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b176:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b178:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b17a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b17e:	e841 2300 	strex	r3, r2, [r1]
 800b182:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b184:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b186:	2b00      	cmp	r3, #0
 800b188:	d1e1      	bne.n	800b14e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	3314      	adds	r3, #20
 800b190:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b192:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b194:	e853 3f00 	ldrex	r3, [r3]
 800b198:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b19a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b19c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b1a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	3314      	adds	r3, #20
 800b1aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b1ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b1b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1b2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b1b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b1b6:	e841 2300 	strex	r3, r2, [r1]
 800b1ba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b1bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d1e3      	bne.n	800b18a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	2220      	movs	r2, #32
 800b1c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	2200      	movs	r2, #0
 800b1ce:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	330c      	adds	r3, #12
 800b1d6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b1da:	e853 3f00 	ldrex	r3, [r3]
 800b1de:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b1e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b1e2:	f023 0310 	bic.w	r3, r3, #16
 800b1e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	330c      	adds	r3, #12
 800b1f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b1f4:	65ba      	str	r2, [r7, #88]	; 0x58
 800b1f6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b1fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b1fc:	e841 2300 	strex	r3, r2, [r1]
 800b200:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b202:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b204:	2b00      	cmp	r3, #0
 800b206:	d1e3      	bne.n	800b1d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b20c:	4618      	mov	r0, r3
 800b20e:	f7fa fead 	bl	8005f6c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b21a:	b29b      	uxth	r3, r3
 800b21c:	1ad3      	subs	r3, r2, r3
 800b21e:	b29b      	uxth	r3, r3
 800b220:	4619      	mov	r1, r3
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f000 f8ac 	bl	800b380 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b228:	e099      	b.n	800b35e <HAL_UART_IRQHandler+0x50e>
 800b22a:	bf00      	nop
 800b22c:	0800b6a9 	.word	0x0800b6a9
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b234:	687b      	ldr	r3, [r7, #4]
 800b236:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b238:	b29b      	uxth	r3, r3
 800b23a:	1ad3      	subs	r3, r2, r3
 800b23c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b244:	b29b      	uxth	r3, r3
 800b246:	2b00      	cmp	r3, #0
 800b248:	f000 808b 	beq.w	800b362 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b24c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b250:	2b00      	cmp	r3, #0
 800b252:	f000 8086 	beq.w	800b362 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	330c      	adds	r3, #12
 800b25c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b25e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b260:	e853 3f00 	ldrex	r3, [r3]
 800b264:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b268:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b26c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	330c      	adds	r3, #12
 800b276:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b27a:	647a      	str	r2, [r7, #68]	; 0x44
 800b27c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b27e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b280:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b282:	e841 2300 	strex	r3, r2, [r1]
 800b286:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b288:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d1e3      	bne.n	800b256 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	3314      	adds	r3, #20
 800b294:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b298:	e853 3f00 	ldrex	r3, [r3]
 800b29c:	623b      	str	r3, [r7, #32]
   return(result);
 800b29e:	6a3b      	ldr	r3, [r7, #32]
 800b2a0:	f023 0301 	bic.w	r3, r3, #1
 800b2a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	3314      	adds	r3, #20
 800b2ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b2b2:	633a      	str	r2, [r7, #48]	; 0x30
 800b2b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b2b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b2ba:	e841 2300 	strex	r3, r2, [r1]
 800b2be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b2c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d1e3      	bne.n	800b28e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	2220      	movs	r2, #32
 800b2ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	330c      	adds	r3, #12
 800b2da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	e853 3f00 	ldrex	r3, [r3]
 800b2e2:	60fb      	str	r3, [r7, #12]
   return(result);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	f023 0310 	bic.w	r3, r3, #16
 800b2ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	330c      	adds	r3, #12
 800b2f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b2f8:	61fa      	str	r2, [r7, #28]
 800b2fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2fc:	69b9      	ldr	r1, [r7, #24]
 800b2fe:	69fa      	ldr	r2, [r7, #28]
 800b300:	e841 2300 	strex	r3, r2, [r1]
 800b304:	617b      	str	r3, [r7, #20]
   return(result);
 800b306:	697b      	ldr	r3, [r7, #20]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d1e3      	bne.n	800b2d4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b30c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b310:	4619      	mov	r1, r3
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 f834 	bl	800b380 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b318:	e023      	b.n	800b362 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b31a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b31e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b322:	2b00      	cmp	r3, #0
 800b324:	d009      	beq.n	800b33a <HAL_UART_IRQHandler+0x4ea>
 800b326:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b32a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d003      	beq.n	800b33a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 f9cc 	bl	800b6d0 <UART_Transmit_IT>
    return;
 800b338:	e014      	b.n	800b364 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b33a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b33e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b342:	2b00      	cmp	r3, #0
 800b344:	d00e      	beq.n	800b364 <HAL_UART_IRQHandler+0x514>
 800b346:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b34a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d008      	beq.n	800b364 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b352:	6878      	ldr	r0, [r7, #4]
 800b354:	f000 fa0c 	bl	800b770 <UART_EndTransmit_IT>
    return;
 800b358:	e004      	b.n	800b364 <HAL_UART_IRQHandler+0x514>
    return;
 800b35a:	bf00      	nop
 800b35c:	e002      	b.n	800b364 <HAL_UART_IRQHandler+0x514>
      return;
 800b35e:	bf00      	nop
 800b360:	e000      	b.n	800b364 <HAL_UART_IRQHandler+0x514>
      return;
 800b362:	bf00      	nop
  }
}
 800b364:	37e8      	adds	r7, #232	; 0xe8
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop

0800b36c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b36c:	b480      	push	{r7}
 800b36e:	b083      	sub	sp, #12
 800b370:	af00      	add	r7, sp, #0
 800b372:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b374:	bf00      	nop
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr

0800b380 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b380:	b480      	push	{r7}
 800b382:	b083      	sub	sp, #12
 800b384:	af00      	add	r7, sp, #0
 800b386:	6078      	str	r0, [r7, #4]
 800b388:	460b      	mov	r3, r1
 800b38a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b38c:	bf00      	nop
 800b38e:	370c      	adds	r7, #12
 800b390:	46bd      	mov	sp, r7
 800b392:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b396:	4770      	bx	lr

0800b398 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 800b398:	b480      	push	{r7}
 800b39a:	b085      	sub	sp, #20
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	60fb      	str	r3, [r7, #12]
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b3b8:	b2db      	uxtb	r3, r3
 800b3ba:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	b2da      	uxtb	r2, r3
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	b2db      	uxtb	r3, r3
 800b3c4:	4313      	orrs	r3, r2
 800b3c6:	b2db      	uxtb	r3, r3
}
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	3714      	adds	r7, #20
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d2:	4770      	bx	lr

0800b3d4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b090      	sub	sp, #64	; 0x40
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b3ec:	2b00      	cmp	r3, #0
 800b3ee:	d137      	bne.n	800b460 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b3f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3f2:	2200      	movs	r2, #0
 800b3f4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b3f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	3314      	adds	r3, #20
 800b3fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b400:	e853 3f00 	ldrex	r3, [r3]
 800b404:	623b      	str	r3, [r7, #32]
   return(result);
 800b406:	6a3b      	ldr	r3, [r7, #32]
 800b408:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b40c:	63bb      	str	r3, [r7, #56]	; 0x38
 800b40e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	3314      	adds	r3, #20
 800b414:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b416:	633a      	str	r2, [r7, #48]	; 0x30
 800b418:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b41a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b41c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b41e:	e841 2300 	strex	r3, r2, [r1]
 800b422:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b426:	2b00      	cmp	r3, #0
 800b428:	d1e5      	bne.n	800b3f6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b42a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	330c      	adds	r3, #12
 800b430:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b432:	693b      	ldr	r3, [r7, #16]
 800b434:	e853 3f00 	ldrex	r3, [r3]
 800b438:	60fb      	str	r3, [r7, #12]
   return(result);
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b440:	637b      	str	r3, [r7, #52]	; 0x34
 800b442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	330c      	adds	r3, #12
 800b448:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b44a:	61fa      	str	r2, [r7, #28]
 800b44c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b44e:	69b9      	ldr	r1, [r7, #24]
 800b450:	69fa      	ldr	r2, [r7, #28]
 800b452:	e841 2300 	strex	r3, r2, [r1]
 800b456:	617b      	str	r3, [r7, #20]
   return(result);
 800b458:	697b      	ldr	r3, [r7, #20]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d1e5      	bne.n	800b42a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b45e:	e002      	b.n	800b466 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800b460:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b462:	f7f8 fd19 	bl	8003e98 <HAL_UART_TxCpltCallback>
}
 800b466:	bf00      	nop
 800b468:	3740      	adds	r7, #64	; 0x40
 800b46a:	46bd      	mov	sp, r7
 800b46c:	bd80      	pop	{r7, pc}

0800b46e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b46e:	b580      	push	{r7, lr}
 800b470:	b084      	sub	sp, #16
 800b472:	af00      	add	r7, sp, #0
 800b474:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b47a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800b47c:	68f8      	ldr	r0, [r7, #12]
 800b47e:	f7ff ff75 	bl	800b36c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b482:	bf00      	nop
 800b484:	3710      	adds	r7, #16
 800b486:	46bd      	mov	sp, r7
 800b488:	bd80      	pop	{r7, pc}

0800b48a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b48a:	b580      	push	{r7, lr}
 800b48c:	b084      	sub	sp, #16
 800b48e:	af00      	add	r7, sp, #0
 800b490:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b492:	2300      	movs	r3, #0
 800b494:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b49a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	681b      	ldr	r3, [r3, #0]
 800b4a0:	695b      	ldr	r3, [r3, #20]
 800b4a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4a6:	2b80      	cmp	r3, #128	; 0x80
 800b4a8:	bf0c      	ite	eq
 800b4aa:	2301      	moveq	r3, #1
 800b4ac:	2300      	movne	r3, #0
 800b4ae:	b2db      	uxtb	r3, r3
 800b4b0:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b4b2:	68bb      	ldr	r3, [r7, #8]
 800b4b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b4b8:	b2db      	uxtb	r3, r3
 800b4ba:	2b21      	cmp	r3, #33	; 0x21
 800b4bc:	d108      	bne.n	800b4d0 <UART_DMAError+0x46>
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d005      	beq.n	800b4d0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b4c4:	68bb      	ldr	r3, [r7, #8]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b4ca:	68b8      	ldr	r0, [r7, #8]
 800b4cc:	f000 f861 	bl	800b592 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	695b      	ldr	r3, [r3, #20]
 800b4d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4da:	2b40      	cmp	r3, #64	; 0x40
 800b4dc:	bf0c      	ite	eq
 800b4de:	2301      	moveq	r3, #1
 800b4e0:	2300      	movne	r3, #0
 800b4e2:	b2db      	uxtb	r3, r3
 800b4e4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b4e6:	68bb      	ldr	r3, [r7, #8]
 800b4e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	2b22      	cmp	r3, #34	; 0x22
 800b4f0:	d108      	bne.n	800b504 <UART_DMAError+0x7a>
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d005      	beq.n	800b504 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b4fe:	68b8      	ldr	r0, [r7, #8]
 800b500:	f000 f86f 	bl	800b5e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b508:	f043 0210 	orr.w	r2, r3, #16
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b510:	68b8      	ldr	r0, [r7, #8]
 800b512:	f7f8 fca1 	bl	8003e58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b516:	bf00      	nop
 800b518:	3710      	adds	r7, #16
 800b51a:	46bd      	mov	sp, r7
 800b51c:	bd80      	pop	{r7, pc}

0800b51e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b51e:	b480      	push	{r7}
 800b520:	b085      	sub	sp, #20
 800b522:	af00      	add	r7, sp, #0
 800b524:	60f8      	str	r0, [r7, #12]
 800b526:	60b9      	str	r1, [r7, #8]
 800b528:	4613      	mov	r3, r2
 800b52a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	68ba      	ldr	r2, [r7, #8]
 800b530:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	88fa      	ldrh	r2, [r7, #6]
 800b536:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	88fa      	ldrh	r2, [r7, #6]
 800b53c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	2200      	movs	r2, #0
 800b542:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	2222      	movs	r2, #34	; 0x22
 800b548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	2200      	movs	r2, #0
 800b550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	68da      	ldr	r2, [r3, #12]
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b562:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	695a      	ldr	r2, [r3, #20]
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f042 0201 	orr.w	r2, r2, #1
 800b572:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	68da      	ldr	r2, [r3, #12]
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f042 0220 	orr.w	r2, r2, #32
 800b582:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b584:	2300      	movs	r3, #0
}
 800b586:	4618      	mov	r0, r3
 800b588:	3714      	adds	r7, #20
 800b58a:	46bd      	mov	sp, r7
 800b58c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b590:	4770      	bx	lr

0800b592 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b592:	b480      	push	{r7}
 800b594:	b089      	sub	sp, #36	; 0x24
 800b596:	af00      	add	r7, sp, #0
 800b598:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	330c      	adds	r3, #12
 800b5a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	e853 3f00 	ldrex	r3, [r3]
 800b5a8:	60bb      	str	r3, [r7, #8]
   return(result);
 800b5aa:	68bb      	ldr	r3, [r7, #8]
 800b5ac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b5b0:	61fb      	str	r3, [r7, #28]
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	330c      	adds	r3, #12
 800b5b8:	69fa      	ldr	r2, [r7, #28]
 800b5ba:	61ba      	str	r2, [r7, #24]
 800b5bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5be:	6979      	ldr	r1, [r7, #20]
 800b5c0:	69ba      	ldr	r2, [r7, #24]
 800b5c2:	e841 2300 	strex	r3, r2, [r1]
 800b5c6:	613b      	str	r3, [r7, #16]
   return(result);
 800b5c8:	693b      	ldr	r3, [r7, #16]
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d1e5      	bne.n	800b59a <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2220      	movs	r2, #32
 800b5d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b5d6:	bf00      	nop
 800b5d8:	3724      	adds	r7, #36	; 0x24
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e0:	4770      	bx	lr

0800b5e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b5e2:	b480      	push	{r7}
 800b5e4:	b095      	sub	sp, #84	; 0x54
 800b5e6:	af00      	add	r7, sp, #0
 800b5e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	330c      	adds	r3, #12
 800b5f0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b5f4:	e853 3f00 	ldrex	r3, [r3]
 800b5f8:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b600:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	330c      	adds	r3, #12
 800b608:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b60a:	643a      	str	r2, [r7, #64]	; 0x40
 800b60c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b60e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b610:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b612:	e841 2300 	strex	r3, r2, [r1]
 800b616:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d1e5      	bne.n	800b5ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	3314      	adds	r3, #20
 800b624:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b626:	6a3b      	ldr	r3, [r7, #32]
 800b628:	e853 3f00 	ldrex	r3, [r3]
 800b62c:	61fb      	str	r3, [r7, #28]
   return(result);
 800b62e:	69fb      	ldr	r3, [r7, #28]
 800b630:	f023 0301 	bic.w	r3, r3, #1
 800b634:	64bb      	str	r3, [r7, #72]	; 0x48
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	3314      	adds	r3, #20
 800b63c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b63e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b640:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b642:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b644:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b646:	e841 2300 	strex	r3, r2, [r1]
 800b64a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d1e5      	bne.n	800b61e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b656:	2b01      	cmp	r3, #1
 800b658:	d119      	bne.n	800b68e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	330c      	adds	r3, #12
 800b660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	e853 3f00 	ldrex	r3, [r3]
 800b668:	60bb      	str	r3, [r7, #8]
   return(result);
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	f023 0310 	bic.w	r3, r3, #16
 800b670:	647b      	str	r3, [r7, #68]	; 0x44
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	681b      	ldr	r3, [r3, #0]
 800b676:	330c      	adds	r3, #12
 800b678:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b67a:	61ba      	str	r2, [r7, #24]
 800b67c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b67e:	6979      	ldr	r1, [r7, #20]
 800b680:	69ba      	ldr	r2, [r7, #24]
 800b682:	e841 2300 	strex	r3, r2, [r1]
 800b686:	613b      	str	r3, [r7, #16]
   return(result);
 800b688:	693b      	ldr	r3, [r7, #16]
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d1e5      	bne.n	800b65a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	2220      	movs	r2, #32
 800b692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2200      	movs	r2, #0
 800b69a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b69c:	bf00      	nop
 800b69e:	3754      	adds	r7, #84	; 0x54
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6b4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	2200      	movs	r2, #0
 800b6c0:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b6c2:	68f8      	ldr	r0, [r7, #12]
 800b6c4:	f7f8 fbc8 	bl	8003e58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6c8:	bf00      	nop
 800b6ca:	3710      	adds	r7, #16
 800b6cc:	46bd      	mov	sp, r7
 800b6ce:	bd80      	pop	{r7, pc}

0800b6d0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b6d0:	b480      	push	{r7}
 800b6d2:	b085      	sub	sp, #20
 800b6d4:	af00      	add	r7, sp, #0
 800b6d6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b6de:	b2db      	uxtb	r3, r3
 800b6e0:	2b21      	cmp	r3, #33	; 0x21
 800b6e2:	d13e      	bne.n	800b762 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6ec:	d114      	bne.n	800b718 <UART_Transmit_IT+0x48>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	691b      	ldr	r3, [r3, #16]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d110      	bne.n	800b718 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6a1b      	ldr	r3, [r3, #32]
 800b6fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	881b      	ldrh	r3, [r3, #0]
 800b700:	461a      	mov	r2, r3
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b70a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	6a1b      	ldr	r3, [r3, #32]
 800b710:	1c9a      	adds	r2, r3, #2
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	621a      	str	r2, [r3, #32]
 800b716:	e008      	b.n	800b72a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	6a1b      	ldr	r3, [r3, #32]
 800b71c:	1c59      	adds	r1, r3, #1
 800b71e:	687a      	ldr	r2, [r7, #4]
 800b720:	6211      	str	r1, [r2, #32]
 800b722:	781a      	ldrb	r2, [r3, #0]
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	681b      	ldr	r3, [r3, #0]
 800b728:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b72e:	b29b      	uxth	r3, r3
 800b730:	3b01      	subs	r3, #1
 800b732:	b29b      	uxth	r3, r3
 800b734:	687a      	ldr	r2, [r7, #4]
 800b736:	4619      	mov	r1, r3
 800b738:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d10f      	bne.n	800b75e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	68da      	ldr	r2, [r3, #12]
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	681b      	ldr	r3, [r3, #0]
 800b748:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b74c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	681b      	ldr	r3, [r3, #0]
 800b752:	68da      	ldr	r2, [r3, #12]
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b75c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b75e:	2300      	movs	r3, #0
 800b760:	e000      	b.n	800b764 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b762:	2302      	movs	r3, #2
  }
}
 800b764:	4618      	mov	r0, r3
 800b766:	3714      	adds	r7, #20
 800b768:	46bd      	mov	sp, r7
 800b76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76e:	4770      	bx	lr

0800b770 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b082      	sub	sp, #8
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	68da      	ldr	r2, [r3, #12]
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b786:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	2220      	movs	r2, #32
 800b78c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f7f8 fb81 	bl	8003e98 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b796:	2300      	movs	r3, #0
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3708      	adds	r7, #8
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b08c      	sub	sp, #48	; 0x30
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b7ae:	b2db      	uxtb	r3, r3
 800b7b0:	2b22      	cmp	r3, #34	; 0x22
 800b7b2:	f040 80ab 	bne.w	800b90c <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	689b      	ldr	r3, [r3, #8]
 800b7ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b7be:	d117      	bne.n	800b7f0 <UART_Receive_IT+0x50>
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	691b      	ldr	r3, [r3, #16]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d113      	bne.n	800b7f0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7d0:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	685b      	ldr	r3, [r3, #4]
 800b7d8:	b29b      	uxth	r3, r3
 800b7da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b7de:	b29a      	uxth	r2, r3
 800b7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b7e2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7e8:	1c9a      	adds	r2, r3, #2
 800b7ea:	687b      	ldr	r3, [r7, #4]
 800b7ec:	629a      	str	r2, [r3, #40]	; 0x28
 800b7ee:	e026      	b.n	800b83e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b7f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	689b      	ldr	r3, [r3, #8]
 800b7fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b802:	d007      	beq.n	800b814 <UART_Receive_IT+0x74>
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	689b      	ldr	r3, [r3, #8]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d10a      	bne.n	800b822 <UART_Receive_IT+0x82>
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	691b      	ldr	r3, [r3, #16]
 800b810:	2b00      	cmp	r3, #0
 800b812:	d106      	bne.n	800b822 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	685b      	ldr	r3, [r3, #4]
 800b81a:	b2da      	uxtb	r2, r3
 800b81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b81e:	701a      	strb	r2, [r3, #0]
 800b820:	e008      	b.n	800b834 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	685b      	ldr	r3, [r3, #4]
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b82e:	b2da      	uxtb	r2, r3
 800b830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b832:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b838:	1c5a      	adds	r2, r3, #1
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b842:	b29b      	uxth	r3, r3
 800b844:	3b01      	subs	r3, #1
 800b846:	b29b      	uxth	r3, r3
 800b848:	687a      	ldr	r2, [r7, #4]
 800b84a:	4619      	mov	r1, r3
 800b84c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d15a      	bne.n	800b908 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	68da      	ldr	r2, [r3, #12]
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f022 0220 	bic.w	r2, r2, #32
 800b860:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	68da      	ldr	r2, [r3, #12]
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b870:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	695a      	ldr	r2, [r3, #20]
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f022 0201 	bic.w	r2, r2, #1
 800b880:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	2220      	movs	r2, #32
 800b886:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b88e:	2b01      	cmp	r3, #1
 800b890:	d135      	bne.n	800b8fe <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	2200      	movs	r2, #0
 800b896:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	330c      	adds	r3, #12
 800b89e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8a0:	697b      	ldr	r3, [r7, #20]
 800b8a2:	e853 3f00 	ldrex	r3, [r3]
 800b8a6:	613b      	str	r3, [r7, #16]
   return(result);
 800b8a8:	693b      	ldr	r3, [r7, #16]
 800b8aa:	f023 0310 	bic.w	r3, r3, #16
 800b8ae:	627b      	str	r3, [r7, #36]	; 0x24
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	330c      	adds	r3, #12
 800b8b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b8b8:	623a      	str	r2, [r7, #32]
 800b8ba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8bc:	69f9      	ldr	r1, [r7, #28]
 800b8be:	6a3a      	ldr	r2, [r7, #32]
 800b8c0:	e841 2300 	strex	r3, r2, [r1]
 800b8c4:	61bb      	str	r3, [r7, #24]
   return(result);
 800b8c6:	69bb      	ldr	r3, [r7, #24]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d1e5      	bne.n	800b898 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	f003 0310 	and.w	r3, r3, #16
 800b8d6:	2b10      	cmp	r3, #16
 800b8d8:	d10a      	bne.n	800b8f0 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60fb      	str	r3, [r7, #12]
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	60fb      	str	r3, [r7, #12]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	685b      	ldr	r3, [r3, #4]
 800b8ec:	60fb      	str	r3, [r7, #12]
 800b8ee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b8f4:	4619      	mov	r1, r3
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f7ff fd42 	bl	800b380 <HAL_UARTEx_RxEventCallback>
 800b8fc:	e002      	b.n	800b904 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b8fe:	6878      	ldr	r0, [r7, #4]
 800b900:	f7f8 f8e0 	bl	8003ac4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b904:	2300      	movs	r3, #0
 800b906:	e002      	b.n	800b90e <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b908:	2300      	movs	r3, #0
 800b90a:	e000      	b.n	800b90e <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b90c:	2302      	movs	r3, #2
  }
}
 800b90e:	4618      	mov	r0, r3
 800b910:	3730      	adds	r7, #48	; 0x30
 800b912:	46bd      	mov	sp, r7
 800b914:	bd80      	pop	{r7, pc}
	...

0800b918 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b918:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b91c:	b09f      	sub	sp, #124	; 0x7c
 800b91e:	af00      	add	r7, sp, #0
 800b920:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b922:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	691b      	ldr	r3, [r3, #16]
 800b928:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b92c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b92e:	68d9      	ldr	r1, [r3, #12]
 800b930:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b932:	681a      	ldr	r2, [r3, #0]
 800b934:	ea40 0301 	orr.w	r3, r0, r1
 800b938:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b93a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b93c:	689a      	ldr	r2, [r3, #8]
 800b93e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b940:	691b      	ldr	r3, [r3, #16]
 800b942:	431a      	orrs	r2, r3
 800b944:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b946:	695b      	ldr	r3, [r3, #20]
 800b948:	431a      	orrs	r2, r3
 800b94a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b94c:	69db      	ldr	r3, [r3, #28]
 800b94e:	4313      	orrs	r3, r2
 800b950:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800b952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	68db      	ldr	r3, [r3, #12]
 800b958:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b95c:	f021 010c 	bic.w	r1, r1, #12
 800b960:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b962:	681a      	ldr	r2, [r3, #0]
 800b964:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b966:	430b      	orrs	r3, r1
 800b968:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b96a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	695b      	ldr	r3, [r3, #20]
 800b970:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b974:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b976:	6999      	ldr	r1, [r3, #24]
 800b978:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b97a:	681a      	ldr	r2, [r3, #0]
 800b97c:	ea40 0301 	orr.w	r3, r0, r1
 800b980:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b984:	681a      	ldr	r2, [r3, #0]
 800b986:	4bc5      	ldr	r3, [pc, #788]	; (800bc9c <UART_SetConfig+0x384>)
 800b988:	429a      	cmp	r2, r3
 800b98a:	d004      	beq.n	800b996 <UART_SetConfig+0x7e>
 800b98c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b98e:	681a      	ldr	r2, [r3, #0]
 800b990:	4bc3      	ldr	r3, [pc, #780]	; (800bca0 <UART_SetConfig+0x388>)
 800b992:	429a      	cmp	r2, r3
 800b994:	d103      	bne.n	800b99e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b996:	f7fe f957 	bl	8009c48 <HAL_RCC_GetPCLK2Freq>
 800b99a:	6778      	str	r0, [r7, #116]	; 0x74
 800b99c:	e002      	b.n	800b9a4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b99e:	f7fe f93f 	bl	8009c20 <HAL_RCC_GetPCLK1Freq>
 800b9a2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b9a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b9a6:	69db      	ldr	r3, [r3, #28]
 800b9a8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9ac:	f040 80b6 	bne.w	800bb1c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b9b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b9b2:	461c      	mov	r4, r3
 800b9b4:	f04f 0500 	mov.w	r5, #0
 800b9b8:	4622      	mov	r2, r4
 800b9ba:	462b      	mov	r3, r5
 800b9bc:	1891      	adds	r1, r2, r2
 800b9be:	6439      	str	r1, [r7, #64]	; 0x40
 800b9c0:	415b      	adcs	r3, r3
 800b9c2:	647b      	str	r3, [r7, #68]	; 0x44
 800b9c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b9c8:	1912      	adds	r2, r2, r4
 800b9ca:	eb45 0303 	adc.w	r3, r5, r3
 800b9ce:	f04f 0000 	mov.w	r0, #0
 800b9d2:	f04f 0100 	mov.w	r1, #0
 800b9d6:	00d9      	lsls	r1, r3, #3
 800b9d8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b9dc:	00d0      	lsls	r0, r2, #3
 800b9de:	4602      	mov	r2, r0
 800b9e0:	460b      	mov	r3, r1
 800b9e2:	1911      	adds	r1, r2, r4
 800b9e4:	6639      	str	r1, [r7, #96]	; 0x60
 800b9e6:	416b      	adcs	r3, r5
 800b9e8:	667b      	str	r3, [r7, #100]	; 0x64
 800b9ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b9ec:	685b      	ldr	r3, [r3, #4]
 800b9ee:	461a      	mov	r2, r3
 800b9f0:	f04f 0300 	mov.w	r3, #0
 800b9f4:	1891      	adds	r1, r2, r2
 800b9f6:	63b9      	str	r1, [r7, #56]	; 0x38
 800b9f8:	415b      	adcs	r3, r3
 800b9fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b9fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ba00:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800ba04:	f7f5 f928 	bl	8000c58 <__aeabi_uldivmod>
 800ba08:	4602      	mov	r2, r0
 800ba0a:	460b      	mov	r3, r1
 800ba0c:	4ba5      	ldr	r3, [pc, #660]	; (800bca4 <UART_SetConfig+0x38c>)
 800ba0e:	fba3 2302 	umull	r2, r3, r3, r2
 800ba12:	095b      	lsrs	r3, r3, #5
 800ba14:	011e      	lsls	r6, r3, #4
 800ba16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ba18:	461c      	mov	r4, r3
 800ba1a:	f04f 0500 	mov.w	r5, #0
 800ba1e:	4622      	mov	r2, r4
 800ba20:	462b      	mov	r3, r5
 800ba22:	1891      	adds	r1, r2, r2
 800ba24:	6339      	str	r1, [r7, #48]	; 0x30
 800ba26:	415b      	adcs	r3, r3
 800ba28:	637b      	str	r3, [r7, #52]	; 0x34
 800ba2a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800ba2e:	1912      	adds	r2, r2, r4
 800ba30:	eb45 0303 	adc.w	r3, r5, r3
 800ba34:	f04f 0000 	mov.w	r0, #0
 800ba38:	f04f 0100 	mov.w	r1, #0
 800ba3c:	00d9      	lsls	r1, r3, #3
 800ba3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800ba42:	00d0      	lsls	r0, r2, #3
 800ba44:	4602      	mov	r2, r0
 800ba46:	460b      	mov	r3, r1
 800ba48:	1911      	adds	r1, r2, r4
 800ba4a:	65b9      	str	r1, [r7, #88]	; 0x58
 800ba4c:	416b      	adcs	r3, r5
 800ba4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ba50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ba52:	685b      	ldr	r3, [r3, #4]
 800ba54:	461a      	mov	r2, r3
 800ba56:	f04f 0300 	mov.w	r3, #0
 800ba5a:	1891      	adds	r1, r2, r2
 800ba5c:	62b9      	str	r1, [r7, #40]	; 0x28
 800ba5e:	415b      	adcs	r3, r3
 800ba60:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ba66:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800ba6a:	f7f5 f8f5 	bl	8000c58 <__aeabi_uldivmod>
 800ba6e:	4602      	mov	r2, r0
 800ba70:	460b      	mov	r3, r1
 800ba72:	4b8c      	ldr	r3, [pc, #560]	; (800bca4 <UART_SetConfig+0x38c>)
 800ba74:	fba3 1302 	umull	r1, r3, r3, r2
 800ba78:	095b      	lsrs	r3, r3, #5
 800ba7a:	2164      	movs	r1, #100	; 0x64
 800ba7c:	fb01 f303 	mul.w	r3, r1, r3
 800ba80:	1ad3      	subs	r3, r2, r3
 800ba82:	00db      	lsls	r3, r3, #3
 800ba84:	3332      	adds	r3, #50	; 0x32
 800ba86:	4a87      	ldr	r2, [pc, #540]	; (800bca4 <UART_SetConfig+0x38c>)
 800ba88:	fba2 2303 	umull	r2, r3, r2, r3
 800ba8c:	095b      	lsrs	r3, r3, #5
 800ba8e:	005b      	lsls	r3, r3, #1
 800ba90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ba94:	441e      	add	r6, r3
 800ba96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ba98:	4618      	mov	r0, r3
 800ba9a:	f04f 0100 	mov.w	r1, #0
 800ba9e:	4602      	mov	r2, r0
 800baa0:	460b      	mov	r3, r1
 800baa2:	1894      	adds	r4, r2, r2
 800baa4:	623c      	str	r4, [r7, #32]
 800baa6:	415b      	adcs	r3, r3
 800baa8:	627b      	str	r3, [r7, #36]	; 0x24
 800baaa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800baae:	1812      	adds	r2, r2, r0
 800bab0:	eb41 0303 	adc.w	r3, r1, r3
 800bab4:	f04f 0400 	mov.w	r4, #0
 800bab8:	f04f 0500 	mov.w	r5, #0
 800babc:	00dd      	lsls	r5, r3, #3
 800babe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bac2:	00d4      	lsls	r4, r2, #3
 800bac4:	4622      	mov	r2, r4
 800bac6:	462b      	mov	r3, r5
 800bac8:	1814      	adds	r4, r2, r0
 800baca:	653c      	str	r4, [r7, #80]	; 0x50
 800bacc:	414b      	adcs	r3, r1
 800bace:	657b      	str	r3, [r7, #84]	; 0x54
 800bad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bad2:	685b      	ldr	r3, [r3, #4]
 800bad4:	461a      	mov	r2, r3
 800bad6:	f04f 0300 	mov.w	r3, #0
 800bada:	1891      	adds	r1, r2, r2
 800badc:	61b9      	str	r1, [r7, #24]
 800bade:	415b      	adcs	r3, r3
 800bae0:	61fb      	str	r3, [r7, #28]
 800bae2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bae6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800baea:	f7f5 f8b5 	bl	8000c58 <__aeabi_uldivmod>
 800baee:	4602      	mov	r2, r0
 800baf0:	460b      	mov	r3, r1
 800baf2:	4b6c      	ldr	r3, [pc, #432]	; (800bca4 <UART_SetConfig+0x38c>)
 800baf4:	fba3 1302 	umull	r1, r3, r3, r2
 800baf8:	095b      	lsrs	r3, r3, #5
 800bafa:	2164      	movs	r1, #100	; 0x64
 800bafc:	fb01 f303 	mul.w	r3, r1, r3
 800bb00:	1ad3      	subs	r3, r2, r3
 800bb02:	00db      	lsls	r3, r3, #3
 800bb04:	3332      	adds	r3, #50	; 0x32
 800bb06:	4a67      	ldr	r2, [pc, #412]	; (800bca4 <UART_SetConfig+0x38c>)
 800bb08:	fba2 2303 	umull	r2, r3, r2, r3
 800bb0c:	095b      	lsrs	r3, r3, #5
 800bb0e:	f003 0207 	and.w	r2, r3, #7
 800bb12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	4432      	add	r2, r6
 800bb18:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bb1a:	e0b9      	b.n	800bc90 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bb1c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bb1e:	461c      	mov	r4, r3
 800bb20:	f04f 0500 	mov.w	r5, #0
 800bb24:	4622      	mov	r2, r4
 800bb26:	462b      	mov	r3, r5
 800bb28:	1891      	adds	r1, r2, r2
 800bb2a:	6139      	str	r1, [r7, #16]
 800bb2c:	415b      	adcs	r3, r3
 800bb2e:	617b      	str	r3, [r7, #20]
 800bb30:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800bb34:	1912      	adds	r2, r2, r4
 800bb36:	eb45 0303 	adc.w	r3, r5, r3
 800bb3a:	f04f 0000 	mov.w	r0, #0
 800bb3e:	f04f 0100 	mov.w	r1, #0
 800bb42:	00d9      	lsls	r1, r3, #3
 800bb44:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800bb48:	00d0      	lsls	r0, r2, #3
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	eb12 0804 	adds.w	r8, r2, r4
 800bb52:	eb43 0905 	adc.w	r9, r3, r5
 800bb56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bb58:	685b      	ldr	r3, [r3, #4]
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	f04f 0100 	mov.w	r1, #0
 800bb60:	f04f 0200 	mov.w	r2, #0
 800bb64:	f04f 0300 	mov.w	r3, #0
 800bb68:	008b      	lsls	r3, r1, #2
 800bb6a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bb6e:	0082      	lsls	r2, r0, #2
 800bb70:	4640      	mov	r0, r8
 800bb72:	4649      	mov	r1, r9
 800bb74:	f7f5 f870 	bl	8000c58 <__aeabi_uldivmod>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	460b      	mov	r3, r1
 800bb7c:	4b49      	ldr	r3, [pc, #292]	; (800bca4 <UART_SetConfig+0x38c>)
 800bb7e:	fba3 2302 	umull	r2, r3, r3, r2
 800bb82:	095b      	lsrs	r3, r3, #5
 800bb84:	011e      	lsls	r6, r3, #4
 800bb86:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f04f 0100 	mov.w	r1, #0
 800bb8e:	4602      	mov	r2, r0
 800bb90:	460b      	mov	r3, r1
 800bb92:	1894      	adds	r4, r2, r2
 800bb94:	60bc      	str	r4, [r7, #8]
 800bb96:	415b      	adcs	r3, r3
 800bb98:	60fb      	str	r3, [r7, #12]
 800bb9a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bb9e:	1812      	adds	r2, r2, r0
 800bba0:	eb41 0303 	adc.w	r3, r1, r3
 800bba4:	f04f 0400 	mov.w	r4, #0
 800bba8:	f04f 0500 	mov.w	r5, #0
 800bbac:	00dd      	lsls	r5, r3, #3
 800bbae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bbb2:	00d4      	lsls	r4, r2, #3
 800bbb4:	4622      	mov	r2, r4
 800bbb6:	462b      	mov	r3, r5
 800bbb8:	1814      	adds	r4, r2, r0
 800bbba:	64bc      	str	r4, [r7, #72]	; 0x48
 800bbbc:	414b      	adcs	r3, r1
 800bbbe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bbc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bbc2:	685b      	ldr	r3, [r3, #4]
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	f04f 0100 	mov.w	r1, #0
 800bbca:	f04f 0200 	mov.w	r2, #0
 800bbce:	f04f 0300 	mov.w	r3, #0
 800bbd2:	008b      	lsls	r3, r1, #2
 800bbd4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bbd8:	0082      	lsls	r2, r0, #2
 800bbda:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800bbde:	f7f5 f83b 	bl	8000c58 <__aeabi_uldivmod>
 800bbe2:	4602      	mov	r2, r0
 800bbe4:	460b      	mov	r3, r1
 800bbe6:	4b2f      	ldr	r3, [pc, #188]	; (800bca4 <UART_SetConfig+0x38c>)
 800bbe8:	fba3 1302 	umull	r1, r3, r3, r2
 800bbec:	095b      	lsrs	r3, r3, #5
 800bbee:	2164      	movs	r1, #100	; 0x64
 800bbf0:	fb01 f303 	mul.w	r3, r1, r3
 800bbf4:	1ad3      	subs	r3, r2, r3
 800bbf6:	011b      	lsls	r3, r3, #4
 800bbf8:	3332      	adds	r3, #50	; 0x32
 800bbfa:	4a2a      	ldr	r2, [pc, #168]	; (800bca4 <UART_SetConfig+0x38c>)
 800bbfc:	fba2 2303 	umull	r2, r3, r2, r3
 800bc00:	095b      	lsrs	r3, r3, #5
 800bc02:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bc06:	441e      	add	r6, r3
 800bc08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f04f 0100 	mov.w	r1, #0
 800bc10:	4602      	mov	r2, r0
 800bc12:	460b      	mov	r3, r1
 800bc14:	1894      	adds	r4, r2, r2
 800bc16:	603c      	str	r4, [r7, #0]
 800bc18:	415b      	adcs	r3, r3
 800bc1a:	607b      	str	r3, [r7, #4]
 800bc1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bc20:	1812      	adds	r2, r2, r0
 800bc22:	eb41 0303 	adc.w	r3, r1, r3
 800bc26:	f04f 0400 	mov.w	r4, #0
 800bc2a:	f04f 0500 	mov.w	r5, #0
 800bc2e:	00dd      	lsls	r5, r3, #3
 800bc30:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800bc34:	00d4      	lsls	r4, r2, #3
 800bc36:	4622      	mov	r2, r4
 800bc38:	462b      	mov	r3, r5
 800bc3a:	eb12 0a00 	adds.w	sl, r2, r0
 800bc3e:	eb43 0b01 	adc.w	fp, r3, r1
 800bc42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bc44:	685b      	ldr	r3, [r3, #4]
 800bc46:	4618      	mov	r0, r3
 800bc48:	f04f 0100 	mov.w	r1, #0
 800bc4c:	f04f 0200 	mov.w	r2, #0
 800bc50:	f04f 0300 	mov.w	r3, #0
 800bc54:	008b      	lsls	r3, r1, #2
 800bc56:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800bc5a:	0082      	lsls	r2, r0, #2
 800bc5c:	4650      	mov	r0, sl
 800bc5e:	4659      	mov	r1, fp
 800bc60:	f7f4 fffa 	bl	8000c58 <__aeabi_uldivmod>
 800bc64:	4602      	mov	r2, r0
 800bc66:	460b      	mov	r3, r1
 800bc68:	4b0e      	ldr	r3, [pc, #56]	; (800bca4 <UART_SetConfig+0x38c>)
 800bc6a:	fba3 1302 	umull	r1, r3, r3, r2
 800bc6e:	095b      	lsrs	r3, r3, #5
 800bc70:	2164      	movs	r1, #100	; 0x64
 800bc72:	fb01 f303 	mul.w	r3, r1, r3
 800bc76:	1ad3      	subs	r3, r2, r3
 800bc78:	011b      	lsls	r3, r3, #4
 800bc7a:	3332      	adds	r3, #50	; 0x32
 800bc7c:	4a09      	ldr	r2, [pc, #36]	; (800bca4 <UART_SetConfig+0x38c>)
 800bc7e:	fba2 2303 	umull	r2, r3, r2, r3
 800bc82:	095b      	lsrs	r3, r3, #5
 800bc84:	f003 020f 	and.w	r2, r3, #15
 800bc88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	4432      	add	r2, r6
 800bc8e:	609a      	str	r2, [r3, #8]
}
 800bc90:	bf00      	nop
 800bc92:	377c      	adds	r7, #124	; 0x7c
 800bc94:	46bd      	mov	sp, r7
 800bc96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc9a:	bf00      	nop
 800bc9c:	40011000 	.word	0x40011000
 800bca0:	40011400 	.word	0x40011400
 800bca4:	51eb851f 	.word	0x51eb851f

0800bca8 <atol>:
 800bca8:	220a      	movs	r2, #10
 800bcaa:	2100      	movs	r1, #0
 800bcac:	f000 bd94 	b.w	800c7d8 <strtol>

0800bcb0 <__errno>:
 800bcb0:	4b01      	ldr	r3, [pc, #4]	; (800bcb8 <__errno+0x8>)
 800bcb2:	6818      	ldr	r0, [r3, #0]
 800bcb4:	4770      	bx	lr
 800bcb6:	bf00      	nop
 800bcb8:	20000064 	.word	0x20000064

0800bcbc <__libc_init_array>:
 800bcbc:	b570      	push	{r4, r5, r6, lr}
 800bcbe:	4d0d      	ldr	r5, [pc, #52]	; (800bcf4 <__libc_init_array+0x38>)
 800bcc0:	4c0d      	ldr	r4, [pc, #52]	; (800bcf8 <__libc_init_array+0x3c>)
 800bcc2:	1b64      	subs	r4, r4, r5
 800bcc4:	10a4      	asrs	r4, r4, #2
 800bcc6:	2600      	movs	r6, #0
 800bcc8:	42a6      	cmp	r6, r4
 800bcca:	d109      	bne.n	800bce0 <__libc_init_array+0x24>
 800bccc:	4d0b      	ldr	r5, [pc, #44]	; (800bcfc <__libc_init_array+0x40>)
 800bcce:	4c0c      	ldr	r4, [pc, #48]	; (800bd00 <__libc_init_array+0x44>)
 800bcd0:	f003 ff78 	bl	800fbc4 <_init>
 800bcd4:	1b64      	subs	r4, r4, r5
 800bcd6:	10a4      	asrs	r4, r4, #2
 800bcd8:	2600      	movs	r6, #0
 800bcda:	42a6      	cmp	r6, r4
 800bcdc:	d105      	bne.n	800bcea <__libc_init_array+0x2e>
 800bcde:	bd70      	pop	{r4, r5, r6, pc}
 800bce0:	f855 3b04 	ldr.w	r3, [r5], #4
 800bce4:	4798      	blx	r3
 800bce6:	3601      	adds	r6, #1
 800bce8:	e7ee      	b.n	800bcc8 <__libc_init_array+0xc>
 800bcea:	f855 3b04 	ldr.w	r3, [r5], #4
 800bcee:	4798      	blx	r3
 800bcf0:	3601      	adds	r6, #1
 800bcf2:	e7f2      	b.n	800bcda <__libc_init_array+0x1e>
 800bcf4:	08013fc0 	.word	0x08013fc0
 800bcf8:	08013fc0 	.word	0x08013fc0
 800bcfc:	08013fc0 	.word	0x08013fc0
 800bd00:	08013fc4 	.word	0x08013fc4

0800bd04 <memcpy>:
 800bd04:	440a      	add	r2, r1
 800bd06:	4291      	cmp	r1, r2
 800bd08:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800bd0c:	d100      	bne.n	800bd10 <memcpy+0xc>
 800bd0e:	4770      	bx	lr
 800bd10:	b510      	push	{r4, lr}
 800bd12:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bd16:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bd1a:	4291      	cmp	r1, r2
 800bd1c:	d1f9      	bne.n	800bd12 <memcpy+0xe>
 800bd1e:	bd10      	pop	{r4, pc}

0800bd20 <memset>:
 800bd20:	4402      	add	r2, r0
 800bd22:	4603      	mov	r3, r0
 800bd24:	4293      	cmp	r3, r2
 800bd26:	d100      	bne.n	800bd2a <memset+0xa>
 800bd28:	4770      	bx	lr
 800bd2a:	f803 1b01 	strb.w	r1, [r3], #1
 800bd2e:	e7f9      	b.n	800bd24 <memset+0x4>

0800bd30 <__cvt>:
 800bd30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd34:	ec55 4b10 	vmov	r4, r5, d0
 800bd38:	2d00      	cmp	r5, #0
 800bd3a:	460e      	mov	r6, r1
 800bd3c:	4619      	mov	r1, r3
 800bd3e:	462b      	mov	r3, r5
 800bd40:	bfbb      	ittet	lt
 800bd42:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bd46:	461d      	movlt	r5, r3
 800bd48:	2300      	movge	r3, #0
 800bd4a:	232d      	movlt	r3, #45	; 0x2d
 800bd4c:	700b      	strb	r3, [r1, #0]
 800bd4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd50:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bd54:	4691      	mov	r9, r2
 800bd56:	f023 0820 	bic.w	r8, r3, #32
 800bd5a:	bfbc      	itt	lt
 800bd5c:	4622      	movlt	r2, r4
 800bd5e:	4614      	movlt	r4, r2
 800bd60:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd64:	d005      	beq.n	800bd72 <__cvt+0x42>
 800bd66:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bd6a:	d100      	bne.n	800bd6e <__cvt+0x3e>
 800bd6c:	3601      	adds	r6, #1
 800bd6e:	2102      	movs	r1, #2
 800bd70:	e000      	b.n	800bd74 <__cvt+0x44>
 800bd72:	2103      	movs	r1, #3
 800bd74:	ab03      	add	r3, sp, #12
 800bd76:	9301      	str	r3, [sp, #4]
 800bd78:	ab02      	add	r3, sp, #8
 800bd7a:	9300      	str	r3, [sp, #0]
 800bd7c:	ec45 4b10 	vmov	d0, r4, r5
 800bd80:	4653      	mov	r3, sl
 800bd82:	4632      	mov	r2, r6
 800bd84:	f000 fdf8 	bl	800c978 <_dtoa_r>
 800bd88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bd8c:	4607      	mov	r7, r0
 800bd8e:	d102      	bne.n	800bd96 <__cvt+0x66>
 800bd90:	f019 0f01 	tst.w	r9, #1
 800bd94:	d022      	beq.n	800bddc <__cvt+0xac>
 800bd96:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd9a:	eb07 0906 	add.w	r9, r7, r6
 800bd9e:	d110      	bne.n	800bdc2 <__cvt+0x92>
 800bda0:	783b      	ldrb	r3, [r7, #0]
 800bda2:	2b30      	cmp	r3, #48	; 0x30
 800bda4:	d10a      	bne.n	800bdbc <__cvt+0x8c>
 800bda6:	2200      	movs	r2, #0
 800bda8:	2300      	movs	r3, #0
 800bdaa:	4620      	mov	r0, r4
 800bdac:	4629      	mov	r1, r5
 800bdae:	f7f4 fe93 	bl	8000ad8 <__aeabi_dcmpeq>
 800bdb2:	b918      	cbnz	r0, 800bdbc <__cvt+0x8c>
 800bdb4:	f1c6 0601 	rsb	r6, r6, #1
 800bdb8:	f8ca 6000 	str.w	r6, [sl]
 800bdbc:	f8da 3000 	ldr.w	r3, [sl]
 800bdc0:	4499      	add	r9, r3
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	4629      	mov	r1, r5
 800bdca:	f7f4 fe85 	bl	8000ad8 <__aeabi_dcmpeq>
 800bdce:	b108      	cbz	r0, 800bdd4 <__cvt+0xa4>
 800bdd0:	f8cd 900c 	str.w	r9, [sp, #12]
 800bdd4:	2230      	movs	r2, #48	; 0x30
 800bdd6:	9b03      	ldr	r3, [sp, #12]
 800bdd8:	454b      	cmp	r3, r9
 800bdda:	d307      	bcc.n	800bdec <__cvt+0xbc>
 800bddc:	9b03      	ldr	r3, [sp, #12]
 800bdde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bde0:	1bdb      	subs	r3, r3, r7
 800bde2:	4638      	mov	r0, r7
 800bde4:	6013      	str	r3, [r2, #0]
 800bde6:	b004      	add	sp, #16
 800bde8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdec:	1c59      	adds	r1, r3, #1
 800bdee:	9103      	str	r1, [sp, #12]
 800bdf0:	701a      	strb	r2, [r3, #0]
 800bdf2:	e7f0      	b.n	800bdd6 <__cvt+0xa6>

0800bdf4 <__exponent>:
 800bdf4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	2900      	cmp	r1, #0
 800bdfa:	bfb8      	it	lt
 800bdfc:	4249      	neglt	r1, r1
 800bdfe:	f803 2b02 	strb.w	r2, [r3], #2
 800be02:	bfb4      	ite	lt
 800be04:	222d      	movlt	r2, #45	; 0x2d
 800be06:	222b      	movge	r2, #43	; 0x2b
 800be08:	2909      	cmp	r1, #9
 800be0a:	7042      	strb	r2, [r0, #1]
 800be0c:	dd2a      	ble.n	800be64 <__exponent+0x70>
 800be0e:	f10d 0407 	add.w	r4, sp, #7
 800be12:	46a4      	mov	ip, r4
 800be14:	270a      	movs	r7, #10
 800be16:	46a6      	mov	lr, r4
 800be18:	460a      	mov	r2, r1
 800be1a:	fb91 f6f7 	sdiv	r6, r1, r7
 800be1e:	fb07 1516 	mls	r5, r7, r6, r1
 800be22:	3530      	adds	r5, #48	; 0x30
 800be24:	2a63      	cmp	r2, #99	; 0x63
 800be26:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800be2a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800be2e:	4631      	mov	r1, r6
 800be30:	dcf1      	bgt.n	800be16 <__exponent+0x22>
 800be32:	3130      	adds	r1, #48	; 0x30
 800be34:	f1ae 0502 	sub.w	r5, lr, #2
 800be38:	f804 1c01 	strb.w	r1, [r4, #-1]
 800be3c:	1c44      	adds	r4, r0, #1
 800be3e:	4629      	mov	r1, r5
 800be40:	4561      	cmp	r1, ip
 800be42:	d30a      	bcc.n	800be5a <__exponent+0x66>
 800be44:	f10d 0209 	add.w	r2, sp, #9
 800be48:	eba2 020e 	sub.w	r2, r2, lr
 800be4c:	4565      	cmp	r5, ip
 800be4e:	bf88      	it	hi
 800be50:	2200      	movhi	r2, #0
 800be52:	4413      	add	r3, r2
 800be54:	1a18      	subs	r0, r3, r0
 800be56:	b003      	add	sp, #12
 800be58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be5e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800be62:	e7ed      	b.n	800be40 <__exponent+0x4c>
 800be64:	2330      	movs	r3, #48	; 0x30
 800be66:	3130      	adds	r1, #48	; 0x30
 800be68:	7083      	strb	r3, [r0, #2]
 800be6a:	70c1      	strb	r1, [r0, #3]
 800be6c:	1d03      	adds	r3, r0, #4
 800be6e:	e7f1      	b.n	800be54 <__exponent+0x60>

0800be70 <_printf_float>:
 800be70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be74:	ed2d 8b02 	vpush	{d8}
 800be78:	b08d      	sub	sp, #52	; 0x34
 800be7a:	460c      	mov	r4, r1
 800be7c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800be80:	4616      	mov	r6, r2
 800be82:	461f      	mov	r7, r3
 800be84:	4605      	mov	r5, r0
 800be86:	f001 fb63 	bl	800d550 <_localeconv_r>
 800be8a:	f8d0 a000 	ldr.w	sl, [r0]
 800be8e:	4650      	mov	r0, sl
 800be90:	f7f4 f9a6 	bl	80001e0 <strlen>
 800be94:	2300      	movs	r3, #0
 800be96:	930a      	str	r3, [sp, #40]	; 0x28
 800be98:	6823      	ldr	r3, [r4, #0]
 800be9a:	9305      	str	r3, [sp, #20]
 800be9c:	f8d8 3000 	ldr.w	r3, [r8]
 800bea0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800bea4:	3307      	adds	r3, #7
 800bea6:	f023 0307 	bic.w	r3, r3, #7
 800beaa:	f103 0208 	add.w	r2, r3, #8
 800beae:	f8c8 2000 	str.w	r2, [r8]
 800beb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800beba:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bebe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bec2:	9307      	str	r3, [sp, #28]
 800bec4:	f8cd 8018 	str.w	r8, [sp, #24]
 800bec8:	ee08 0a10 	vmov	s16, r0
 800becc:	4b9f      	ldr	r3, [pc, #636]	; (800c14c <_printf_float+0x2dc>)
 800bece:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bed2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bed6:	f7f4 fe31 	bl	8000b3c <__aeabi_dcmpun>
 800beda:	bb88      	cbnz	r0, 800bf40 <_printf_float+0xd0>
 800bedc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bee0:	4b9a      	ldr	r3, [pc, #616]	; (800c14c <_printf_float+0x2dc>)
 800bee2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bee6:	f7f4 fe0b 	bl	8000b00 <__aeabi_dcmple>
 800beea:	bb48      	cbnz	r0, 800bf40 <_printf_float+0xd0>
 800beec:	2200      	movs	r2, #0
 800beee:	2300      	movs	r3, #0
 800bef0:	4640      	mov	r0, r8
 800bef2:	4649      	mov	r1, r9
 800bef4:	f7f4 fdfa 	bl	8000aec <__aeabi_dcmplt>
 800bef8:	b110      	cbz	r0, 800bf00 <_printf_float+0x90>
 800befa:	232d      	movs	r3, #45	; 0x2d
 800befc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf00:	4b93      	ldr	r3, [pc, #588]	; (800c150 <_printf_float+0x2e0>)
 800bf02:	4894      	ldr	r0, [pc, #592]	; (800c154 <_printf_float+0x2e4>)
 800bf04:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bf08:	bf94      	ite	ls
 800bf0a:	4698      	movls	r8, r3
 800bf0c:	4680      	movhi	r8, r0
 800bf0e:	2303      	movs	r3, #3
 800bf10:	6123      	str	r3, [r4, #16]
 800bf12:	9b05      	ldr	r3, [sp, #20]
 800bf14:	f023 0204 	bic.w	r2, r3, #4
 800bf18:	6022      	str	r2, [r4, #0]
 800bf1a:	f04f 0900 	mov.w	r9, #0
 800bf1e:	9700      	str	r7, [sp, #0]
 800bf20:	4633      	mov	r3, r6
 800bf22:	aa0b      	add	r2, sp, #44	; 0x2c
 800bf24:	4621      	mov	r1, r4
 800bf26:	4628      	mov	r0, r5
 800bf28:	f000 f9d8 	bl	800c2dc <_printf_common>
 800bf2c:	3001      	adds	r0, #1
 800bf2e:	f040 8090 	bne.w	800c052 <_printf_float+0x1e2>
 800bf32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bf36:	b00d      	add	sp, #52	; 0x34
 800bf38:	ecbd 8b02 	vpop	{d8}
 800bf3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf40:	4642      	mov	r2, r8
 800bf42:	464b      	mov	r3, r9
 800bf44:	4640      	mov	r0, r8
 800bf46:	4649      	mov	r1, r9
 800bf48:	f7f4 fdf8 	bl	8000b3c <__aeabi_dcmpun>
 800bf4c:	b140      	cbz	r0, 800bf60 <_printf_float+0xf0>
 800bf4e:	464b      	mov	r3, r9
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	bfbc      	itt	lt
 800bf54:	232d      	movlt	r3, #45	; 0x2d
 800bf56:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bf5a:	487f      	ldr	r0, [pc, #508]	; (800c158 <_printf_float+0x2e8>)
 800bf5c:	4b7f      	ldr	r3, [pc, #508]	; (800c15c <_printf_float+0x2ec>)
 800bf5e:	e7d1      	b.n	800bf04 <_printf_float+0x94>
 800bf60:	6863      	ldr	r3, [r4, #4]
 800bf62:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bf66:	9206      	str	r2, [sp, #24]
 800bf68:	1c5a      	adds	r2, r3, #1
 800bf6a:	d13f      	bne.n	800bfec <_printf_float+0x17c>
 800bf6c:	2306      	movs	r3, #6
 800bf6e:	6063      	str	r3, [r4, #4]
 800bf70:	9b05      	ldr	r3, [sp, #20]
 800bf72:	6861      	ldr	r1, [r4, #4]
 800bf74:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bf78:	2300      	movs	r3, #0
 800bf7a:	9303      	str	r3, [sp, #12]
 800bf7c:	ab0a      	add	r3, sp, #40	; 0x28
 800bf7e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bf82:	ab09      	add	r3, sp, #36	; 0x24
 800bf84:	ec49 8b10 	vmov	d0, r8, r9
 800bf88:	9300      	str	r3, [sp, #0]
 800bf8a:	6022      	str	r2, [r4, #0]
 800bf8c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bf90:	4628      	mov	r0, r5
 800bf92:	f7ff fecd 	bl	800bd30 <__cvt>
 800bf96:	9b06      	ldr	r3, [sp, #24]
 800bf98:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bf9a:	2b47      	cmp	r3, #71	; 0x47
 800bf9c:	4680      	mov	r8, r0
 800bf9e:	d108      	bne.n	800bfb2 <_printf_float+0x142>
 800bfa0:	1cc8      	adds	r0, r1, #3
 800bfa2:	db02      	blt.n	800bfaa <_printf_float+0x13a>
 800bfa4:	6863      	ldr	r3, [r4, #4]
 800bfa6:	4299      	cmp	r1, r3
 800bfa8:	dd41      	ble.n	800c02e <_printf_float+0x1be>
 800bfaa:	f1ab 0b02 	sub.w	fp, fp, #2
 800bfae:	fa5f fb8b 	uxtb.w	fp, fp
 800bfb2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bfb6:	d820      	bhi.n	800bffa <_printf_float+0x18a>
 800bfb8:	3901      	subs	r1, #1
 800bfba:	465a      	mov	r2, fp
 800bfbc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bfc0:	9109      	str	r1, [sp, #36]	; 0x24
 800bfc2:	f7ff ff17 	bl	800bdf4 <__exponent>
 800bfc6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bfc8:	1813      	adds	r3, r2, r0
 800bfca:	2a01      	cmp	r2, #1
 800bfcc:	4681      	mov	r9, r0
 800bfce:	6123      	str	r3, [r4, #16]
 800bfd0:	dc02      	bgt.n	800bfd8 <_printf_float+0x168>
 800bfd2:	6822      	ldr	r2, [r4, #0]
 800bfd4:	07d2      	lsls	r2, r2, #31
 800bfd6:	d501      	bpl.n	800bfdc <_printf_float+0x16c>
 800bfd8:	3301      	adds	r3, #1
 800bfda:	6123      	str	r3, [r4, #16]
 800bfdc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d09c      	beq.n	800bf1e <_printf_float+0xae>
 800bfe4:	232d      	movs	r3, #45	; 0x2d
 800bfe6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bfea:	e798      	b.n	800bf1e <_printf_float+0xae>
 800bfec:	9a06      	ldr	r2, [sp, #24]
 800bfee:	2a47      	cmp	r2, #71	; 0x47
 800bff0:	d1be      	bne.n	800bf70 <_printf_float+0x100>
 800bff2:	2b00      	cmp	r3, #0
 800bff4:	d1bc      	bne.n	800bf70 <_printf_float+0x100>
 800bff6:	2301      	movs	r3, #1
 800bff8:	e7b9      	b.n	800bf6e <_printf_float+0xfe>
 800bffa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bffe:	d118      	bne.n	800c032 <_printf_float+0x1c2>
 800c000:	2900      	cmp	r1, #0
 800c002:	6863      	ldr	r3, [r4, #4]
 800c004:	dd0b      	ble.n	800c01e <_printf_float+0x1ae>
 800c006:	6121      	str	r1, [r4, #16]
 800c008:	b913      	cbnz	r3, 800c010 <_printf_float+0x1a0>
 800c00a:	6822      	ldr	r2, [r4, #0]
 800c00c:	07d0      	lsls	r0, r2, #31
 800c00e:	d502      	bpl.n	800c016 <_printf_float+0x1a6>
 800c010:	3301      	adds	r3, #1
 800c012:	440b      	add	r3, r1
 800c014:	6123      	str	r3, [r4, #16]
 800c016:	65a1      	str	r1, [r4, #88]	; 0x58
 800c018:	f04f 0900 	mov.w	r9, #0
 800c01c:	e7de      	b.n	800bfdc <_printf_float+0x16c>
 800c01e:	b913      	cbnz	r3, 800c026 <_printf_float+0x1b6>
 800c020:	6822      	ldr	r2, [r4, #0]
 800c022:	07d2      	lsls	r2, r2, #31
 800c024:	d501      	bpl.n	800c02a <_printf_float+0x1ba>
 800c026:	3302      	adds	r3, #2
 800c028:	e7f4      	b.n	800c014 <_printf_float+0x1a4>
 800c02a:	2301      	movs	r3, #1
 800c02c:	e7f2      	b.n	800c014 <_printf_float+0x1a4>
 800c02e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c032:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c034:	4299      	cmp	r1, r3
 800c036:	db05      	blt.n	800c044 <_printf_float+0x1d4>
 800c038:	6823      	ldr	r3, [r4, #0]
 800c03a:	6121      	str	r1, [r4, #16]
 800c03c:	07d8      	lsls	r0, r3, #31
 800c03e:	d5ea      	bpl.n	800c016 <_printf_float+0x1a6>
 800c040:	1c4b      	adds	r3, r1, #1
 800c042:	e7e7      	b.n	800c014 <_printf_float+0x1a4>
 800c044:	2900      	cmp	r1, #0
 800c046:	bfd4      	ite	le
 800c048:	f1c1 0202 	rsble	r2, r1, #2
 800c04c:	2201      	movgt	r2, #1
 800c04e:	4413      	add	r3, r2
 800c050:	e7e0      	b.n	800c014 <_printf_float+0x1a4>
 800c052:	6823      	ldr	r3, [r4, #0]
 800c054:	055a      	lsls	r2, r3, #21
 800c056:	d407      	bmi.n	800c068 <_printf_float+0x1f8>
 800c058:	6923      	ldr	r3, [r4, #16]
 800c05a:	4642      	mov	r2, r8
 800c05c:	4631      	mov	r1, r6
 800c05e:	4628      	mov	r0, r5
 800c060:	47b8      	blx	r7
 800c062:	3001      	adds	r0, #1
 800c064:	d12c      	bne.n	800c0c0 <_printf_float+0x250>
 800c066:	e764      	b.n	800bf32 <_printf_float+0xc2>
 800c068:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c06c:	f240 80e0 	bls.w	800c230 <_printf_float+0x3c0>
 800c070:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c074:	2200      	movs	r2, #0
 800c076:	2300      	movs	r3, #0
 800c078:	f7f4 fd2e 	bl	8000ad8 <__aeabi_dcmpeq>
 800c07c:	2800      	cmp	r0, #0
 800c07e:	d034      	beq.n	800c0ea <_printf_float+0x27a>
 800c080:	4a37      	ldr	r2, [pc, #220]	; (800c160 <_printf_float+0x2f0>)
 800c082:	2301      	movs	r3, #1
 800c084:	4631      	mov	r1, r6
 800c086:	4628      	mov	r0, r5
 800c088:	47b8      	blx	r7
 800c08a:	3001      	adds	r0, #1
 800c08c:	f43f af51 	beq.w	800bf32 <_printf_float+0xc2>
 800c090:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c094:	429a      	cmp	r2, r3
 800c096:	db02      	blt.n	800c09e <_printf_float+0x22e>
 800c098:	6823      	ldr	r3, [r4, #0]
 800c09a:	07d8      	lsls	r0, r3, #31
 800c09c:	d510      	bpl.n	800c0c0 <_printf_float+0x250>
 800c09e:	ee18 3a10 	vmov	r3, s16
 800c0a2:	4652      	mov	r2, sl
 800c0a4:	4631      	mov	r1, r6
 800c0a6:	4628      	mov	r0, r5
 800c0a8:	47b8      	blx	r7
 800c0aa:	3001      	adds	r0, #1
 800c0ac:	f43f af41 	beq.w	800bf32 <_printf_float+0xc2>
 800c0b0:	f04f 0800 	mov.w	r8, #0
 800c0b4:	f104 091a 	add.w	r9, r4, #26
 800c0b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0ba:	3b01      	subs	r3, #1
 800c0bc:	4543      	cmp	r3, r8
 800c0be:	dc09      	bgt.n	800c0d4 <_printf_float+0x264>
 800c0c0:	6823      	ldr	r3, [r4, #0]
 800c0c2:	079b      	lsls	r3, r3, #30
 800c0c4:	f100 8105 	bmi.w	800c2d2 <_printf_float+0x462>
 800c0c8:	68e0      	ldr	r0, [r4, #12]
 800c0ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0cc:	4298      	cmp	r0, r3
 800c0ce:	bfb8      	it	lt
 800c0d0:	4618      	movlt	r0, r3
 800c0d2:	e730      	b.n	800bf36 <_printf_float+0xc6>
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	464a      	mov	r2, r9
 800c0d8:	4631      	mov	r1, r6
 800c0da:	4628      	mov	r0, r5
 800c0dc:	47b8      	blx	r7
 800c0de:	3001      	adds	r0, #1
 800c0e0:	f43f af27 	beq.w	800bf32 <_printf_float+0xc2>
 800c0e4:	f108 0801 	add.w	r8, r8, #1
 800c0e8:	e7e6      	b.n	800c0b8 <_printf_float+0x248>
 800c0ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	dc39      	bgt.n	800c164 <_printf_float+0x2f4>
 800c0f0:	4a1b      	ldr	r2, [pc, #108]	; (800c160 <_printf_float+0x2f0>)
 800c0f2:	2301      	movs	r3, #1
 800c0f4:	4631      	mov	r1, r6
 800c0f6:	4628      	mov	r0, r5
 800c0f8:	47b8      	blx	r7
 800c0fa:	3001      	adds	r0, #1
 800c0fc:	f43f af19 	beq.w	800bf32 <_printf_float+0xc2>
 800c100:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c104:	4313      	orrs	r3, r2
 800c106:	d102      	bne.n	800c10e <_printf_float+0x29e>
 800c108:	6823      	ldr	r3, [r4, #0]
 800c10a:	07d9      	lsls	r1, r3, #31
 800c10c:	d5d8      	bpl.n	800c0c0 <_printf_float+0x250>
 800c10e:	ee18 3a10 	vmov	r3, s16
 800c112:	4652      	mov	r2, sl
 800c114:	4631      	mov	r1, r6
 800c116:	4628      	mov	r0, r5
 800c118:	47b8      	blx	r7
 800c11a:	3001      	adds	r0, #1
 800c11c:	f43f af09 	beq.w	800bf32 <_printf_float+0xc2>
 800c120:	f04f 0900 	mov.w	r9, #0
 800c124:	f104 0a1a 	add.w	sl, r4, #26
 800c128:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c12a:	425b      	negs	r3, r3
 800c12c:	454b      	cmp	r3, r9
 800c12e:	dc01      	bgt.n	800c134 <_printf_float+0x2c4>
 800c130:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c132:	e792      	b.n	800c05a <_printf_float+0x1ea>
 800c134:	2301      	movs	r3, #1
 800c136:	4652      	mov	r2, sl
 800c138:	4631      	mov	r1, r6
 800c13a:	4628      	mov	r0, r5
 800c13c:	47b8      	blx	r7
 800c13e:	3001      	adds	r0, #1
 800c140:	f43f aef7 	beq.w	800bf32 <_printf_float+0xc2>
 800c144:	f109 0901 	add.w	r9, r9, #1
 800c148:	e7ee      	b.n	800c128 <_printf_float+0x2b8>
 800c14a:	bf00      	nop
 800c14c:	7fefffff 	.word	0x7fefffff
 800c150:	08013b94 	.word	0x08013b94
 800c154:	08013b98 	.word	0x08013b98
 800c158:	08013ba0 	.word	0x08013ba0
 800c15c:	08013b9c 	.word	0x08013b9c
 800c160:	08013ba4 	.word	0x08013ba4
 800c164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c166:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c168:	429a      	cmp	r2, r3
 800c16a:	bfa8      	it	ge
 800c16c:	461a      	movge	r2, r3
 800c16e:	2a00      	cmp	r2, #0
 800c170:	4691      	mov	r9, r2
 800c172:	dc37      	bgt.n	800c1e4 <_printf_float+0x374>
 800c174:	f04f 0b00 	mov.w	fp, #0
 800c178:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c17c:	f104 021a 	add.w	r2, r4, #26
 800c180:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c182:	9305      	str	r3, [sp, #20]
 800c184:	eba3 0309 	sub.w	r3, r3, r9
 800c188:	455b      	cmp	r3, fp
 800c18a:	dc33      	bgt.n	800c1f4 <_printf_float+0x384>
 800c18c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c190:	429a      	cmp	r2, r3
 800c192:	db3b      	blt.n	800c20c <_printf_float+0x39c>
 800c194:	6823      	ldr	r3, [r4, #0]
 800c196:	07da      	lsls	r2, r3, #31
 800c198:	d438      	bmi.n	800c20c <_printf_float+0x39c>
 800c19a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c19c:	9b05      	ldr	r3, [sp, #20]
 800c19e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c1a0:	1ad3      	subs	r3, r2, r3
 800c1a2:	eba2 0901 	sub.w	r9, r2, r1
 800c1a6:	4599      	cmp	r9, r3
 800c1a8:	bfa8      	it	ge
 800c1aa:	4699      	movge	r9, r3
 800c1ac:	f1b9 0f00 	cmp.w	r9, #0
 800c1b0:	dc35      	bgt.n	800c21e <_printf_float+0x3ae>
 800c1b2:	f04f 0800 	mov.w	r8, #0
 800c1b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c1ba:	f104 0a1a 	add.w	sl, r4, #26
 800c1be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c1c2:	1a9b      	subs	r3, r3, r2
 800c1c4:	eba3 0309 	sub.w	r3, r3, r9
 800c1c8:	4543      	cmp	r3, r8
 800c1ca:	f77f af79 	ble.w	800c0c0 <_printf_float+0x250>
 800c1ce:	2301      	movs	r3, #1
 800c1d0:	4652      	mov	r2, sl
 800c1d2:	4631      	mov	r1, r6
 800c1d4:	4628      	mov	r0, r5
 800c1d6:	47b8      	blx	r7
 800c1d8:	3001      	adds	r0, #1
 800c1da:	f43f aeaa 	beq.w	800bf32 <_printf_float+0xc2>
 800c1de:	f108 0801 	add.w	r8, r8, #1
 800c1e2:	e7ec      	b.n	800c1be <_printf_float+0x34e>
 800c1e4:	4613      	mov	r3, r2
 800c1e6:	4631      	mov	r1, r6
 800c1e8:	4642      	mov	r2, r8
 800c1ea:	4628      	mov	r0, r5
 800c1ec:	47b8      	blx	r7
 800c1ee:	3001      	adds	r0, #1
 800c1f0:	d1c0      	bne.n	800c174 <_printf_float+0x304>
 800c1f2:	e69e      	b.n	800bf32 <_printf_float+0xc2>
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	4631      	mov	r1, r6
 800c1f8:	4628      	mov	r0, r5
 800c1fa:	9205      	str	r2, [sp, #20]
 800c1fc:	47b8      	blx	r7
 800c1fe:	3001      	adds	r0, #1
 800c200:	f43f ae97 	beq.w	800bf32 <_printf_float+0xc2>
 800c204:	9a05      	ldr	r2, [sp, #20]
 800c206:	f10b 0b01 	add.w	fp, fp, #1
 800c20a:	e7b9      	b.n	800c180 <_printf_float+0x310>
 800c20c:	ee18 3a10 	vmov	r3, s16
 800c210:	4652      	mov	r2, sl
 800c212:	4631      	mov	r1, r6
 800c214:	4628      	mov	r0, r5
 800c216:	47b8      	blx	r7
 800c218:	3001      	adds	r0, #1
 800c21a:	d1be      	bne.n	800c19a <_printf_float+0x32a>
 800c21c:	e689      	b.n	800bf32 <_printf_float+0xc2>
 800c21e:	9a05      	ldr	r2, [sp, #20]
 800c220:	464b      	mov	r3, r9
 800c222:	4442      	add	r2, r8
 800c224:	4631      	mov	r1, r6
 800c226:	4628      	mov	r0, r5
 800c228:	47b8      	blx	r7
 800c22a:	3001      	adds	r0, #1
 800c22c:	d1c1      	bne.n	800c1b2 <_printf_float+0x342>
 800c22e:	e680      	b.n	800bf32 <_printf_float+0xc2>
 800c230:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c232:	2a01      	cmp	r2, #1
 800c234:	dc01      	bgt.n	800c23a <_printf_float+0x3ca>
 800c236:	07db      	lsls	r3, r3, #31
 800c238:	d538      	bpl.n	800c2ac <_printf_float+0x43c>
 800c23a:	2301      	movs	r3, #1
 800c23c:	4642      	mov	r2, r8
 800c23e:	4631      	mov	r1, r6
 800c240:	4628      	mov	r0, r5
 800c242:	47b8      	blx	r7
 800c244:	3001      	adds	r0, #1
 800c246:	f43f ae74 	beq.w	800bf32 <_printf_float+0xc2>
 800c24a:	ee18 3a10 	vmov	r3, s16
 800c24e:	4652      	mov	r2, sl
 800c250:	4631      	mov	r1, r6
 800c252:	4628      	mov	r0, r5
 800c254:	47b8      	blx	r7
 800c256:	3001      	adds	r0, #1
 800c258:	f43f ae6b 	beq.w	800bf32 <_printf_float+0xc2>
 800c25c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c260:	2200      	movs	r2, #0
 800c262:	2300      	movs	r3, #0
 800c264:	f7f4 fc38 	bl	8000ad8 <__aeabi_dcmpeq>
 800c268:	b9d8      	cbnz	r0, 800c2a2 <_printf_float+0x432>
 800c26a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c26c:	f108 0201 	add.w	r2, r8, #1
 800c270:	3b01      	subs	r3, #1
 800c272:	4631      	mov	r1, r6
 800c274:	4628      	mov	r0, r5
 800c276:	47b8      	blx	r7
 800c278:	3001      	adds	r0, #1
 800c27a:	d10e      	bne.n	800c29a <_printf_float+0x42a>
 800c27c:	e659      	b.n	800bf32 <_printf_float+0xc2>
 800c27e:	2301      	movs	r3, #1
 800c280:	4652      	mov	r2, sl
 800c282:	4631      	mov	r1, r6
 800c284:	4628      	mov	r0, r5
 800c286:	47b8      	blx	r7
 800c288:	3001      	adds	r0, #1
 800c28a:	f43f ae52 	beq.w	800bf32 <_printf_float+0xc2>
 800c28e:	f108 0801 	add.w	r8, r8, #1
 800c292:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c294:	3b01      	subs	r3, #1
 800c296:	4543      	cmp	r3, r8
 800c298:	dcf1      	bgt.n	800c27e <_printf_float+0x40e>
 800c29a:	464b      	mov	r3, r9
 800c29c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c2a0:	e6dc      	b.n	800c05c <_printf_float+0x1ec>
 800c2a2:	f04f 0800 	mov.w	r8, #0
 800c2a6:	f104 0a1a 	add.w	sl, r4, #26
 800c2aa:	e7f2      	b.n	800c292 <_printf_float+0x422>
 800c2ac:	2301      	movs	r3, #1
 800c2ae:	4642      	mov	r2, r8
 800c2b0:	e7df      	b.n	800c272 <_printf_float+0x402>
 800c2b2:	2301      	movs	r3, #1
 800c2b4:	464a      	mov	r2, r9
 800c2b6:	4631      	mov	r1, r6
 800c2b8:	4628      	mov	r0, r5
 800c2ba:	47b8      	blx	r7
 800c2bc:	3001      	adds	r0, #1
 800c2be:	f43f ae38 	beq.w	800bf32 <_printf_float+0xc2>
 800c2c2:	f108 0801 	add.w	r8, r8, #1
 800c2c6:	68e3      	ldr	r3, [r4, #12]
 800c2c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c2ca:	1a5b      	subs	r3, r3, r1
 800c2cc:	4543      	cmp	r3, r8
 800c2ce:	dcf0      	bgt.n	800c2b2 <_printf_float+0x442>
 800c2d0:	e6fa      	b.n	800c0c8 <_printf_float+0x258>
 800c2d2:	f04f 0800 	mov.w	r8, #0
 800c2d6:	f104 0919 	add.w	r9, r4, #25
 800c2da:	e7f4      	b.n	800c2c6 <_printf_float+0x456>

0800c2dc <_printf_common>:
 800c2dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2e0:	4616      	mov	r6, r2
 800c2e2:	4699      	mov	r9, r3
 800c2e4:	688a      	ldr	r2, [r1, #8]
 800c2e6:	690b      	ldr	r3, [r1, #16]
 800c2e8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c2ec:	4293      	cmp	r3, r2
 800c2ee:	bfb8      	it	lt
 800c2f0:	4613      	movlt	r3, r2
 800c2f2:	6033      	str	r3, [r6, #0]
 800c2f4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c2f8:	4607      	mov	r7, r0
 800c2fa:	460c      	mov	r4, r1
 800c2fc:	b10a      	cbz	r2, 800c302 <_printf_common+0x26>
 800c2fe:	3301      	adds	r3, #1
 800c300:	6033      	str	r3, [r6, #0]
 800c302:	6823      	ldr	r3, [r4, #0]
 800c304:	0699      	lsls	r1, r3, #26
 800c306:	bf42      	ittt	mi
 800c308:	6833      	ldrmi	r3, [r6, #0]
 800c30a:	3302      	addmi	r3, #2
 800c30c:	6033      	strmi	r3, [r6, #0]
 800c30e:	6825      	ldr	r5, [r4, #0]
 800c310:	f015 0506 	ands.w	r5, r5, #6
 800c314:	d106      	bne.n	800c324 <_printf_common+0x48>
 800c316:	f104 0a19 	add.w	sl, r4, #25
 800c31a:	68e3      	ldr	r3, [r4, #12]
 800c31c:	6832      	ldr	r2, [r6, #0]
 800c31e:	1a9b      	subs	r3, r3, r2
 800c320:	42ab      	cmp	r3, r5
 800c322:	dc26      	bgt.n	800c372 <_printf_common+0x96>
 800c324:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c328:	1e13      	subs	r3, r2, #0
 800c32a:	6822      	ldr	r2, [r4, #0]
 800c32c:	bf18      	it	ne
 800c32e:	2301      	movne	r3, #1
 800c330:	0692      	lsls	r2, r2, #26
 800c332:	d42b      	bmi.n	800c38c <_printf_common+0xb0>
 800c334:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c338:	4649      	mov	r1, r9
 800c33a:	4638      	mov	r0, r7
 800c33c:	47c0      	blx	r8
 800c33e:	3001      	adds	r0, #1
 800c340:	d01e      	beq.n	800c380 <_printf_common+0xa4>
 800c342:	6823      	ldr	r3, [r4, #0]
 800c344:	68e5      	ldr	r5, [r4, #12]
 800c346:	6832      	ldr	r2, [r6, #0]
 800c348:	f003 0306 	and.w	r3, r3, #6
 800c34c:	2b04      	cmp	r3, #4
 800c34e:	bf08      	it	eq
 800c350:	1aad      	subeq	r5, r5, r2
 800c352:	68a3      	ldr	r3, [r4, #8]
 800c354:	6922      	ldr	r2, [r4, #16]
 800c356:	bf0c      	ite	eq
 800c358:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c35c:	2500      	movne	r5, #0
 800c35e:	4293      	cmp	r3, r2
 800c360:	bfc4      	itt	gt
 800c362:	1a9b      	subgt	r3, r3, r2
 800c364:	18ed      	addgt	r5, r5, r3
 800c366:	2600      	movs	r6, #0
 800c368:	341a      	adds	r4, #26
 800c36a:	42b5      	cmp	r5, r6
 800c36c:	d11a      	bne.n	800c3a4 <_printf_common+0xc8>
 800c36e:	2000      	movs	r0, #0
 800c370:	e008      	b.n	800c384 <_printf_common+0xa8>
 800c372:	2301      	movs	r3, #1
 800c374:	4652      	mov	r2, sl
 800c376:	4649      	mov	r1, r9
 800c378:	4638      	mov	r0, r7
 800c37a:	47c0      	blx	r8
 800c37c:	3001      	adds	r0, #1
 800c37e:	d103      	bne.n	800c388 <_printf_common+0xac>
 800c380:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c384:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c388:	3501      	adds	r5, #1
 800c38a:	e7c6      	b.n	800c31a <_printf_common+0x3e>
 800c38c:	18e1      	adds	r1, r4, r3
 800c38e:	1c5a      	adds	r2, r3, #1
 800c390:	2030      	movs	r0, #48	; 0x30
 800c392:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c396:	4422      	add	r2, r4
 800c398:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c39c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c3a0:	3302      	adds	r3, #2
 800c3a2:	e7c7      	b.n	800c334 <_printf_common+0x58>
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	4622      	mov	r2, r4
 800c3a8:	4649      	mov	r1, r9
 800c3aa:	4638      	mov	r0, r7
 800c3ac:	47c0      	blx	r8
 800c3ae:	3001      	adds	r0, #1
 800c3b0:	d0e6      	beq.n	800c380 <_printf_common+0xa4>
 800c3b2:	3601      	adds	r6, #1
 800c3b4:	e7d9      	b.n	800c36a <_printf_common+0x8e>
	...

0800c3b8 <_printf_i>:
 800c3b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3bc:	460c      	mov	r4, r1
 800c3be:	4691      	mov	r9, r2
 800c3c0:	7e27      	ldrb	r7, [r4, #24]
 800c3c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c3c4:	2f78      	cmp	r7, #120	; 0x78
 800c3c6:	4680      	mov	r8, r0
 800c3c8:	469a      	mov	sl, r3
 800c3ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c3ce:	d807      	bhi.n	800c3e0 <_printf_i+0x28>
 800c3d0:	2f62      	cmp	r7, #98	; 0x62
 800c3d2:	d80a      	bhi.n	800c3ea <_printf_i+0x32>
 800c3d4:	2f00      	cmp	r7, #0
 800c3d6:	f000 80d8 	beq.w	800c58a <_printf_i+0x1d2>
 800c3da:	2f58      	cmp	r7, #88	; 0x58
 800c3dc:	f000 80a3 	beq.w	800c526 <_printf_i+0x16e>
 800c3e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c3e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c3e8:	e03a      	b.n	800c460 <_printf_i+0xa8>
 800c3ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c3ee:	2b15      	cmp	r3, #21
 800c3f0:	d8f6      	bhi.n	800c3e0 <_printf_i+0x28>
 800c3f2:	a001      	add	r0, pc, #4	; (adr r0, 800c3f8 <_printf_i+0x40>)
 800c3f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c3f8:	0800c451 	.word	0x0800c451
 800c3fc:	0800c465 	.word	0x0800c465
 800c400:	0800c3e1 	.word	0x0800c3e1
 800c404:	0800c3e1 	.word	0x0800c3e1
 800c408:	0800c3e1 	.word	0x0800c3e1
 800c40c:	0800c3e1 	.word	0x0800c3e1
 800c410:	0800c465 	.word	0x0800c465
 800c414:	0800c3e1 	.word	0x0800c3e1
 800c418:	0800c3e1 	.word	0x0800c3e1
 800c41c:	0800c3e1 	.word	0x0800c3e1
 800c420:	0800c3e1 	.word	0x0800c3e1
 800c424:	0800c571 	.word	0x0800c571
 800c428:	0800c495 	.word	0x0800c495
 800c42c:	0800c553 	.word	0x0800c553
 800c430:	0800c3e1 	.word	0x0800c3e1
 800c434:	0800c3e1 	.word	0x0800c3e1
 800c438:	0800c593 	.word	0x0800c593
 800c43c:	0800c3e1 	.word	0x0800c3e1
 800c440:	0800c495 	.word	0x0800c495
 800c444:	0800c3e1 	.word	0x0800c3e1
 800c448:	0800c3e1 	.word	0x0800c3e1
 800c44c:	0800c55b 	.word	0x0800c55b
 800c450:	680b      	ldr	r3, [r1, #0]
 800c452:	1d1a      	adds	r2, r3, #4
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	600a      	str	r2, [r1, #0]
 800c458:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c45c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c460:	2301      	movs	r3, #1
 800c462:	e0a3      	b.n	800c5ac <_printf_i+0x1f4>
 800c464:	6825      	ldr	r5, [r4, #0]
 800c466:	6808      	ldr	r0, [r1, #0]
 800c468:	062e      	lsls	r6, r5, #24
 800c46a:	f100 0304 	add.w	r3, r0, #4
 800c46e:	d50a      	bpl.n	800c486 <_printf_i+0xce>
 800c470:	6805      	ldr	r5, [r0, #0]
 800c472:	600b      	str	r3, [r1, #0]
 800c474:	2d00      	cmp	r5, #0
 800c476:	da03      	bge.n	800c480 <_printf_i+0xc8>
 800c478:	232d      	movs	r3, #45	; 0x2d
 800c47a:	426d      	negs	r5, r5
 800c47c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c480:	485e      	ldr	r0, [pc, #376]	; (800c5fc <_printf_i+0x244>)
 800c482:	230a      	movs	r3, #10
 800c484:	e019      	b.n	800c4ba <_printf_i+0x102>
 800c486:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c48a:	6805      	ldr	r5, [r0, #0]
 800c48c:	600b      	str	r3, [r1, #0]
 800c48e:	bf18      	it	ne
 800c490:	b22d      	sxthne	r5, r5
 800c492:	e7ef      	b.n	800c474 <_printf_i+0xbc>
 800c494:	680b      	ldr	r3, [r1, #0]
 800c496:	6825      	ldr	r5, [r4, #0]
 800c498:	1d18      	adds	r0, r3, #4
 800c49a:	6008      	str	r0, [r1, #0]
 800c49c:	0628      	lsls	r0, r5, #24
 800c49e:	d501      	bpl.n	800c4a4 <_printf_i+0xec>
 800c4a0:	681d      	ldr	r5, [r3, #0]
 800c4a2:	e002      	b.n	800c4aa <_printf_i+0xf2>
 800c4a4:	0669      	lsls	r1, r5, #25
 800c4a6:	d5fb      	bpl.n	800c4a0 <_printf_i+0xe8>
 800c4a8:	881d      	ldrh	r5, [r3, #0]
 800c4aa:	4854      	ldr	r0, [pc, #336]	; (800c5fc <_printf_i+0x244>)
 800c4ac:	2f6f      	cmp	r7, #111	; 0x6f
 800c4ae:	bf0c      	ite	eq
 800c4b0:	2308      	moveq	r3, #8
 800c4b2:	230a      	movne	r3, #10
 800c4b4:	2100      	movs	r1, #0
 800c4b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c4ba:	6866      	ldr	r6, [r4, #4]
 800c4bc:	60a6      	str	r6, [r4, #8]
 800c4be:	2e00      	cmp	r6, #0
 800c4c0:	bfa2      	ittt	ge
 800c4c2:	6821      	ldrge	r1, [r4, #0]
 800c4c4:	f021 0104 	bicge.w	r1, r1, #4
 800c4c8:	6021      	strge	r1, [r4, #0]
 800c4ca:	b90d      	cbnz	r5, 800c4d0 <_printf_i+0x118>
 800c4cc:	2e00      	cmp	r6, #0
 800c4ce:	d04d      	beq.n	800c56c <_printf_i+0x1b4>
 800c4d0:	4616      	mov	r6, r2
 800c4d2:	fbb5 f1f3 	udiv	r1, r5, r3
 800c4d6:	fb03 5711 	mls	r7, r3, r1, r5
 800c4da:	5dc7      	ldrb	r7, [r0, r7]
 800c4dc:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c4e0:	462f      	mov	r7, r5
 800c4e2:	42bb      	cmp	r3, r7
 800c4e4:	460d      	mov	r5, r1
 800c4e6:	d9f4      	bls.n	800c4d2 <_printf_i+0x11a>
 800c4e8:	2b08      	cmp	r3, #8
 800c4ea:	d10b      	bne.n	800c504 <_printf_i+0x14c>
 800c4ec:	6823      	ldr	r3, [r4, #0]
 800c4ee:	07df      	lsls	r7, r3, #31
 800c4f0:	d508      	bpl.n	800c504 <_printf_i+0x14c>
 800c4f2:	6923      	ldr	r3, [r4, #16]
 800c4f4:	6861      	ldr	r1, [r4, #4]
 800c4f6:	4299      	cmp	r1, r3
 800c4f8:	bfde      	ittt	le
 800c4fa:	2330      	movle	r3, #48	; 0x30
 800c4fc:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c500:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800c504:	1b92      	subs	r2, r2, r6
 800c506:	6122      	str	r2, [r4, #16]
 800c508:	f8cd a000 	str.w	sl, [sp]
 800c50c:	464b      	mov	r3, r9
 800c50e:	aa03      	add	r2, sp, #12
 800c510:	4621      	mov	r1, r4
 800c512:	4640      	mov	r0, r8
 800c514:	f7ff fee2 	bl	800c2dc <_printf_common>
 800c518:	3001      	adds	r0, #1
 800c51a:	d14c      	bne.n	800c5b6 <_printf_i+0x1fe>
 800c51c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c520:	b004      	add	sp, #16
 800c522:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c526:	4835      	ldr	r0, [pc, #212]	; (800c5fc <_printf_i+0x244>)
 800c528:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c52c:	6823      	ldr	r3, [r4, #0]
 800c52e:	680e      	ldr	r6, [r1, #0]
 800c530:	061f      	lsls	r7, r3, #24
 800c532:	f856 5b04 	ldr.w	r5, [r6], #4
 800c536:	600e      	str	r6, [r1, #0]
 800c538:	d514      	bpl.n	800c564 <_printf_i+0x1ac>
 800c53a:	07d9      	lsls	r1, r3, #31
 800c53c:	bf44      	itt	mi
 800c53e:	f043 0320 	orrmi.w	r3, r3, #32
 800c542:	6023      	strmi	r3, [r4, #0]
 800c544:	b91d      	cbnz	r5, 800c54e <_printf_i+0x196>
 800c546:	6823      	ldr	r3, [r4, #0]
 800c548:	f023 0320 	bic.w	r3, r3, #32
 800c54c:	6023      	str	r3, [r4, #0]
 800c54e:	2310      	movs	r3, #16
 800c550:	e7b0      	b.n	800c4b4 <_printf_i+0xfc>
 800c552:	6823      	ldr	r3, [r4, #0]
 800c554:	f043 0320 	orr.w	r3, r3, #32
 800c558:	6023      	str	r3, [r4, #0]
 800c55a:	2378      	movs	r3, #120	; 0x78
 800c55c:	4828      	ldr	r0, [pc, #160]	; (800c600 <_printf_i+0x248>)
 800c55e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c562:	e7e3      	b.n	800c52c <_printf_i+0x174>
 800c564:	065e      	lsls	r6, r3, #25
 800c566:	bf48      	it	mi
 800c568:	b2ad      	uxthmi	r5, r5
 800c56a:	e7e6      	b.n	800c53a <_printf_i+0x182>
 800c56c:	4616      	mov	r6, r2
 800c56e:	e7bb      	b.n	800c4e8 <_printf_i+0x130>
 800c570:	680b      	ldr	r3, [r1, #0]
 800c572:	6826      	ldr	r6, [r4, #0]
 800c574:	6960      	ldr	r0, [r4, #20]
 800c576:	1d1d      	adds	r5, r3, #4
 800c578:	600d      	str	r5, [r1, #0]
 800c57a:	0635      	lsls	r5, r6, #24
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	d501      	bpl.n	800c584 <_printf_i+0x1cc>
 800c580:	6018      	str	r0, [r3, #0]
 800c582:	e002      	b.n	800c58a <_printf_i+0x1d2>
 800c584:	0671      	lsls	r1, r6, #25
 800c586:	d5fb      	bpl.n	800c580 <_printf_i+0x1c8>
 800c588:	8018      	strh	r0, [r3, #0]
 800c58a:	2300      	movs	r3, #0
 800c58c:	6123      	str	r3, [r4, #16]
 800c58e:	4616      	mov	r6, r2
 800c590:	e7ba      	b.n	800c508 <_printf_i+0x150>
 800c592:	680b      	ldr	r3, [r1, #0]
 800c594:	1d1a      	adds	r2, r3, #4
 800c596:	600a      	str	r2, [r1, #0]
 800c598:	681e      	ldr	r6, [r3, #0]
 800c59a:	6862      	ldr	r2, [r4, #4]
 800c59c:	2100      	movs	r1, #0
 800c59e:	4630      	mov	r0, r6
 800c5a0:	f7f3 fe26 	bl	80001f0 <memchr>
 800c5a4:	b108      	cbz	r0, 800c5aa <_printf_i+0x1f2>
 800c5a6:	1b80      	subs	r0, r0, r6
 800c5a8:	6060      	str	r0, [r4, #4]
 800c5aa:	6863      	ldr	r3, [r4, #4]
 800c5ac:	6123      	str	r3, [r4, #16]
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5b4:	e7a8      	b.n	800c508 <_printf_i+0x150>
 800c5b6:	6923      	ldr	r3, [r4, #16]
 800c5b8:	4632      	mov	r2, r6
 800c5ba:	4649      	mov	r1, r9
 800c5bc:	4640      	mov	r0, r8
 800c5be:	47d0      	blx	sl
 800c5c0:	3001      	adds	r0, #1
 800c5c2:	d0ab      	beq.n	800c51c <_printf_i+0x164>
 800c5c4:	6823      	ldr	r3, [r4, #0]
 800c5c6:	079b      	lsls	r3, r3, #30
 800c5c8:	d413      	bmi.n	800c5f2 <_printf_i+0x23a>
 800c5ca:	68e0      	ldr	r0, [r4, #12]
 800c5cc:	9b03      	ldr	r3, [sp, #12]
 800c5ce:	4298      	cmp	r0, r3
 800c5d0:	bfb8      	it	lt
 800c5d2:	4618      	movlt	r0, r3
 800c5d4:	e7a4      	b.n	800c520 <_printf_i+0x168>
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	4632      	mov	r2, r6
 800c5da:	4649      	mov	r1, r9
 800c5dc:	4640      	mov	r0, r8
 800c5de:	47d0      	blx	sl
 800c5e0:	3001      	adds	r0, #1
 800c5e2:	d09b      	beq.n	800c51c <_printf_i+0x164>
 800c5e4:	3501      	adds	r5, #1
 800c5e6:	68e3      	ldr	r3, [r4, #12]
 800c5e8:	9903      	ldr	r1, [sp, #12]
 800c5ea:	1a5b      	subs	r3, r3, r1
 800c5ec:	42ab      	cmp	r3, r5
 800c5ee:	dcf2      	bgt.n	800c5d6 <_printf_i+0x21e>
 800c5f0:	e7eb      	b.n	800c5ca <_printf_i+0x212>
 800c5f2:	2500      	movs	r5, #0
 800c5f4:	f104 0619 	add.w	r6, r4, #25
 800c5f8:	e7f5      	b.n	800c5e6 <_printf_i+0x22e>
 800c5fa:	bf00      	nop
 800c5fc:	08013ba6 	.word	0x08013ba6
 800c600:	08013bb7 	.word	0x08013bb7

0800c604 <siprintf>:
 800c604:	b40e      	push	{r1, r2, r3}
 800c606:	b500      	push	{lr}
 800c608:	b09c      	sub	sp, #112	; 0x70
 800c60a:	ab1d      	add	r3, sp, #116	; 0x74
 800c60c:	9002      	str	r0, [sp, #8]
 800c60e:	9006      	str	r0, [sp, #24]
 800c610:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c614:	4809      	ldr	r0, [pc, #36]	; (800c63c <siprintf+0x38>)
 800c616:	9107      	str	r1, [sp, #28]
 800c618:	9104      	str	r1, [sp, #16]
 800c61a:	4909      	ldr	r1, [pc, #36]	; (800c640 <siprintf+0x3c>)
 800c61c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c620:	9105      	str	r1, [sp, #20]
 800c622:	6800      	ldr	r0, [r0, #0]
 800c624:	9301      	str	r3, [sp, #4]
 800c626:	a902      	add	r1, sp, #8
 800c628:	f001 fc32 	bl	800de90 <_svfiprintf_r>
 800c62c:	9b02      	ldr	r3, [sp, #8]
 800c62e:	2200      	movs	r2, #0
 800c630:	701a      	strb	r2, [r3, #0]
 800c632:	b01c      	add	sp, #112	; 0x70
 800c634:	f85d eb04 	ldr.w	lr, [sp], #4
 800c638:	b003      	add	sp, #12
 800c63a:	4770      	bx	lr
 800c63c:	20000064 	.word	0x20000064
 800c640:	ffff0208 	.word	0xffff0208

0800c644 <strcat>:
 800c644:	b510      	push	{r4, lr}
 800c646:	4602      	mov	r2, r0
 800c648:	7814      	ldrb	r4, [r2, #0]
 800c64a:	4613      	mov	r3, r2
 800c64c:	3201      	adds	r2, #1
 800c64e:	2c00      	cmp	r4, #0
 800c650:	d1fa      	bne.n	800c648 <strcat+0x4>
 800c652:	3b01      	subs	r3, #1
 800c654:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c658:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c65c:	2a00      	cmp	r2, #0
 800c65e:	d1f9      	bne.n	800c654 <strcat+0x10>
 800c660:	bd10      	pop	{r4, pc}

0800c662 <strchr>:
 800c662:	b2c9      	uxtb	r1, r1
 800c664:	4603      	mov	r3, r0
 800c666:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c66a:	b11a      	cbz	r2, 800c674 <strchr+0x12>
 800c66c:	428a      	cmp	r2, r1
 800c66e:	d1f9      	bne.n	800c664 <strchr+0x2>
 800c670:	4618      	mov	r0, r3
 800c672:	4770      	bx	lr
 800c674:	2900      	cmp	r1, #0
 800c676:	bf18      	it	ne
 800c678:	2300      	movne	r3, #0
 800c67a:	e7f9      	b.n	800c670 <strchr+0xe>

0800c67c <strncmp>:
 800c67c:	b510      	push	{r4, lr}
 800c67e:	b16a      	cbz	r2, 800c69c <strncmp+0x20>
 800c680:	3901      	subs	r1, #1
 800c682:	1884      	adds	r4, r0, r2
 800c684:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c688:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d103      	bne.n	800c698 <strncmp+0x1c>
 800c690:	42a0      	cmp	r0, r4
 800c692:	d001      	beq.n	800c698 <strncmp+0x1c>
 800c694:	2b00      	cmp	r3, #0
 800c696:	d1f5      	bne.n	800c684 <strncmp+0x8>
 800c698:	1a98      	subs	r0, r3, r2
 800c69a:	bd10      	pop	{r4, pc}
 800c69c:	4610      	mov	r0, r2
 800c69e:	e7fc      	b.n	800c69a <strncmp+0x1e>

0800c6a0 <strstr>:
 800c6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c6a2:	780c      	ldrb	r4, [r1, #0]
 800c6a4:	b164      	cbz	r4, 800c6c0 <strstr+0x20>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	781a      	ldrb	r2, [r3, #0]
 800c6aa:	4618      	mov	r0, r3
 800c6ac:	1c5e      	adds	r6, r3, #1
 800c6ae:	b90a      	cbnz	r2, 800c6b4 <strstr+0x14>
 800c6b0:	4610      	mov	r0, r2
 800c6b2:	e005      	b.n	800c6c0 <strstr+0x20>
 800c6b4:	4294      	cmp	r4, r2
 800c6b6:	d108      	bne.n	800c6ca <strstr+0x2a>
 800c6b8:	460d      	mov	r5, r1
 800c6ba:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 800c6be:	b902      	cbnz	r2, 800c6c2 <strstr+0x22>
 800c6c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6c2:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800c6c6:	4297      	cmp	r7, r2
 800c6c8:	d0f7      	beq.n	800c6ba <strstr+0x1a>
 800c6ca:	4633      	mov	r3, r6
 800c6cc:	e7ec      	b.n	800c6a8 <strstr+0x8>
	...

0800c6d0 <_strtol_l.isra.0>:
 800c6d0:	2b01      	cmp	r3, #1
 800c6d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6d6:	d001      	beq.n	800c6dc <_strtol_l.isra.0+0xc>
 800c6d8:	2b24      	cmp	r3, #36	; 0x24
 800c6da:	d906      	bls.n	800c6ea <_strtol_l.isra.0+0x1a>
 800c6dc:	f7ff fae8 	bl	800bcb0 <__errno>
 800c6e0:	2316      	movs	r3, #22
 800c6e2:	6003      	str	r3, [r0, #0]
 800c6e4:	2000      	movs	r0, #0
 800c6e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6ea:	4f3a      	ldr	r7, [pc, #232]	; (800c7d4 <_strtol_l.isra.0+0x104>)
 800c6ec:	468e      	mov	lr, r1
 800c6ee:	4676      	mov	r6, lr
 800c6f0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800c6f4:	5de5      	ldrb	r5, [r4, r7]
 800c6f6:	f015 0508 	ands.w	r5, r5, #8
 800c6fa:	d1f8      	bne.n	800c6ee <_strtol_l.isra.0+0x1e>
 800c6fc:	2c2d      	cmp	r4, #45	; 0x2d
 800c6fe:	d134      	bne.n	800c76a <_strtol_l.isra.0+0x9a>
 800c700:	f89e 4000 	ldrb.w	r4, [lr]
 800c704:	f04f 0801 	mov.w	r8, #1
 800c708:	f106 0e02 	add.w	lr, r6, #2
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d05c      	beq.n	800c7ca <_strtol_l.isra.0+0xfa>
 800c710:	2b10      	cmp	r3, #16
 800c712:	d10c      	bne.n	800c72e <_strtol_l.isra.0+0x5e>
 800c714:	2c30      	cmp	r4, #48	; 0x30
 800c716:	d10a      	bne.n	800c72e <_strtol_l.isra.0+0x5e>
 800c718:	f89e 4000 	ldrb.w	r4, [lr]
 800c71c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c720:	2c58      	cmp	r4, #88	; 0x58
 800c722:	d14d      	bne.n	800c7c0 <_strtol_l.isra.0+0xf0>
 800c724:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800c728:	2310      	movs	r3, #16
 800c72a:	f10e 0e02 	add.w	lr, lr, #2
 800c72e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800c732:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800c736:	2600      	movs	r6, #0
 800c738:	fbbc f9f3 	udiv	r9, ip, r3
 800c73c:	4635      	mov	r5, r6
 800c73e:	fb03 ca19 	mls	sl, r3, r9, ip
 800c742:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800c746:	2f09      	cmp	r7, #9
 800c748:	d818      	bhi.n	800c77c <_strtol_l.isra.0+0xac>
 800c74a:	463c      	mov	r4, r7
 800c74c:	42a3      	cmp	r3, r4
 800c74e:	dd24      	ble.n	800c79a <_strtol_l.isra.0+0xca>
 800c750:	2e00      	cmp	r6, #0
 800c752:	db1f      	blt.n	800c794 <_strtol_l.isra.0+0xc4>
 800c754:	45a9      	cmp	r9, r5
 800c756:	d31d      	bcc.n	800c794 <_strtol_l.isra.0+0xc4>
 800c758:	d101      	bne.n	800c75e <_strtol_l.isra.0+0x8e>
 800c75a:	45a2      	cmp	sl, r4
 800c75c:	db1a      	blt.n	800c794 <_strtol_l.isra.0+0xc4>
 800c75e:	fb05 4503 	mla	r5, r5, r3, r4
 800c762:	2601      	movs	r6, #1
 800c764:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800c768:	e7eb      	b.n	800c742 <_strtol_l.isra.0+0x72>
 800c76a:	2c2b      	cmp	r4, #43	; 0x2b
 800c76c:	bf08      	it	eq
 800c76e:	f89e 4000 	ldrbeq.w	r4, [lr]
 800c772:	46a8      	mov	r8, r5
 800c774:	bf08      	it	eq
 800c776:	f106 0e02 	addeq.w	lr, r6, #2
 800c77a:	e7c7      	b.n	800c70c <_strtol_l.isra.0+0x3c>
 800c77c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800c780:	2f19      	cmp	r7, #25
 800c782:	d801      	bhi.n	800c788 <_strtol_l.isra.0+0xb8>
 800c784:	3c37      	subs	r4, #55	; 0x37
 800c786:	e7e1      	b.n	800c74c <_strtol_l.isra.0+0x7c>
 800c788:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800c78c:	2f19      	cmp	r7, #25
 800c78e:	d804      	bhi.n	800c79a <_strtol_l.isra.0+0xca>
 800c790:	3c57      	subs	r4, #87	; 0x57
 800c792:	e7db      	b.n	800c74c <_strtol_l.isra.0+0x7c>
 800c794:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800c798:	e7e4      	b.n	800c764 <_strtol_l.isra.0+0x94>
 800c79a:	2e00      	cmp	r6, #0
 800c79c:	da05      	bge.n	800c7aa <_strtol_l.isra.0+0xda>
 800c79e:	2322      	movs	r3, #34	; 0x22
 800c7a0:	6003      	str	r3, [r0, #0]
 800c7a2:	4665      	mov	r5, ip
 800c7a4:	b942      	cbnz	r2, 800c7b8 <_strtol_l.isra.0+0xe8>
 800c7a6:	4628      	mov	r0, r5
 800c7a8:	e79d      	b.n	800c6e6 <_strtol_l.isra.0+0x16>
 800c7aa:	f1b8 0f00 	cmp.w	r8, #0
 800c7ae:	d000      	beq.n	800c7b2 <_strtol_l.isra.0+0xe2>
 800c7b0:	426d      	negs	r5, r5
 800c7b2:	2a00      	cmp	r2, #0
 800c7b4:	d0f7      	beq.n	800c7a6 <_strtol_l.isra.0+0xd6>
 800c7b6:	b10e      	cbz	r6, 800c7bc <_strtol_l.isra.0+0xec>
 800c7b8:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800c7bc:	6011      	str	r1, [r2, #0]
 800c7be:	e7f2      	b.n	800c7a6 <_strtol_l.isra.0+0xd6>
 800c7c0:	2430      	movs	r4, #48	; 0x30
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d1b3      	bne.n	800c72e <_strtol_l.isra.0+0x5e>
 800c7c6:	2308      	movs	r3, #8
 800c7c8:	e7b1      	b.n	800c72e <_strtol_l.isra.0+0x5e>
 800c7ca:	2c30      	cmp	r4, #48	; 0x30
 800c7cc:	d0a4      	beq.n	800c718 <_strtol_l.isra.0+0x48>
 800c7ce:	230a      	movs	r3, #10
 800c7d0:	e7ad      	b.n	800c72e <_strtol_l.isra.0+0x5e>
 800c7d2:	bf00      	nop
 800c7d4:	08013bc9 	.word	0x08013bc9

0800c7d8 <strtol>:
 800c7d8:	4613      	mov	r3, r2
 800c7da:	460a      	mov	r2, r1
 800c7dc:	4601      	mov	r1, r0
 800c7de:	4802      	ldr	r0, [pc, #8]	; (800c7e8 <strtol+0x10>)
 800c7e0:	6800      	ldr	r0, [r0, #0]
 800c7e2:	f7ff bf75 	b.w	800c6d0 <_strtol_l.isra.0>
 800c7e6:	bf00      	nop
 800c7e8:	20000064 	.word	0x20000064

0800c7ec <_vsniprintf_r>:
 800c7ec:	b530      	push	{r4, r5, lr}
 800c7ee:	1e14      	subs	r4, r2, #0
 800c7f0:	4605      	mov	r5, r0
 800c7f2:	b09b      	sub	sp, #108	; 0x6c
 800c7f4:	4618      	mov	r0, r3
 800c7f6:	da05      	bge.n	800c804 <_vsniprintf_r+0x18>
 800c7f8:	238b      	movs	r3, #139	; 0x8b
 800c7fa:	602b      	str	r3, [r5, #0]
 800c7fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c800:	b01b      	add	sp, #108	; 0x6c
 800c802:	bd30      	pop	{r4, r5, pc}
 800c804:	f44f 7302 	mov.w	r3, #520	; 0x208
 800c808:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c80c:	bf14      	ite	ne
 800c80e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800c812:	4623      	moveq	r3, r4
 800c814:	9302      	str	r3, [sp, #8]
 800c816:	9305      	str	r3, [sp, #20]
 800c818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c81c:	9100      	str	r1, [sp, #0]
 800c81e:	9104      	str	r1, [sp, #16]
 800c820:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c824:	4602      	mov	r2, r0
 800c826:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800c828:	4669      	mov	r1, sp
 800c82a:	4628      	mov	r0, r5
 800c82c:	f001 fb30 	bl	800de90 <_svfiprintf_r>
 800c830:	1c43      	adds	r3, r0, #1
 800c832:	bfbc      	itt	lt
 800c834:	238b      	movlt	r3, #139	; 0x8b
 800c836:	602b      	strlt	r3, [r5, #0]
 800c838:	2c00      	cmp	r4, #0
 800c83a:	d0e1      	beq.n	800c800 <_vsniprintf_r+0x14>
 800c83c:	9b00      	ldr	r3, [sp, #0]
 800c83e:	2200      	movs	r2, #0
 800c840:	701a      	strb	r2, [r3, #0]
 800c842:	e7dd      	b.n	800c800 <_vsniprintf_r+0x14>

0800c844 <vsniprintf>:
 800c844:	b507      	push	{r0, r1, r2, lr}
 800c846:	9300      	str	r3, [sp, #0]
 800c848:	4613      	mov	r3, r2
 800c84a:	460a      	mov	r2, r1
 800c84c:	4601      	mov	r1, r0
 800c84e:	4803      	ldr	r0, [pc, #12]	; (800c85c <vsniprintf+0x18>)
 800c850:	6800      	ldr	r0, [r0, #0]
 800c852:	f7ff ffcb 	bl	800c7ec <_vsniprintf_r>
 800c856:	b003      	add	sp, #12
 800c858:	f85d fb04 	ldr.w	pc, [sp], #4
 800c85c:	20000064 	.word	0x20000064

0800c860 <quorem>:
 800c860:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c864:	6903      	ldr	r3, [r0, #16]
 800c866:	690c      	ldr	r4, [r1, #16]
 800c868:	42a3      	cmp	r3, r4
 800c86a:	4607      	mov	r7, r0
 800c86c:	f2c0 8081 	blt.w	800c972 <quorem+0x112>
 800c870:	3c01      	subs	r4, #1
 800c872:	f101 0814 	add.w	r8, r1, #20
 800c876:	f100 0514 	add.w	r5, r0, #20
 800c87a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c87e:	9301      	str	r3, [sp, #4]
 800c880:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c884:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c888:	3301      	adds	r3, #1
 800c88a:	429a      	cmp	r2, r3
 800c88c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c890:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c894:	fbb2 f6f3 	udiv	r6, r2, r3
 800c898:	d331      	bcc.n	800c8fe <quorem+0x9e>
 800c89a:	f04f 0e00 	mov.w	lr, #0
 800c89e:	4640      	mov	r0, r8
 800c8a0:	46ac      	mov	ip, r5
 800c8a2:	46f2      	mov	sl, lr
 800c8a4:	f850 2b04 	ldr.w	r2, [r0], #4
 800c8a8:	b293      	uxth	r3, r2
 800c8aa:	fb06 e303 	mla	r3, r6, r3, lr
 800c8ae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	ebaa 0303 	sub.w	r3, sl, r3
 800c8b8:	0c12      	lsrs	r2, r2, #16
 800c8ba:	f8dc a000 	ldr.w	sl, [ip]
 800c8be:	fb06 e202 	mla	r2, r6, r2, lr
 800c8c2:	fa13 f38a 	uxtah	r3, r3, sl
 800c8c6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c8ca:	fa1f fa82 	uxth.w	sl, r2
 800c8ce:	f8dc 2000 	ldr.w	r2, [ip]
 800c8d2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800c8d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c8da:	b29b      	uxth	r3, r3
 800c8dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c8e0:	4581      	cmp	r9, r0
 800c8e2:	f84c 3b04 	str.w	r3, [ip], #4
 800c8e6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c8ea:	d2db      	bcs.n	800c8a4 <quorem+0x44>
 800c8ec:	f855 300b 	ldr.w	r3, [r5, fp]
 800c8f0:	b92b      	cbnz	r3, 800c8fe <quorem+0x9e>
 800c8f2:	9b01      	ldr	r3, [sp, #4]
 800c8f4:	3b04      	subs	r3, #4
 800c8f6:	429d      	cmp	r5, r3
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	d32e      	bcc.n	800c95a <quorem+0xfa>
 800c8fc:	613c      	str	r4, [r7, #16]
 800c8fe:	4638      	mov	r0, r7
 800c900:	f001 f8b0 	bl	800da64 <__mcmp>
 800c904:	2800      	cmp	r0, #0
 800c906:	db24      	blt.n	800c952 <quorem+0xf2>
 800c908:	3601      	adds	r6, #1
 800c90a:	4628      	mov	r0, r5
 800c90c:	f04f 0c00 	mov.w	ip, #0
 800c910:	f858 2b04 	ldr.w	r2, [r8], #4
 800c914:	f8d0 e000 	ldr.w	lr, [r0]
 800c918:	b293      	uxth	r3, r2
 800c91a:	ebac 0303 	sub.w	r3, ip, r3
 800c91e:	0c12      	lsrs	r2, r2, #16
 800c920:	fa13 f38e 	uxtah	r3, r3, lr
 800c924:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c928:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c92c:	b29b      	uxth	r3, r3
 800c92e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c932:	45c1      	cmp	r9, r8
 800c934:	f840 3b04 	str.w	r3, [r0], #4
 800c938:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c93c:	d2e8      	bcs.n	800c910 <quorem+0xb0>
 800c93e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c942:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c946:	b922      	cbnz	r2, 800c952 <quorem+0xf2>
 800c948:	3b04      	subs	r3, #4
 800c94a:	429d      	cmp	r5, r3
 800c94c:	461a      	mov	r2, r3
 800c94e:	d30a      	bcc.n	800c966 <quorem+0x106>
 800c950:	613c      	str	r4, [r7, #16]
 800c952:	4630      	mov	r0, r6
 800c954:	b003      	add	sp, #12
 800c956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c95a:	6812      	ldr	r2, [r2, #0]
 800c95c:	3b04      	subs	r3, #4
 800c95e:	2a00      	cmp	r2, #0
 800c960:	d1cc      	bne.n	800c8fc <quorem+0x9c>
 800c962:	3c01      	subs	r4, #1
 800c964:	e7c7      	b.n	800c8f6 <quorem+0x96>
 800c966:	6812      	ldr	r2, [r2, #0]
 800c968:	3b04      	subs	r3, #4
 800c96a:	2a00      	cmp	r2, #0
 800c96c:	d1f0      	bne.n	800c950 <quorem+0xf0>
 800c96e:	3c01      	subs	r4, #1
 800c970:	e7eb      	b.n	800c94a <quorem+0xea>
 800c972:	2000      	movs	r0, #0
 800c974:	e7ee      	b.n	800c954 <quorem+0xf4>
	...

0800c978 <_dtoa_r>:
 800c978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c97c:	ed2d 8b02 	vpush	{d8}
 800c980:	ec57 6b10 	vmov	r6, r7, d0
 800c984:	b095      	sub	sp, #84	; 0x54
 800c986:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c988:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c98c:	9105      	str	r1, [sp, #20]
 800c98e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800c992:	4604      	mov	r4, r0
 800c994:	9209      	str	r2, [sp, #36]	; 0x24
 800c996:	930f      	str	r3, [sp, #60]	; 0x3c
 800c998:	b975      	cbnz	r5, 800c9b8 <_dtoa_r+0x40>
 800c99a:	2010      	movs	r0, #16
 800c99c:	f000 fddc 	bl	800d558 <malloc>
 800c9a0:	4602      	mov	r2, r0
 800c9a2:	6260      	str	r0, [r4, #36]	; 0x24
 800c9a4:	b920      	cbnz	r0, 800c9b0 <_dtoa_r+0x38>
 800c9a6:	4bb2      	ldr	r3, [pc, #712]	; (800cc70 <_dtoa_r+0x2f8>)
 800c9a8:	21ea      	movs	r1, #234	; 0xea
 800c9aa:	48b2      	ldr	r0, [pc, #712]	; (800cc74 <_dtoa_r+0x2fc>)
 800c9ac:	f001 fb80 	bl	800e0b0 <__assert_func>
 800c9b0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c9b4:	6005      	str	r5, [r0, #0]
 800c9b6:	60c5      	str	r5, [r0, #12]
 800c9b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9ba:	6819      	ldr	r1, [r3, #0]
 800c9bc:	b151      	cbz	r1, 800c9d4 <_dtoa_r+0x5c>
 800c9be:	685a      	ldr	r2, [r3, #4]
 800c9c0:	604a      	str	r2, [r1, #4]
 800c9c2:	2301      	movs	r3, #1
 800c9c4:	4093      	lsls	r3, r2
 800c9c6:	608b      	str	r3, [r1, #8]
 800c9c8:	4620      	mov	r0, r4
 800c9ca:	f000 fe0d 	bl	800d5e8 <_Bfree>
 800c9ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c9d0:	2200      	movs	r2, #0
 800c9d2:	601a      	str	r2, [r3, #0]
 800c9d4:	1e3b      	subs	r3, r7, #0
 800c9d6:	bfb9      	ittee	lt
 800c9d8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c9dc:	9303      	strlt	r3, [sp, #12]
 800c9de:	2300      	movge	r3, #0
 800c9e0:	f8c8 3000 	strge.w	r3, [r8]
 800c9e4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800c9e8:	4ba3      	ldr	r3, [pc, #652]	; (800cc78 <_dtoa_r+0x300>)
 800c9ea:	bfbc      	itt	lt
 800c9ec:	2201      	movlt	r2, #1
 800c9ee:	f8c8 2000 	strlt.w	r2, [r8]
 800c9f2:	ea33 0309 	bics.w	r3, r3, r9
 800c9f6:	d11b      	bne.n	800ca30 <_dtoa_r+0xb8>
 800c9f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c9fa:	f242 730f 	movw	r3, #9999	; 0x270f
 800c9fe:	6013      	str	r3, [r2, #0]
 800ca00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ca04:	4333      	orrs	r3, r6
 800ca06:	f000 857a 	beq.w	800d4fe <_dtoa_r+0xb86>
 800ca0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca0c:	b963      	cbnz	r3, 800ca28 <_dtoa_r+0xb0>
 800ca0e:	4b9b      	ldr	r3, [pc, #620]	; (800cc7c <_dtoa_r+0x304>)
 800ca10:	e024      	b.n	800ca5c <_dtoa_r+0xe4>
 800ca12:	4b9b      	ldr	r3, [pc, #620]	; (800cc80 <_dtoa_r+0x308>)
 800ca14:	9300      	str	r3, [sp, #0]
 800ca16:	3308      	adds	r3, #8
 800ca18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ca1a:	6013      	str	r3, [r2, #0]
 800ca1c:	9800      	ldr	r0, [sp, #0]
 800ca1e:	b015      	add	sp, #84	; 0x54
 800ca20:	ecbd 8b02 	vpop	{d8}
 800ca24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca28:	4b94      	ldr	r3, [pc, #592]	; (800cc7c <_dtoa_r+0x304>)
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	3303      	adds	r3, #3
 800ca2e:	e7f3      	b.n	800ca18 <_dtoa_r+0xa0>
 800ca30:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ca34:	2200      	movs	r2, #0
 800ca36:	ec51 0b17 	vmov	r0, r1, d7
 800ca3a:	2300      	movs	r3, #0
 800ca3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800ca40:	f7f4 f84a 	bl	8000ad8 <__aeabi_dcmpeq>
 800ca44:	4680      	mov	r8, r0
 800ca46:	b158      	cbz	r0, 800ca60 <_dtoa_r+0xe8>
 800ca48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	6013      	str	r3, [r2, #0]
 800ca4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	f000 8551 	beq.w	800d4f8 <_dtoa_r+0xb80>
 800ca56:	488b      	ldr	r0, [pc, #556]	; (800cc84 <_dtoa_r+0x30c>)
 800ca58:	6018      	str	r0, [r3, #0]
 800ca5a:	1e43      	subs	r3, r0, #1
 800ca5c:	9300      	str	r3, [sp, #0]
 800ca5e:	e7dd      	b.n	800ca1c <_dtoa_r+0xa4>
 800ca60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800ca64:	aa12      	add	r2, sp, #72	; 0x48
 800ca66:	a913      	add	r1, sp, #76	; 0x4c
 800ca68:	4620      	mov	r0, r4
 800ca6a:	f001 f89f 	bl	800dbac <__d2b>
 800ca6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ca72:	4683      	mov	fp, r0
 800ca74:	2d00      	cmp	r5, #0
 800ca76:	d07c      	beq.n	800cb72 <_dtoa_r+0x1fa>
 800ca78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ca7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800ca7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800ca86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800ca8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800ca8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800ca92:	4b7d      	ldr	r3, [pc, #500]	; (800cc88 <_dtoa_r+0x310>)
 800ca94:	2200      	movs	r2, #0
 800ca96:	4630      	mov	r0, r6
 800ca98:	4639      	mov	r1, r7
 800ca9a:	f7f3 fbfd 	bl	8000298 <__aeabi_dsub>
 800ca9e:	a36e      	add	r3, pc, #440	; (adr r3, 800cc58 <_dtoa_r+0x2e0>)
 800caa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa4:	f7f3 fdb0 	bl	8000608 <__aeabi_dmul>
 800caa8:	a36d      	add	r3, pc, #436	; (adr r3, 800cc60 <_dtoa_r+0x2e8>)
 800caaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caae:	f7f3 fbf5 	bl	800029c <__adddf3>
 800cab2:	4606      	mov	r6, r0
 800cab4:	4628      	mov	r0, r5
 800cab6:	460f      	mov	r7, r1
 800cab8:	f7f3 fd3c 	bl	8000534 <__aeabi_i2d>
 800cabc:	a36a      	add	r3, pc, #424	; (adr r3, 800cc68 <_dtoa_r+0x2f0>)
 800cabe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cac2:	f7f3 fda1 	bl	8000608 <__aeabi_dmul>
 800cac6:	4602      	mov	r2, r0
 800cac8:	460b      	mov	r3, r1
 800caca:	4630      	mov	r0, r6
 800cacc:	4639      	mov	r1, r7
 800cace:	f7f3 fbe5 	bl	800029c <__adddf3>
 800cad2:	4606      	mov	r6, r0
 800cad4:	460f      	mov	r7, r1
 800cad6:	f7f4 f847 	bl	8000b68 <__aeabi_d2iz>
 800cada:	2200      	movs	r2, #0
 800cadc:	4682      	mov	sl, r0
 800cade:	2300      	movs	r3, #0
 800cae0:	4630      	mov	r0, r6
 800cae2:	4639      	mov	r1, r7
 800cae4:	f7f4 f802 	bl	8000aec <__aeabi_dcmplt>
 800cae8:	b148      	cbz	r0, 800cafe <_dtoa_r+0x186>
 800caea:	4650      	mov	r0, sl
 800caec:	f7f3 fd22 	bl	8000534 <__aeabi_i2d>
 800caf0:	4632      	mov	r2, r6
 800caf2:	463b      	mov	r3, r7
 800caf4:	f7f3 fff0 	bl	8000ad8 <__aeabi_dcmpeq>
 800caf8:	b908      	cbnz	r0, 800cafe <_dtoa_r+0x186>
 800cafa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cafe:	f1ba 0f16 	cmp.w	sl, #22
 800cb02:	d854      	bhi.n	800cbae <_dtoa_r+0x236>
 800cb04:	4b61      	ldr	r3, [pc, #388]	; (800cc8c <_dtoa_r+0x314>)
 800cb06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cb0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cb12:	f7f3 ffeb 	bl	8000aec <__aeabi_dcmplt>
 800cb16:	2800      	cmp	r0, #0
 800cb18:	d04b      	beq.n	800cbb2 <_dtoa_r+0x23a>
 800cb1a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800cb1e:	2300      	movs	r3, #0
 800cb20:	930e      	str	r3, [sp, #56]	; 0x38
 800cb22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cb24:	1b5d      	subs	r5, r3, r5
 800cb26:	1e6b      	subs	r3, r5, #1
 800cb28:	9304      	str	r3, [sp, #16]
 800cb2a:	bf43      	ittte	mi
 800cb2c:	2300      	movmi	r3, #0
 800cb2e:	f1c5 0801 	rsbmi	r8, r5, #1
 800cb32:	9304      	strmi	r3, [sp, #16]
 800cb34:	f04f 0800 	movpl.w	r8, #0
 800cb38:	f1ba 0f00 	cmp.w	sl, #0
 800cb3c:	db3b      	blt.n	800cbb6 <_dtoa_r+0x23e>
 800cb3e:	9b04      	ldr	r3, [sp, #16]
 800cb40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800cb44:	4453      	add	r3, sl
 800cb46:	9304      	str	r3, [sp, #16]
 800cb48:	2300      	movs	r3, #0
 800cb4a:	9306      	str	r3, [sp, #24]
 800cb4c:	9b05      	ldr	r3, [sp, #20]
 800cb4e:	2b09      	cmp	r3, #9
 800cb50:	d869      	bhi.n	800cc26 <_dtoa_r+0x2ae>
 800cb52:	2b05      	cmp	r3, #5
 800cb54:	bfc4      	itt	gt
 800cb56:	3b04      	subgt	r3, #4
 800cb58:	9305      	strgt	r3, [sp, #20]
 800cb5a:	9b05      	ldr	r3, [sp, #20]
 800cb5c:	f1a3 0302 	sub.w	r3, r3, #2
 800cb60:	bfcc      	ite	gt
 800cb62:	2500      	movgt	r5, #0
 800cb64:	2501      	movle	r5, #1
 800cb66:	2b03      	cmp	r3, #3
 800cb68:	d869      	bhi.n	800cc3e <_dtoa_r+0x2c6>
 800cb6a:	e8df f003 	tbb	[pc, r3]
 800cb6e:	4e2c      	.short	0x4e2c
 800cb70:	5a4c      	.short	0x5a4c
 800cb72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800cb76:	441d      	add	r5, r3
 800cb78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800cb7c:	2b20      	cmp	r3, #32
 800cb7e:	bfc1      	itttt	gt
 800cb80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800cb84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800cb88:	fa09 f303 	lslgt.w	r3, r9, r3
 800cb8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800cb90:	bfda      	itte	le
 800cb92:	f1c3 0320 	rsble	r3, r3, #32
 800cb96:	fa06 f003 	lslle.w	r0, r6, r3
 800cb9a:	4318      	orrgt	r0, r3
 800cb9c:	f7f3 fcba 	bl	8000514 <__aeabi_ui2d>
 800cba0:	2301      	movs	r3, #1
 800cba2:	4606      	mov	r6, r0
 800cba4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800cba8:	3d01      	subs	r5, #1
 800cbaa:	9310      	str	r3, [sp, #64]	; 0x40
 800cbac:	e771      	b.n	800ca92 <_dtoa_r+0x11a>
 800cbae:	2301      	movs	r3, #1
 800cbb0:	e7b6      	b.n	800cb20 <_dtoa_r+0x1a8>
 800cbb2:	900e      	str	r0, [sp, #56]	; 0x38
 800cbb4:	e7b5      	b.n	800cb22 <_dtoa_r+0x1aa>
 800cbb6:	f1ca 0300 	rsb	r3, sl, #0
 800cbba:	9306      	str	r3, [sp, #24]
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	eba8 080a 	sub.w	r8, r8, sl
 800cbc2:	930d      	str	r3, [sp, #52]	; 0x34
 800cbc4:	e7c2      	b.n	800cb4c <_dtoa_r+0x1d4>
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	9308      	str	r3, [sp, #32]
 800cbca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	dc39      	bgt.n	800cc44 <_dtoa_r+0x2cc>
 800cbd0:	f04f 0901 	mov.w	r9, #1
 800cbd4:	f8cd 9004 	str.w	r9, [sp, #4]
 800cbd8:	464b      	mov	r3, r9
 800cbda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cbde:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cbe0:	2200      	movs	r2, #0
 800cbe2:	6042      	str	r2, [r0, #4]
 800cbe4:	2204      	movs	r2, #4
 800cbe6:	f102 0614 	add.w	r6, r2, #20
 800cbea:	429e      	cmp	r6, r3
 800cbec:	6841      	ldr	r1, [r0, #4]
 800cbee:	d92f      	bls.n	800cc50 <_dtoa_r+0x2d8>
 800cbf0:	4620      	mov	r0, r4
 800cbf2:	f000 fcb9 	bl	800d568 <_Balloc>
 800cbf6:	9000      	str	r0, [sp, #0]
 800cbf8:	2800      	cmp	r0, #0
 800cbfa:	d14b      	bne.n	800cc94 <_dtoa_r+0x31c>
 800cbfc:	4b24      	ldr	r3, [pc, #144]	; (800cc90 <_dtoa_r+0x318>)
 800cbfe:	4602      	mov	r2, r0
 800cc00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cc04:	e6d1      	b.n	800c9aa <_dtoa_r+0x32>
 800cc06:	2301      	movs	r3, #1
 800cc08:	e7de      	b.n	800cbc8 <_dtoa_r+0x250>
 800cc0a:	2300      	movs	r3, #0
 800cc0c:	9308      	str	r3, [sp, #32]
 800cc0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc10:	eb0a 0903 	add.w	r9, sl, r3
 800cc14:	f109 0301 	add.w	r3, r9, #1
 800cc18:	2b01      	cmp	r3, #1
 800cc1a:	9301      	str	r3, [sp, #4]
 800cc1c:	bfb8      	it	lt
 800cc1e:	2301      	movlt	r3, #1
 800cc20:	e7dd      	b.n	800cbde <_dtoa_r+0x266>
 800cc22:	2301      	movs	r3, #1
 800cc24:	e7f2      	b.n	800cc0c <_dtoa_r+0x294>
 800cc26:	2501      	movs	r5, #1
 800cc28:	2300      	movs	r3, #0
 800cc2a:	9305      	str	r3, [sp, #20]
 800cc2c:	9508      	str	r5, [sp, #32]
 800cc2e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 800cc32:	2200      	movs	r2, #0
 800cc34:	f8cd 9004 	str.w	r9, [sp, #4]
 800cc38:	2312      	movs	r3, #18
 800cc3a:	9209      	str	r2, [sp, #36]	; 0x24
 800cc3c:	e7cf      	b.n	800cbde <_dtoa_r+0x266>
 800cc3e:	2301      	movs	r3, #1
 800cc40:	9308      	str	r3, [sp, #32]
 800cc42:	e7f4      	b.n	800cc2e <_dtoa_r+0x2b6>
 800cc44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800cc48:	f8cd 9004 	str.w	r9, [sp, #4]
 800cc4c:	464b      	mov	r3, r9
 800cc4e:	e7c6      	b.n	800cbde <_dtoa_r+0x266>
 800cc50:	3101      	adds	r1, #1
 800cc52:	6041      	str	r1, [r0, #4]
 800cc54:	0052      	lsls	r2, r2, #1
 800cc56:	e7c6      	b.n	800cbe6 <_dtoa_r+0x26e>
 800cc58:	636f4361 	.word	0x636f4361
 800cc5c:	3fd287a7 	.word	0x3fd287a7
 800cc60:	8b60c8b3 	.word	0x8b60c8b3
 800cc64:	3fc68a28 	.word	0x3fc68a28
 800cc68:	509f79fb 	.word	0x509f79fb
 800cc6c:	3fd34413 	.word	0x3fd34413
 800cc70:	08013cd6 	.word	0x08013cd6
 800cc74:	08013ced 	.word	0x08013ced
 800cc78:	7ff00000 	.word	0x7ff00000
 800cc7c:	08013cd2 	.word	0x08013cd2
 800cc80:	08013cc9 	.word	0x08013cc9
 800cc84:	08013ba5 	.word	0x08013ba5
 800cc88:	3ff80000 	.word	0x3ff80000
 800cc8c:	08013de8 	.word	0x08013de8
 800cc90:	08013d4c 	.word	0x08013d4c
 800cc94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc96:	9a00      	ldr	r2, [sp, #0]
 800cc98:	601a      	str	r2, [r3, #0]
 800cc9a:	9b01      	ldr	r3, [sp, #4]
 800cc9c:	2b0e      	cmp	r3, #14
 800cc9e:	f200 80ad 	bhi.w	800cdfc <_dtoa_r+0x484>
 800cca2:	2d00      	cmp	r5, #0
 800cca4:	f000 80aa 	beq.w	800cdfc <_dtoa_r+0x484>
 800cca8:	f1ba 0f00 	cmp.w	sl, #0
 800ccac:	dd36      	ble.n	800cd1c <_dtoa_r+0x3a4>
 800ccae:	4ac3      	ldr	r2, [pc, #780]	; (800cfbc <_dtoa_r+0x644>)
 800ccb0:	f00a 030f 	and.w	r3, sl, #15
 800ccb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ccb8:	ed93 7b00 	vldr	d7, [r3]
 800ccbc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800ccc0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800ccc4:	eeb0 8a47 	vmov.f32	s16, s14
 800ccc8:	eef0 8a67 	vmov.f32	s17, s15
 800cccc:	d016      	beq.n	800ccfc <_dtoa_r+0x384>
 800ccce:	4bbc      	ldr	r3, [pc, #752]	; (800cfc0 <_dtoa_r+0x648>)
 800ccd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ccd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ccd8:	f7f3 fdc0 	bl	800085c <__aeabi_ddiv>
 800ccdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cce0:	f007 070f 	and.w	r7, r7, #15
 800cce4:	2503      	movs	r5, #3
 800cce6:	4eb6      	ldr	r6, [pc, #728]	; (800cfc0 <_dtoa_r+0x648>)
 800cce8:	b957      	cbnz	r7, 800cd00 <_dtoa_r+0x388>
 800ccea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccee:	ec53 2b18 	vmov	r2, r3, d8
 800ccf2:	f7f3 fdb3 	bl	800085c <__aeabi_ddiv>
 800ccf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccfa:	e029      	b.n	800cd50 <_dtoa_r+0x3d8>
 800ccfc:	2502      	movs	r5, #2
 800ccfe:	e7f2      	b.n	800cce6 <_dtoa_r+0x36e>
 800cd00:	07f9      	lsls	r1, r7, #31
 800cd02:	d508      	bpl.n	800cd16 <_dtoa_r+0x39e>
 800cd04:	ec51 0b18 	vmov	r0, r1, d8
 800cd08:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cd0c:	f7f3 fc7c 	bl	8000608 <__aeabi_dmul>
 800cd10:	ec41 0b18 	vmov	d8, r0, r1
 800cd14:	3501      	adds	r5, #1
 800cd16:	107f      	asrs	r7, r7, #1
 800cd18:	3608      	adds	r6, #8
 800cd1a:	e7e5      	b.n	800cce8 <_dtoa_r+0x370>
 800cd1c:	f000 80a6 	beq.w	800ce6c <_dtoa_r+0x4f4>
 800cd20:	f1ca 0600 	rsb	r6, sl, #0
 800cd24:	4ba5      	ldr	r3, [pc, #660]	; (800cfbc <_dtoa_r+0x644>)
 800cd26:	4fa6      	ldr	r7, [pc, #664]	; (800cfc0 <_dtoa_r+0x648>)
 800cd28:	f006 020f 	and.w	r2, r6, #15
 800cd2c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd34:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cd38:	f7f3 fc66 	bl	8000608 <__aeabi_dmul>
 800cd3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd40:	1136      	asrs	r6, r6, #4
 800cd42:	2300      	movs	r3, #0
 800cd44:	2502      	movs	r5, #2
 800cd46:	2e00      	cmp	r6, #0
 800cd48:	f040 8085 	bne.w	800ce56 <_dtoa_r+0x4de>
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d1d2      	bne.n	800ccf6 <_dtoa_r+0x37e>
 800cd50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	f000 808c 	beq.w	800ce70 <_dtoa_r+0x4f8>
 800cd58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cd5c:	4b99      	ldr	r3, [pc, #612]	; (800cfc4 <_dtoa_r+0x64c>)
 800cd5e:	2200      	movs	r2, #0
 800cd60:	4630      	mov	r0, r6
 800cd62:	4639      	mov	r1, r7
 800cd64:	f7f3 fec2 	bl	8000aec <__aeabi_dcmplt>
 800cd68:	2800      	cmp	r0, #0
 800cd6a:	f000 8081 	beq.w	800ce70 <_dtoa_r+0x4f8>
 800cd6e:	9b01      	ldr	r3, [sp, #4]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d07d      	beq.n	800ce70 <_dtoa_r+0x4f8>
 800cd74:	f1b9 0f00 	cmp.w	r9, #0
 800cd78:	dd3c      	ble.n	800cdf4 <_dtoa_r+0x47c>
 800cd7a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800cd7e:	9307      	str	r3, [sp, #28]
 800cd80:	2200      	movs	r2, #0
 800cd82:	4b91      	ldr	r3, [pc, #580]	; (800cfc8 <_dtoa_r+0x650>)
 800cd84:	4630      	mov	r0, r6
 800cd86:	4639      	mov	r1, r7
 800cd88:	f7f3 fc3e 	bl	8000608 <__aeabi_dmul>
 800cd8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd90:	3501      	adds	r5, #1
 800cd92:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800cd96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cd9a:	4628      	mov	r0, r5
 800cd9c:	f7f3 fbca 	bl	8000534 <__aeabi_i2d>
 800cda0:	4632      	mov	r2, r6
 800cda2:	463b      	mov	r3, r7
 800cda4:	f7f3 fc30 	bl	8000608 <__aeabi_dmul>
 800cda8:	4b88      	ldr	r3, [pc, #544]	; (800cfcc <_dtoa_r+0x654>)
 800cdaa:	2200      	movs	r2, #0
 800cdac:	f7f3 fa76 	bl	800029c <__adddf3>
 800cdb0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800cdb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdb8:	9303      	str	r3, [sp, #12]
 800cdba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d15c      	bne.n	800ce7a <_dtoa_r+0x502>
 800cdc0:	4b83      	ldr	r3, [pc, #524]	; (800cfd0 <_dtoa_r+0x658>)
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	4630      	mov	r0, r6
 800cdc6:	4639      	mov	r1, r7
 800cdc8:	f7f3 fa66 	bl	8000298 <__aeabi_dsub>
 800cdcc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cdd0:	4606      	mov	r6, r0
 800cdd2:	460f      	mov	r7, r1
 800cdd4:	f7f3 fea8 	bl	8000b28 <__aeabi_dcmpgt>
 800cdd8:	2800      	cmp	r0, #0
 800cdda:	f040 8296 	bne.w	800d30a <_dtoa_r+0x992>
 800cdde:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800cde2:	4630      	mov	r0, r6
 800cde4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cde8:	4639      	mov	r1, r7
 800cdea:	f7f3 fe7f 	bl	8000aec <__aeabi_dcmplt>
 800cdee:	2800      	cmp	r0, #0
 800cdf0:	f040 8288 	bne.w	800d304 <_dtoa_r+0x98c>
 800cdf4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800cdf8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cdfc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	f2c0 8158 	blt.w	800d0b4 <_dtoa_r+0x73c>
 800ce04:	f1ba 0f0e 	cmp.w	sl, #14
 800ce08:	f300 8154 	bgt.w	800d0b4 <_dtoa_r+0x73c>
 800ce0c:	4b6b      	ldr	r3, [pc, #428]	; (800cfbc <_dtoa_r+0x644>)
 800ce0e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ce12:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	f280 80e3 	bge.w	800cfe4 <_dtoa_r+0x66c>
 800ce1e:	9b01      	ldr	r3, [sp, #4]
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	f300 80df 	bgt.w	800cfe4 <_dtoa_r+0x66c>
 800ce26:	f040 826d 	bne.w	800d304 <_dtoa_r+0x98c>
 800ce2a:	4b69      	ldr	r3, [pc, #420]	; (800cfd0 <_dtoa_r+0x658>)
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	4640      	mov	r0, r8
 800ce30:	4649      	mov	r1, r9
 800ce32:	f7f3 fbe9 	bl	8000608 <__aeabi_dmul>
 800ce36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce3a:	f7f3 fe6b 	bl	8000b14 <__aeabi_dcmpge>
 800ce3e:	9e01      	ldr	r6, [sp, #4]
 800ce40:	4637      	mov	r7, r6
 800ce42:	2800      	cmp	r0, #0
 800ce44:	f040 8243 	bne.w	800d2ce <_dtoa_r+0x956>
 800ce48:	9d00      	ldr	r5, [sp, #0]
 800ce4a:	2331      	movs	r3, #49	; 0x31
 800ce4c:	f805 3b01 	strb.w	r3, [r5], #1
 800ce50:	f10a 0a01 	add.w	sl, sl, #1
 800ce54:	e23f      	b.n	800d2d6 <_dtoa_r+0x95e>
 800ce56:	07f2      	lsls	r2, r6, #31
 800ce58:	d505      	bpl.n	800ce66 <_dtoa_r+0x4ee>
 800ce5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ce5e:	f7f3 fbd3 	bl	8000608 <__aeabi_dmul>
 800ce62:	3501      	adds	r5, #1
 800ce64:	2301      	movs	r3, #1
 800ce66:	1076      	asrs	r6, r6, #1
 800ce68:	3708      	adds	r7, #8
 800ce6a:	e76c      	b.n	800cd46 <_dtoa_r+0x3ce>
 800ce6c:	2502      	movs	r5, #2
 800ce6e:	e76f      	b.n	800cd50 <_dtoa_r+0x3d8>
 800ce70:	9b01      	ldr	r3, [sp, #4]
 800ce72:	f8cd a01c 	str.w	sl, [sp, #28]
 800ce76:	930c      	str	r3, [sp, #48]	; 0x30
 800ce78:	e78d      	b.n	800cd96 <_dtoa_r+0x41e>
 800ce7a:	9900      	ldr	r1, [sp, #0]
 800ce7c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800ce7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ce80:	4b4e      	ldr	r3, [pc, #312]	; (800cfbc <_dtoa_r+0x644>)
 800ce82:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ce86:	4401      	add	r1, r0
 800ce88:	9102      	str	r1, [sp, #8]
 800ce8a:	9908      	ldr	r1, [sp, #32]
 800ce8c:	eeb0 8a47 	vmov.f32	s16, s14
 800ce90:	eef0 8a67 	vmov.f32	s17, s15
 800ce94:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce98:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ce9c:	2900      	cmp	r1, #0
 800ce9e:	d045      	beq.n	800cf2c <_dtoa_r+0x5b4>
 800cea0:	494c      	ldr	r1, [pc, #304]	; (800cfd4 <_dtoa_r+0x65c>)
 800cea2:	2000      	movs	r0, #0
 800cea4:	f7f3 fcda 	bl	800085c <__aeabi_ddiv>
 800cea8:	ec53 2b18 	vmov	r2, r3, d8
 800ceac:	f7f3 f9f4 	bl	8000298 <__aeabi_dsub>
 800ceb0:	9d00      	ldr	r5, [sp, #0]
 800ceb2:	ec41 0b18 	vmov	d8, r0, r1
 800ceb6:	4639      	mov	r1, r7
 800ceb8:	4630      	mov	r0, r6
 800ceba:	f7f3 fe55 	bl	8000b68 <__aeabi_d2iz>
 800cebe:	900c      	str	r0, [sp, #48]	; 0x30
 800cec0:	f7f3 fb38 	bl	8000534 <__aeabi_i2d>
 800cec4:	4602      	mov	r2, r0
 800cec6:	460b      	mov	r3, r1
 800cec8:	4630      	mov	r0, r6
 800ceca:	4639      	mov	r1, r7
 800cecc:	f7f3 f9e4 	bl	8000298 <__aeabi_dsub>
 800ced0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ced2:	3330      	adds	r3, #48	; 0x30
 800ced4:	f805 3b01 	strb.w	r3, [r5], #1
 800ced8:	ec53 2b18 	vmov	r2, r3, d8
 800cedc:	4606      	mov	r6, r0
 800cede:	460f      	mov	r7, r1
 800cee0:	f7f3 fe04 	bl	8000aec <__aeabi_dcmplt>
 800cee4:	2800      	cmp	r0, #0
 800cee6:	d165      	bne.n	800cfb4 <_dtoa_r+0x63c>
 800cee8:	4632      	mov	r2, r6
 800ceea:	463b      	mov	r3, r7
 800ceec:	4935      	ldr	r1, [pc, #212]	; (800cfc4 <_dtoa_r+0x64c>)
 800ceee:	2000      	movs	r0, #0
 800cef0:	f7f3 f9d2 	bl	8000298 <__aeabi_dsub>
 800cef4:	ec53 2b18 	vmov	r2, r3, d8
 800cef8:	f7f3 fdf8 	bl	8000aec <__aeabi_dcmplt>
 800cefc:	2800      	cmp	r0, #0
 800cefe:	f040 80b9 	bne.w	800d074 <_dtoa_r+0x6fc>
 800cf02:	9b02      	ldr	r3, [sp, #8]
 800cf04:	429d      	cmp	r5, r3
 800cf06:	f43f af75 	beq.w	800cdf4 <_dtoa_r+0x47c>
 800cf0a:	4b2f      	ldr	r3, [pc, #188]	; (800cfc8 <_dtoa_r+0x650>)
 800cf0c:	ec51 0b18 	vmov	r0, r1, d8
 800cf10:	2200      	movs	r2, #0
 800cf12:	f7f3 fb79 	bl	8000608 <__aeabi_dmul>
 800cf16:	4b2c      	ldr	r3, [pc, #176]	; (800cfc8 <_dtoa_r+0x650>)
 800cf18:	ec41 0b18 	vmov	d8, r0, r1
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	4630      	mov	r0, r6
 800cf20:	4639      	mov	r1, r7
 800cf22:	f7f3 fb71 	bl	8000608 <__aeabi_dmul>
 800cf26:	4606      	mov	r6, r0
 800cf28:	460f      	mov	r7, r1
 800cf2a:	e7c4      	b.n	800ceb6 <_dtoa_r+0x53e>
 800cf2c:	ec51 0b17 	vmov	r0, r1, d7
 800cf30:	f7f3 fb6a 	bl	8000608 <__aeabi_dmul>
 800cf34:	9b02      	ldr	r3, [sp, #8]
 800cf36:	9d00      	ldr	r5, [sp, #0]
 800cf38:	930c      	str	r3, [sp, #48]	; 0x30
 800cf3a:	ec41 0b18 	vmov	d8, r0, r1
 800cf3e:	4639      	mov	r1, r7
 800cf40:	4630      	mov	r0, r6
 800cf42:	f7f3 fe11 	bl	8000b68 <__aeabi_d2iz>
 800cf46:	9011      	str	r0, [sp, #68]	; 0x44
 800cf48:	f7f3 faf4 	bl	8000534 <__aeabi_i2d>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	460b      	mov	r3, r1
 800cf50:	4630      	mov	r0, r6
 800cf52:	4639      	mov	r1, r7
 800cf54:	f7f3 f9a0 	bl	8000298 <__aeabi_dsub>
 800cf58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cf5a:	3330      	adds	r3, #48	; 0x30
 800cf5c:	f805 3b01 	strb.w	r3, [r5], #1
 800cf60:	9b02      	ldr	r3, [sp, #8]
 800cf62:	429d      	cmp	r5, r3
 800cf64:	4606      	mov	r6, r0
 800cf66:	460f      	mov	r7, r1
 800cf68:	f04f 0200 	mov.w	r2, #0
 800cf6c:	d134      	bne.n	800cfd8 <_dtoa_r+0x660>
 800cf6e:	4b19      	ldr	r3, [pc, #100]	; (800cfd4 <_dtoa_r+0x65c>)
 800cf70:	ec51 0b18 	vmov	r0, r1, d8
 800cf74:	f7f3 f992 	bl	800029c <__adddf3>
 800cf78:	4602      	mov	r2, r0
 800cf7a:	460b      	mov	r3, r1
 800cf7c:	4630      	mov	r0, r6
 800cf7e:	4639      	mov	r1, r7
 800cf80:	f7f3 fdd2 	bl	8000b28 <__aeabi_dcmpgt>
 800cf84:	2800      	cmp	r0, #0
 800cf86:	d175      	bne.n	800d074 <_dtoa_r+0x6fc>
 800cf88:	ec53 2b18 	vmov	r2, r3, d8
 800cf8c:	4911      	ldr	r1, [pc, #68]	; (800cfd4 <_dtoa_r+0x65c>)
 800cf8e:	2000      	movs	r0, #0
 800cf90:	f7f3 f982 	bl	8000298 <__aeabi_dsub>
 800cf94:	4602      	mov	r2, r0
 800cf96:	460b      	mov	r3, r1
 800cf98:	4630      	mov	r0, r6
 800cf9a:	4639      	mov	r1, r7
 800cf9c:	f7f3 fda6 	bl	8000aec <__aeabi_dcmplt>
 800cfa0:	2800      	cmp	r0, #0
 800cfa2:	f43f af27 	beq.w	800cdf4 <_dtoa_r+0x47c>
 800cfa6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800cfa8:	1e6b      	subs	r3, r5, #1
 800cfaa:	930c      	str	r3, [sp, #48]	; 0x30
 800cfac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cfb0:	2b30      	cmp	r3, #48	; 0x30
 800cfb2:	d0f8      	beq.n	800cfa6 <_dtoa_r+0x62e>
 800cfb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800cfb8:	e04a      	b.n	800d050 <_dtoa_r+0x6d8>
 800cfba:	bf00      	nop
 800cfbc:	08013de8 	.word	0x08013de8
 800cfc0:	08013dc0 	.word	0x08013dc0
 800cfc4:	3ff00000 	.word	0x3ff00000
 800cfc8:	40240000 	.word	0x40240000
 800cfcc:	401c0000 	.word	0x401c0000
 800cfd0:	40140000 	.word	0x40140000
 800cfd4:	3fe00000 	.word	0x3fe00000
 800cfd8:	4baf      	ldr	r3, [pc, #700]	; (800d298 <_dtoa_r+0x920>)
 800cfda:	f7f3 fb15 	bl	8000608 <__aeabi_dmul>
 800cfde:	4606      	mov	r6, r0
 800cfe0:	460f      	mov	r7, r1
 800cfe2:	e7ac      	b.n	800cf3e <_dtoa_r+0x5c6>
 800cfe4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cfe8:	9d00      	ldr	r5, [sp, #0]
 800cfea:	4642      	mov	r2, r8
 800cfec:	464b      	mov	r3, r9
 800cfee:	4630      	mov	r0, r6
 800cff0:	4639      	mov	r1, r7
 800cff2:	f7f3 fc33 	bl	800085c <__aeabi_ddiv>
 800cff6:	f7f3 fdb7 	bl	8000b68 <__aeabi_d2iz>
 800cffa:	9002      	str	r0, [sp, #8]
 800cffc:	f7f3 fa9a 	bl	8000534 <__aeabi_i2d>
 800d000:	4642      	mov	r2, r8
 800d002:	464b      	mov	r3, r9
 800d004:	f7f3 fb00 	bl	8000608 <__aeabi_dmul>
 800d008:	4602      	mov	r2, r0
 800d00a:	460b      	mov	r3, r1
 800d00c:	4630      	mov	r0, r6
 800d00e:	4639      	mov	r1, r7
 800d010:	f7f3 f942 	bl	8000298 <__aeabi_dsub>
 800d014:	9e02      	ldr	r6, [sp, #8]
 800d016:	9f01      	ldr	r7, [sp, #4]
 800d018:	3630      	adds	r6, #48	; 0x30
 800d01a:	f805 6b01 	strb.w	r6, [r5], #1
 800d01e:	9e00      	ldr	r6, [sp, #0]
 800d020:	1bae      	subs	r6, r5, r6
 800d022:	42b7      	cmp	r7, r6
 800d024:	4602      	mov	r2, r0
 800d026:	460b      	mov	r3, r1
 800d028:	d137      	bne.n	800d09a <_dtoa_r+0x722>
 800d02a:	f7f3 f937 	bl	800029c <__adddf3>
 800d02e:	4642      	mov	r2, r8
 800d030:	464b      	mov	r3, r9
 800d032:	4606      	mov	r6, r0
 800d034:	460f      	mov	r7, r1
 800d036:	f7f3 fd77 	bl	8000b28 <__aeabi_dcmpgt>
 800d03a:	b9c8      	cbnz	r0, 800d070 <_dtoa_r+0x6f8>
 800d03c:	4642      	mov	r2, r8
 800d03e:	464b      	mov	r3, r9
 800d040:	4630      	mov	r0, r6
 800d042:	4639      	mov	r1, r7
 800d044:	f7f3 fd48 	bl	8000ad8 <__aeabi_dcmpeq>
 800d048:	b110      	cbz	r0, 800d050 <_dtoa_r+0x6d8>
 800d04a:	9b02      	ldr	r3, [sp, #8]
 800d04c:	07d9      	lsls	r1, r3, #31
 800d04e:	d40f      	bmi.n	800d070 <_dtoa_r+0x6f8>
 800d050:	4620      	mov	r0, r4
 800d052:	4659      	mov	r1, fp
 800d054:	f000 fac8 	bl	800d5e8 <_Bfree>
 800d058:	2300      	movs	r3, #0
 800d05a:	702b      	strb	r3, [r5, #0]
 800d05c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d05e:	f10a 0001 	add.w	r0, sl, #1
 800d062:	6018      	str	r0, [r3, #0]
 800d064:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d066:	2b00      	cmp	r3, #0
 800d068:	f43f acd8 	beq.w	800ca1c <_dtoa_r+0xa4>
 800d06c:	601d      	str	r5, [r3, #0]
 800d06e:	e4d5      	b.n	800ca1c <_dtoa_r+0xa4>
 800d070:	f8cd a01c 	str.w	sl, [sp, #28]
 800d074:	462b      	mov	r3, r5
 800d076:	461d      	mov	r5, r3
 800d078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d07c:	2a39      	cmp	r2, #57	; 0x39
 800d07e:	d108      	bne.n	800d092 <_dtoa_r+0x71a>
 800d080:	9a00      	ldr	r2, [sp, #0]
 800d082:	429a      	cmp	r2, r3
 800d084:	d1f7      	bne.n	800d076 <_dtoa_r+0x6fe>
 800d086:	9a07      	ldr	r2, [sp, #28]
 800d088:	9900      	ldr	r1, [sp, #0]
 800d08a:	3201      	adds	r2, #1
 800d08c:	9207      	str	r2, [sp, #28]
 800d08e:	2230      	movs	r2, #48	; 0x30
 800d090:	700a      	strb	r2, [r1, #0]
 800d092:	781a      	ldrb	r2, [r3, #0]
 800d094:	3201      	adds	r2, #1
 800d096:	701a      	strb	r2, [r3, #0]
 800d098:	e78c      	b.n	800cfb4 <_dtoa_r+0x63c>
 800d09a:	4b7f      	ldr	r3, [pc, #508]	; (800d298 <_dtoa_r+0x920>)
 800d09c:	2200      	movs	r2, #0
 800d09e:	f7f3 fab3 	bl	8000608 <__aeabi_dmul>
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	2300      	movs	r3, #0
 800d0a6:	4606      	mov	r6, r0
 800d0a8:	460f      	mov	r7, r1
 800d0aa:	f7f3 fd15 	bl	8000ad8 <__aeabi_dcmpeq>
 800d0ae:	2800      	cmp	r0, #0
 800d0b0:	d09b      	beq.n	800cfea <_dtoa_r+0x672>
 800d0b2:	e7cd      	b.n	800d050 <_dtoa_r+0x6d8>
 800d0b4:	9a08      	ldr	r2, [sp, #32]
 800d0b6:	2a00      	cmp	r2, #0
 800d0b8:	f000 80c4 	beq.w	800d244 <_dtoa_r+0x8cc>
 800d0bc:	9a05      	ldr	r2, [sp, #20]
 800d0be:	2a01      	cmp	r2, #1
 800d0c0:	f300 80a8 	bgt.w	800d214 <_dtoa_r+0x89c>
 800d0c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d0c6:	2a00      	cmp	r2, #0
 800d0c8:	f000 80a0 	beq.w	800d20c <_dtoa_r+0x894>
 800d0cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d0d0:	9e06      	ldr	r6, [sp, #24]
 800d0d2:	4645      	mov	r5, r8
 800d0d4:	9a04      	ldr	r2, [sp, #16]
 800d0d6:	2101      	movs	r1, #1
 800d0d8:	441a      	add	r2, r3
 800d0da:	4620      	mov	r0, r4
 800d0dc:	4498      	add	r8, r3
 800d0de:	9204      	str	r2, [sp, #16]
 800d0e0:	f000 fb3e 	bl	800d760 <__i2b>
 800d0e4:	4607      	mov	r7, r0
 800d0e6:	2d00      	cmp	r5, #0
 800d0e8:	dd0b      	ble.n	800d102 <_dtoa_r+0x78a>
 800d0ea:	9b04      	ldr	r3, [sp, #16]
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	dd08      	ble.n	800d102 <_dtoa_r+0x78a>
 800d0f0:	42ab      	cmp	r3, r5
 800d0f2:	9a04      	ldr	r2, [sp, #16]
 800d0f4:	bfa8      	it	ge
 800d0f6:	462b      	movge	r3, r5
 800d0f8:	eba8 0803 	sub.w	r8, r8, r3
 800d0fc:	1aed      	subs	r5, r5, r3
 800d0fe:	1ad3      	subs	r3, r2, r3
 800d100:	9304      	str	r3, [sp, #16]
 800d102:	9b06      	ldr	r3, [sp, #24]
 800d104:	b1fb      	cbz	r3, 800d146 <_dtoa_r+0x7ce>
 800d106:	9b08      	ldr	r3, [sp, #32]
 800d108:	2b00      	cmp	r3, #0
 800d10a:	f000 809f 	beq.w	800d24c <_dtoa_r+0x8d4>
 800d10e:	2e00      	cmp	r6, #0
 800d110:	dd11      	ble.n	800d136 <_dtoa_r+0x7be>
 800d112:	4639      	mov	r1, r7
 800d114:	4632      	mov	r2, r6
 800d116:	4620      	mov	r0, r4
 800d118:	f000 fbde 	bl	800d8d8 <__pow5mult>
 800d11c:	465a      	mov	r2, fp
 800d11e:	4601      	mov	r1, r0
 800d120:	4607      	mov	r7, r0
 800d122:	4620      	mov	r0, r4
 800d124:	f000 fb32 	bl	800d78c <__multiply>
 800d128:	4659      	mov	r1, fp
 800d12a:	9007      	str	r0, [sp, #28]
 800d12c:	4620      	mov	r0, r4
 800d12e:	f000 fa5b 	bl	800d5e8 <_Bfree>
 800d132:	9b07      	ldr	r3, [sp, #28]
 800d134:	469b      	mov	fp, r3
 800d136:	9b06      	ldr	r3, [sp, #24]
 800d138:	1b9a      	subs	r2, r3, r6
 800d13a:	d004      	beq.n	800d146 <_dtoa_r+0x7ce>
 800d13c:	4659      	mov	r1, fp
 800d13e:	4620      	mov	r0, r4
 800d140:	f000 fbca 	bl	800d8d8 <__pow5mult>
 800d144:	4683      	mov	fp, r0
 800d146:	2101      	movs	r1, #1
 800d148:	4620      	mov	r0, r4
 800d14a:	f000 fb09 	bl	800d760 <__i2b>
 800d14e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d150:	2b00      	cmp	r3, #0
 800d152:	4606      	mov	r6, r0
 800d154:	dd7c      	ble.n	800d250 <_dtoa_r+0x8d8>
 800d156:	461a      	mov	r2, r3
 800d158:	4601      	mov	r1, r0
 800d15a:	4620      	mov	r0, r4
 800d15c:	f000 fbbc 	bl	800d8d8 <__pow5mult>
 800d160:	9b05      	ldr	r3, [sp, #20]
 800d162:	2b01      	cmp	r3, #1
 800d164:	4606      	mov	r6, r0
 800d166:	dd76      	ble.n	800d256 <_dtoa_r+0x8de>
 800d168:	2300      	movs	r3, #0
 800d16a:	9306      	str	r3, [sp, #24]
 800d16c:	6933      	ldr	r3, [r6, #16]
 800d16e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d172:	6918      	ldr	r0, [r3, #16]
 800d174:	f000 faa4 	bl	800d6c0 <__hi0bits>
 800d178:	f1c0 0020 	rsb	r0, r0, #32
 800d17c:	9b04      	ldr	r3, [sp, #16]
 800d17e:	4418      	add	r0, r3
 800d180:	f010 001f 	ands.w	r0, r0, #31
 800d184:	f000 8086 	beq.w	800d294 <_dtoa_r+0x91c>
 800d188:	f1c0 0320 	rsb	r3, r0, #32
 800d18c:	2b04      	cmp	r3, #4
 800d18e:	dd7f      	ble.n	800d290 <_dtoa_r+0x918>
 800d190:	f1c0 001c 	rsb	r0, r0, #28
 800d194:	9b04      	ldr	r3, [sp, #16]
 800d196:	4403      	add	r3, r0
 800d198:	4480      	add	r8, r0
 800d19a:	4405      	add	r5, r0
 800d19c:	9304      	str	r3, [sp, #16]
 800d19e:	f1b8 0f00 	cmp.w	r8, #0
 800d1a2:	dd05      	ble.n	800d1b0 <_dtoa_r+0x838>
 800d1a4:	4659      	mov	r1, fp
 800d1a6:	4642      	mov	r2, r8
 800d1a8:	4620      	mov	r0, r4
 800d1aa:	f000 fbef 	bl	800d98c <__lshift>
 800d1ae:	4683      	mov	fp, r0
 800d1b0:	9b04      	ldr	r3, [sp, #16]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	dd05      	ble.n	800d1c2 <_dtoa_r+0x84a>
 800d1b6:	4631      	mov	r1, r6
 800d1b8:	461a      	mov	r2, r3
 800d1ba:	4620      	mov	r0, r4
 800d1bc:	f000 fbe6 	bl	800d98c <__lshift>
 800d1c0:	4606      	mov	r6, r0
 800d1c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d069      	beq.n	800d29c <_dtoa_r+0x924>
 800d1c8:	4631      	mov	r1, r6
 800d1ca:	4658      	mov	r0, fp
 800d1cc:	f000 fc4a 	bl	800da64 <__mcmp>
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	da63      	bge.n	800d29c <_dtoa_r+0x924>
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	4659      	mov	r1, fp
 800d1d8:	220a      	movs	r2, #10
 800d1da:	4620      	mov	r0, r4
 800d1dc:	f000 fa26 	bl	800d62c <__multadd>
 800d1e0:	9b08      	ldr	r3, [sp, #32]
 800d1e2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800d1e6:	4683      	mov	fp, r0
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	f000 818f 	beq.w	800d50c <_dtoa_r+0xb94>
 800d1ee:	4639      	mov	r1, r7
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	220a      	movs	r2, #10
 800d1f4:	4620      	mov	r0, r4
 800d1f6:	f000 fa19 	bl	800d62c <__multadd>
 800d1fa:	f1b9 0f00 	cmp.w	r9, #0
 800d1fe:	4607      	mov	r7, r0
 800d200:	f300 808e 	bgt.w	800d320 <_dtoa_r+0x9a8>
 800d204:	9b05      	ldr	r3, [sp, #20]
 800d206:	2b02      	cmp	r3, #2
 800d208:	dc50      	bgt.n	800d2ac <_dtoa_r+0x934>
 800d20a:	e089      	b.n	800d320 <_dtoa_r+0x9a8>
 800d20c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d20e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d212:	e75d      	b.n	800d0d0 <_dtoa_r+0x758>
 800d214:	9b01      	ldr	r3, [sp, #4]
 800d216:	1e5e      	subs	r6, r3, #1
 800d218:	9b06      	ldr	r3, [sp, #24]
 800d21a:	42b3      	cmp	r3, r6
 800d21c:	bfbf      	itttt	lt
 800d21e:	9b06      	ldrlt	r3, [sp, #24]
 800d220:	9606      	strlt	r6, [sp, #24]
 800d222:	1af2      	sublt	r2, r6, r3
 800d224:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800d226:	bfb6      	itet	lt
 800d228:	189b      	addlt	r3, r3, r2
 800d22a:	1b9e      	subge	r6, r3, r6
 800d22c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800d22e:	9b01      	ldr	r3, [sp, #4]
 800d230:	bfb8      	it	lt
 800d232:	2600      	movlt	r6, #0
 800d234:	2b00      	cmp	r3, #0
 800d236:	bfb5      	itete	lt
 800d238:	eba8 0503 	sublt.w	r5, r8, r3
 800d23c:	9b01      	ldrge	r3, [sp, #4]
 800d23e:	2300      	movlt	r3, #0
 800d240:	4645      	movge	r5, r8
 800d242:	e747      	b.n	800d0d4 <_dtoa_r+0x75c>
 800d244:	9e06      	ldr	r6, [sp, #24]
 800d246:	9f08      	ldr	r7, [sp, #32]
 800d248:	4645      	mov	r5, r8
 800d24a:	e74c      	b.n	800d0e6 <_dtoa_r+0x76e>
 800d24c:	9a06      	ldr	r2, [sp, #24]
 800d24e:	e775      	b.n	800d13c <_dtoa_r+0x7c4>
 800d250:	9b05      	ldr	r3, [sp, #20]
 800d252:	2b01      	cmp	r3, #1
 800d254:	dc18      	bgt.n	800d288 <_dtoa_r+0x910>
 800d256:	9b02      	ldr	r3, [sp, #8]
 800d258:	b9b3      	cbnz	r3, 800d288 <_dtoa_r+0x910>
 800d25a:	9b03      	ldr	r3, [sp, #12]
 800d25c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d260:	b9a3      	cbnz	r3, 800d28c <_dtoa_r+0x914>
 800d262:	9b03      	ldr	r3, [sp, #12]
 800d264:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d268:	0d1b      	lsrs	r3, r3, #20
 800d26a:	051b      	lsls	r3, r3, #20
 800d26c:	b12b      	cbz	r3, 800d27a <_dtoa_r+0x902>
 800d26e:	9b04      	ldr	r3, [sp, #16]
 800d270:	3301      	adds	r3, #1
 800d272:	9304      	str	r3, [sp, #16]
 800d274:	f108 0801 	add.w	r8, r8, #1
 800d278:	2301      	movs	r3, #1
 800d27a:	9306      	str	r3, [sp, #24]
 800d27c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d27e:	2b00      	cmp	r3, #0
 800d280:	f47f af74 	bne.w	800d16c <_dtoa_r+0x7f4>
 800d284:	2001      	movs	r0, #1
 800d286:	e779      	b.n	800d17c <_dtoa_r+0x804>
 800d288:	2300      	movs	r3, #0
 800d28a:	e7f6      	b.n	800d27a <_dtoa_r+0x902>
 800d28c:	9b02      	ldr	r3, [sp, #8]
 800d28e:	e7f4      	b.n	800d27a <_dtoa_r+0x902>
 800d290:	d085      	beq.n	800d19e <_dtoa_r+0x826>
 800d292:	4618      	mov	r0, r3
 800d294:	301c      	adds	r0, #28
 800d296:	e77d      	b.n	800d194 <_dtoa_r+0x81c>
 800d298:	40240000 	.word	0x40240000
 800d29c:	9b01      	ldr	r3, [sp, #4]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	dc38      	bgt.n	800d314 <_dtoa_r+0x99c>
 800d2a2:	9b05      	ldr	r3, [sp, #20]
 800d2a4:	2b02      	cmp	r3, #2
 800d2a6:	dd35      	ble.n	800d314 <_dtoa_r+0x99c>
 800d2a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d2ac:	f1b9 0f00 	cmp.w	r9, #0
 800d2b0:	d10d      	bne.n	800d2ce <_dtoa_r+0x956>
 800d2b2:	4631      	mov	r1, r6
 800d2b4:	464b      	mov	r3, r9
 800d2b6:	2205      	movs	r2, #5
 800d2b8:	4620      	mov	r0, r4
 800d2ba:	f000 f9b7 	bl	800d62c <__multadd>
 800d2be:	4601      	mov	r1, r0
 800d2c0:	4606      	mov	r6, r0
 800d2c2:	4658      	mov	r0, fp
 800d2c4:	f000 fbce 	bl	800da64 <__mcmp>
 800d2c8:	2800      	cmp	r0, #0
 800d2ca:	f73f adbd 	bgt.w	800ce48 <_dtoa_r+0x4d0>
 800d2ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d0:	9d00      	ldr	r5, [sp, #0]
 800d2d2:	ea6f 0a03 	mvn.w	sl, r3
 800d2d6:	f04f 0800 	mov.w	r8, #0
 800d2da:	4631      	mov	r1, r6
 800d2dc:	4620      	mov	r0, r4
 800d2de:	f000 f983 	bl	800d5e8 <_Bfree>
 800d2e2:	2f00      	cmp	r7, #0
 800d2e4:	f43f aeb4 	beq.w	800d050 <_dtoa_r+0x6d8>
 800d2e8:	f1b8 0f00 	cmp.w	r8, #0
 800d2ec:	d005      	beq.n	800d2fa <_dtoa_r+0x982>
 800d2ee:	45b8      	cmp	r8, r7
 800d2f0:	d003      	beq.n	800d2fa <_dtoa_r+0x982>
 800d2f2:	4641      	mov	r1, r8
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	f000 f977 	bl	800d5e8 <_Bfree>
 800d2fa:	4639      	mov	r1, r7
 800d2fc:	4620      	mov	r0, r4
 800d2fe:	f000 f973 	bl	800d5e8 <_Bfree>
 800d302:	e6a5      	b.n	800d050 <_dtoa_r+0x6d8>
 800d304:	2600      	movs	r6, #0
 800d306:	4637      	mov	r7, r6
 800d308:	e7e1      	b.n	800d2ce <_dtoa_r+0x956>
 800d30a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800d30c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d310:	4637      	mov	r7, r6
 800d312:	e599      	b.n	800ce48 <_dtoa_r+0x4d0>
 800d314:	9b08      	ldr	r3, [sp, #32]
 800d316:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d31a:	2b00      	cmp	r3, #0
 800d31c:	f000 80fd 	beq.w	800d51a <_dtoa_r+0xba2>
 800d320:	2d00      	cmp	r5, #0
 800d322:	dd05      	ble.n	800d330 <_dtoa_r+0x9b8>
 800d324:	4639      	mov	r1, r7
 800d326:	462a      	mov	r2, r5
 800d328:	4620      	mov	r0, r4
 800d32a:	f000 fb2f 	bl	800d98c <__lshift>
 800d32e:	4607      	mov	r7, r0
 800d330:	9b06      	ldr	r3, [sp, #24]
 800d332:	2b00      	cmp	r3, #0
 800d334:	d05c      	beq.n	800d3f0 <_dtoa_r+0xa78>
 800d336:	6879      	ldr	r1, [r7, #4]
 800d338:	4620      	mov	r0, r4
 800d33a:	f000 f915 	bl	800d568 <_Balloc>
 800d33e:	4605      	mov	r5, r0
 800d340:	b928      	cbnz	r0, 800d34e <_dtoa_r+0x9d6>
 800d342:	4b80      	ldr	r3, [pc, #512]	; (800d544 <_dtoa_r+0xbcc>)
 800d344:	4602      	mov	r2, r0
 800d346:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d34a:	f7ff bb2e 	b.w	800c9aa <_dtoa_r+0x32>
 800d34e:	693a      	ldr	r2, [r7, #16]
 800d350:	3202      	adds	r2, #2
 800d352:	0092      	lsls	r2, r2, #2
 800d354:	f107 010c 	add.w	r1, r7, #12
 800d358:	300c      	adds	r0, #12
 800d35a:	f7fe fcd3 	bl	800bd04 <memcpy>
 800d35e:	2201      	movs	r2, #1
 800d360:	4629      	mov	r1, r5
 800d362:	4620      	mov	r0, r4
 800d364:	f000 fb12 	bl	800d98c <__lshift>
 800d368:	9b00      	ldr	r3, [sp, #0]
 800d36a:	3301      	adds	r3, #1
 800d36c:	9301      	str	r3, [sp, #4]
 800d36e:	9b00      	ldr	r3, [sp, #0]
 800d370:	444b      	add	r3, r9
 800d372:	9307      	str	r3, [sp, #28]
 800d374:	9b02      	ldr	r3, [sp, #8]
 800d376:	f003 0301 	and.w	r3, r3, #1
 800d37a:	46b8      	mov	r8, r7
 800d37c:	9306      	str	r3, [sp, #24]
 800d37e:	4607      	mov	r7, r0
 800d380:	9b01      	ldr	r3, [sp, #4]
 800d382:	4631      	mov	r1, r6
 800d384:	3b01      	subs	r3, #1
 800d386:	4658      	mov	r0, fp
 800d388:	9302      	str	r3, [sp, #8]
 800d38a:	f7ff fa69 	bl	800c860 <quorem>
 800d38e:	4603      	mov	r3, r0
 800d390:	3330      	adds	r3, #48	; 0x30
 800d392:	9004      	str	r0, [sp, #16]
 800d394:	4641      	mov	r1, r8
 800d396:	4658      	mov	r0, fp
 800d398:	9308      	str	r3, [sp, #32]
 800d39a:	f000 fb63 	bl	800da64 <__mcmp>
 800d39e:	463a      	mov	r2, r7
 800d3a0:	4681      	mov	r9, r0
 800d3a2:	4631      	mov	r1, r6
 800d3a4:	4620      	mov	r0, r4
 800d3a6:	f000 fb79 	bl	800da9c <__mdiff>
 800d3aa:	68c2      	ldr	r2, [r0, #12]
 800d3ac:	9b08      	ldr	r3, [sp, #32]
 800d3ae:	4605      	mov	r5, r0
 800d3b0:	bb02      	cbnz	r2, 800d3f4 <_dtoa_r+0xa7c>
 800d3b2:	4601      	mov	r1, r0
 800d3b4:	4658      	mov	r0, fp
 800d3b6:	f000 fb55 	bl	800da64 <__mcmp>
 800d3ba:	9b08      	ldr	r3, [sp, #32]
 800d3bc:	4602      	mov	r2, r0
 800d3be:	4629      	mov	r1, r5
 800d3c0:	4620      	mov	r0, r4
 800d3c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800d3c6:	f000 f90f 	bl	800d5e8 <_Bfree>
 800d3ca:	9b05      	ldr	r3, [sp, #20]
 800d3cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d3ce:	9d01      	ldr	r5, [sp, #4]
 800d3d0:	ea43 0102 	orr.w	r1, r3, r2
 800d3d4:	9b06      	ldr	r3, [sp, #24]
 800d3d6:	430b      	orrs	r3, r1
 800d3d8:	9b08      	ldr	r3, [sp, #32]
 800d3da:	d10d      	bne.n	800d3f8 <_dtoa_r+0xa80>
 800d3dc:	2b39      	cmp	r3, #57	; 0x39
 800d3de:	d029      	beq.n	800d434 <_dtoa_r+0xabc>
 800d3e0:	f1b9 0f00 	cmp.w	r9, #0
 800d3e4:	dd01      	ble.n	800d3ea <_dtoa_r+0xa72>
 800d3e6:	9b04      	ldr	r3, [sp, #16]
 800d3e8:	3331      	adds	r3, #49	; 0x31
 800d3ea:	9a02      	ldr	r2, [sp, #8]
 800d3ec:	7013      	strb	r3, [r2, #0]
 800d3ee:	e774      	b.n	800d2da <_dtoa_r+0x962>
 800d3f0:	4638      	mov	r0, r7
 800d3f2:	e7b9      	b.n	800d368 <_dtoa_r+0x9f0>
 800d3f4:	2201      	movs	r2, #1
 800d3f6:	e7e2      	b.n	800d3be <_dtoa_r+0xa46>
 800d3f8:	f1b9 0f00 	cmp.w	r9, #0
 800d3fc:	db06      	blt.n	800d40c <_dtoa_r+0xa94>
 800d3fe:	9905      	ldr	r1, [sp, #20]
 800d400:	ea41 0909 	orr.w	r9, r1, r9
 800d404:	9906      	ldr	r1, [sp, #24]
 800d406:	ea59 0101 	orrs.w	r1, r9, r1
 800d40a:	d120      	bne.n	800d44e <_dtoa_r+0xad6>
 800d40c:	2a00      	cmp	r2, #0
 800d40e:	ddec      	ble.n	800d3ea <_dtoa_r+0xa72>
 800d410:	4659      	mov	r1, fp
 800d412:	2201      	movs	r2, #1
 800d414:	4620      	mov	r0, r4
 800d416:	9301      	str	r3, [sp, #4]
 800d418:	f000 fab8 	bl	800d98c <__lshift>
 800d41c:	4631      	mov	r1, r6
 800d41e:	4683      	mov	fp, r0
 800d420:	f000 fb20 	bl	800da64 <__mcmp>
 800d424:	2800      	cmp	r0, #0
 800d426:	9b01      	ldr	r3, [sp, #4]
 800d428:	dc02      	bgt.n	800d430 <_dtoa_r+0xab8>
 800d42a:	d1de      	bne.n	800d3ea <_dtoa_r+0xa72>
 800d42c:	07da      	lsls	r2, r3, #31
 800d42e:	d5dc      	bpl.n	800d3ea <_dtoa_r+0xa72>
 800d430:	2b39      	cmp	r3, #57	; 0x39
 800d432:	d1d8      	bne.n	800d3e6 <_dtoa_r+0xa6e>
 800d434:	9a02      	ldr	r2, [sp, #8]
 800d436:	2339      	movs	r3, #57	; 0x39
 800d438:	7013      	strb	r3, [r2, #0]
 800d43a:	462b      	mov	r3, r5
 800d43c:	461d      	mov	r5, r3
 800d43e:	3b01      	subs	r3, #1
 800d440:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d444:	2a39      	cmp	r2, #57	; 0x39
 800d446:	d050      	beq.n	800d4ea <_dtoa_r+0xb72>
 800d448:	3201      	adds	r2, #1
 800d44a:	701a      	strb	r2, [r3, #0]
 800d44c:	e745      	b.n	800d2da <_dtoa_r+0x962>
 800d44e:	2a00      	cmp	r2, #0
 800d450:	dd03      	ble.n	800d45a <_dtoa_r+0xae2>
 800d452:	2b39      	cmp	r3, #57	; 0x39
 800d454:	d0ee      	beq.n	800d434 <_dtoa_r+0xabc>
 800d456:	3301      	adds	r3, #1
 800d458:	e7c7      	b.n	800d3ea <_dtoa_r+0xa72>
 800d45a:	9a01      	ldr	r2, [sp, #4]
 800d45c:	9907      	ldr	r1, [sp, #28]
 800d45e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d462:	428a      	cmp	r2, r1
 800d464:	d02a      	beq.n	800d4bc <_dtoa_r+0xb44>
 800d466:	4659      	mov	r1, fp
 800d468:	2300      	movs	r3, #0
 800d46a:	220a      	movs	r2, #10
 800d46c:	4620      	mov	r0, r4
 800d46e:	f000 f8dd 	bl	800d62c <__multadd>
 800d472:	45b8      	cmp	r8, r7
 800d474:	4683      	mov	fp, r0
 800d476:	f04f 0300 	mov.w	r3, #0
 800d47a:	f04f 020a 	mov.w	r2, #10
 800d47e:	4641      	mov	r1, r8
 800d480:	4620      	mov	r0, r4
 800d482:	d107      	bne.n	800d494 <_dtoa_r+0xb1c>
 800d484:	f000 f8d2 	bl	800d62c <__multadd>
 800d488:	4680      	mov	r8, r0
 800d48a:	4607      	mov	r7, r0
 800d48c:	9b01      	ldr	r3, [sp, #4]
 800d48e:	3301      	adds	r3, #1
 800d490:	9301      	str	r3, [sp, #4]
 800d492:	e775      	b.n	800d380 <_dtoa_r+0xa08>
 800d494:	f000 f8ca 	bl	800d62c <__multadd>
 800d498:	4639      	mov	r1, r7
 800d49a:	4680      	mov	r8, r0
 800d49c:	2300      	movs	r3, #0
 800d49e:	220a      	movs	r2, #10
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	f000 f8c3 	bl	800d62c <__multadd>
 800d4a6:	4607      	mov	r7, r0
 800d4a8:	e7f0      	b.n	800d48c <_dtoa_r+0xb14>
 800d4aa:	f1b9 0f00 	cmp.w	r9, #0
 800d4ae:	9a00      	ldr	r2, [sp, #0]
 800d4b0:	bfcc      	ite	gt
 800d4b2:	464d      	movgt	r5, r9
 800d4b4:	2501      	movle	r5, #1
 800d4b6:	4415      	add	r5, r2
 800d4b8:	f04f 0800 	mov.w	r8, #0
 800d4bc:	4659      	mov	r1, fp
 800d4be:	2201      	movs	r2, #1
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	9301      	str	r3, [sp, #4]
 800d4c4:	f000 fa62 	bl	800d98c <__lshift>
 800d4c8:	4631      	mov	r1, r6
 800d4ca:	4683      	mov	fp, r0
 800d4cc:	f000 faca 	bl	800da64 <__mcmp>
 800d4d0:	2800      	cmp	r0, #0
 800d4d2:	dcb2      	bgt.n	800d43a <_dtoa_r+0xac2>
 800d4d4:	d102      	bne.n	800d4dc <_dtoa_r+0xb64>
 800d4d6:	9b01      	ldr	r3, [sp, #4]
 800d4d8:	07db      	lsls	r3, r3, #31
 800d4da:	d4ae      	bmi.n	800d43a <_dtoa_r+0xac2>
 800d4dc:	462b      	mov	r3, r5
 800d4de:	461d      	mov	r5, r3
 800d4e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d4e4:	2a30      	cmp	r2, #48	; 0x30
 800d4e6:	d0fa      	beq.n	800d4de <_dtoa_r+0xb66>
 800d4e8:	e6f7      	b.n	800d2da <_dtoa_r+0x962>
 800d4ea:	9a00      	ldr	r2, [sp, #0]
 800d4ec:	429a      	cmp	r2, r3
 800d4ee:	d1a5      	bne.n	800d43c <_dtoa_r+0xac4>
 800d4f0:	f10a 0a01 	add.w	sl, sl, #1
 800d4f4:	2331      	movs	r3, #49	; 0x31
 800d4f6:	e779      	b.n	800d3ec <_dtoa_r+0xa74>
 800d4f8:	4b13      	ldr	r3, [pc, #76]	; (800d548 <_dtoa_r+0xbd0>)
 800d4fa:	f7ff baaf 	b.w	800ca5c <_dtoa_r+0xe4>
 800d4fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d500:	2b00      	cmp	r3, #0
 800d502:	f47f aa86 	bne.w	800ca12 <_dtoa_r+0x9a>
 800d506:	4b11      	ldr	r3, [pc, #68]	; (800d54c <_dtoa_r+0xbd4>)
 800d508:	f7ff baa8 	b.w	800ca5c <_dtoa_r+0xe4>
 800d50c:	f1b9 0f00 	cmp.w	r9, #0
 800d510:	dc03      	bgt.n	800d51a <_dtoa_r+0xba2>
 800d512:	9b05      	ldr	r3, [sp, #20]
 800d514:	2b02      	cmp	r3, #2
 800d516:	f73f aec9 	bgt.w	800d2ac <_dtoa_r+0x934>
 800d51a:	9d00      	ldr	r5, [sp, #0]
 800d51c:	4631      	mov	r1, r6
 800d51e:	4658      	mov	r0, fp
 800d520:	f7ff f99e 	bl	800c860 <quorem>
 800d524:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d528:	f805 3b01 	strb.w	r3, [r5], #1
 800d52c:	9a00      	ldr	r2, [sp, #0]
 800d52e:	1aaa      	subs	r2, r5, r2
 800d530:	4591      	cmp	r9, r2
 800d532:	ddba      	ble.n	800d4aa <_dtoa_r+0xb32>
 800d534:	4659      	mov	r1, fp
 800d536:	2300      	movs	r3, #0
 800d538:	220a      	movs	r2, #10
 800d53a:	4620      	mov	r0, r4
 800d53c:	f000 f876 	bl	800d62c <__multadd>
 800d540:	4683      	mov	fp, r0
 800d542:	e7eb      	b.n	800d51c <_dtoa_r+0xba4>
 800d544:	08013d4c 	.word	0x08013d4c
 800d548:	08013ba4 	.word	0x08013ba4
 800d54c:	08013cc9 	.word	0x08013cc9

0800d550 <_localeconv_r>:
 800d550:	4800      	ldr	r0, [pc, #0]	; (800d554 <_localeconv_r+0x4>)
 800d552:	4770      	bx	lr
 800d554:	200001b8 	.word	0x200001b8

0800d558 <malloc>:
 800d558:	4b02      	ldr	r3, [pc, #8]	; (800d564 <malloc+0xc>)
 800d55a:	4601      	mov	r1, r0
 800d55c:	6818      	ldr	r0, [r3, #0]
 800d55e:	f000 bbe1 	b.w	800dd24 <_malloc_r>
 800d562:	bf00      	nop
 800d564:	20000064 	.word	0x20000064

0800d568 <_Balloc>:
 800d568:	b570      	push	{r4, r5, r6, lr}
 800d56a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d56c:	4604      	mov	r4, r0
 800d56e:	460d      	mov	r5, r1
 800d570:	b976      	cbnz	r6, 800d590 <_Balloc+0x28>
 800d572:	2010      	movs	r0, #16
 800d574:	f7ff fff0 	bl	800d558 <malloc>
 800d578:	4602      	mov	r2, r0
 800d57a:	6260      	str	r0, [r4, #36]	; 0x24
 800d57c:	b920      	cbnz	r0, 800d588 <_Balloc+0x20>
 800d57e:	4b18      	ldr	r3, [pc, #96]	; (800d5e0 <_Balloc+0x78>)
 800d580:	4818      	ldr	r0, [pc, #96]	; (800d5e4 <_Balloc+0x7c>)
 800d582:	2166      	movs	r1, #102	; 0x66
 800d584:	f000 fd94 	bl	800e0b0 <__assert_func>
 800d588:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d58c:	6006      	str	r6, [r0, #0]
 800d58e:	60c6      	str	r6, [r0, #12]
 800d590:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d592:	68f3      	ldr	r3, [r6, #12]
 800d594:	b183      	cbz	r3, 800d5b8 <_Balloc+0x50>
 800d596:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d598:	68db      	ldr	r3, [r3, #12]
 800d59a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d59e:	b9b8      	cbnz	r0, 800d5d0 <_Balloc+0x68>
 800d5a0:	2101      	movs	r1, #1
 800d5a2:	fa01 f605 	lsl.w	r6, r1, r5
 800d5a6:	1d72      	adds	r2, r6, #5
 800d5a8:	0092      	lsls	r2, r2, #2
 800d5aa:	4620      	mov	r0, r4
 800d5ac:	f000 fb5a 	bl	800dc64 <_calloc_r>
 800d5b0:	b160      	cbz	r0, 800d5cc <_Balloc+0x64>
 800d5b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d5b6:	e00e      	b.n	800d5d6 <_Balloc+0x6e>
 800d5b8:	2221      	movs	r2, #33	; 0x21
 800d5ba:	2104      	movs	r1, #4
 800d5bc:	4620      	mov	r0, r4
 800d5be:	f000 fb51 	bl	800dc64 <_calloc_r>
 800d5c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d5c4:	60f0      	str	r0, [r6, #12]
 800d5c6:	68db      	ldr	r3, [r3, #12]
 800d5c8:	2b00      	cmp	r3, #0
 800d5ca:	d1e4      	bne.n	800d596 <_Balloc+0x2e>
 800d5cc:	2000      	movs	r0, #0
 800d5ce:	bd70      	pop	{r4, r5, r6, pc}
 800d5d0:	6802      	ldr	r2, [r0, #0]
 800d5d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d5d6:	2300      	movs	r3, #0
 800d5d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d5dc:	e7f7      	b.n	800d5ce <_Balloc+0x66>
 800d5de:	bf00      	nop
 800d5e0:	08013cd6 	.word	0x08013cd6
 800d5e4:	08013d5d 	.word	0x08013d5d

0800d5e8 <_Bfree>:
 800d5e8:	b570      	push	{r4, r5, r6, lr}
 800d5ea:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d5ec:	4605      	mov	r5, r0
 800d5ee:	460c      	mov	r4, r1
 800d5f0:	b976      	cbnz	r6, 800d610 <_Bfree+0x28>
 800d5f2:	2010      	movs	r0, #16
 800d5f4:	f7ff ffb0 	bl	800d558 <malloc>
 800d5f8:	4602      	mov	r2, r0
 800d5fa:	6268      	str	r0, [r5, #36]	; 0x24
 800d5fc:	b920      	cbnz	r0, 800d608 <_Bfree+0x20>
 800d5fe:	4b09      	ldr	r3, [pc, #36]	; (800d624 <_Bfree+0x3c>)
 800d600:	4809      	ldr	r0, [pc, #36]	; (800d628 <_Bfree+0x40>)
 800d602:	218a      	movs	r1, #138	; 0x8a
 800d604:	f000 fd54 	bl	800e0b0 <__assert_func>
 800d608:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d60c:	6006      	str	r6, [r0, #0]
 800d60e:	60c6      	str	r6, [r0, #12]
 800d610:	b13c      	cbz	r4, 800d622 <_Bfree+0x3a>
 800d612:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d614:	6862      	ldr	r2, [r4, #4]
 800d616:	68db      	ldr	r3, [r3, #12]
 800d618:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d61c:	6021      	str	r1, [r4, #0]
 800d61e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d622:	bd70      	pop	{r4, r5, r6, pc}
 800d624:	08013cd6 	.word	0x08013cd6
 800d628:	08013d5d 	.word	0x08013d5d

0800d62c <__multadd>:
 800d62c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d630:	690e      	ldr	r6, [r1, #16]
 800d632:	4607      	mov	r7, r0
 800d634:	4698      	mov	r8, r3
 800d636:	460c      	mov	r4, r1
 800d638:	f101 0014 	add.w	r0, r1, #20
 800d63c:	2300      	movs	r3, #0
 800d63e:	6805      	ldr	r5, [r0, #0]
 800d640:	b2a9      	uxth	r1, r5
 800d642:	fb02 8101 	mla	r1, r2, r1, r8
 800d646:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d64a:	0c2d      	lsrs	r5, r5, #16
 800d64c:	fb02 c505 	mla	r5, r2, r5, ip
 800d650:	b289      	uxth	r1, r1
 800d652:	3301      	adds	r3, #1
 800d654:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d658:	429e      	cmp	r6, r3
 800d65a:	f840 1b04 	str.w	r1, [r0], #4
 800d65e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d662:	dcec      	bgt.n	800d63e <__multadd+0x12>
 800d664:	f1b8 0f00 	cmp.w	r8, #0
 800d668:	d022      	beq.n	800d6b0 <__multadd+0x84>
 800d66a:	68a3      	ldr	r3, [r4, #8]
 800d66c:	42b3      	cmp	r3, r6
 800d66e:	dc19      	bgt.n	800d6a4 <__multadd+0x78>
 800d670:	6861      	ldr	r1, [r4, #4]
 800d672:	4638      	mov	r0, r7
 800d674:	3101      	adds	r1, #1
 800d676:	f7ff ff77 	bl	800d568 <_Balloc>
 800d67a:	4605      	mov	r5, r0
 800d67c:	b928      	cbnz	r0, 800d68a <__multadd+0x5e>
 800d67e:	4602      	mov	r2, r0
 800d680:	4b0d      	ldr	r3, [pc, #52]	; (800d6b8 <__multadd+0x8c>)
 800d682:	480e      	ldr	r0, [pc, #56]	; (800d6bc <__multadd+0x90>)
 800d684:	21b5      	movs	r1, #181	; 0xb5
 800d686:	f000 fd13 	bl	800e0b0 <__assert_func>
 800d68a:	6922      	ldr	r2, [r4, #16]
 800d68c:	3202      	adds	r2, #2
 800d68e:	f104 010c 	add.w	r1, r4, #12
 800d692:	0092      	lsls	r2, r2, #2
 800d694:	300c      	adds	r0, #12
 800d696:	f7fe fb35 	bl	800bd04 <memcpy>
 800d69a:	4621      	mov	r1, r4
 800d69c:	4638      	mov	r0, r7
 800d69e:	f7ff ffa3 	bl	800d5e8 <_Bfree>
 800d6a2:	462c      	mov	r4, r5
 800d6a4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d6a8:	3601      	adds	r6, #1
 800d6aa:	f8c3 8014 	str.w	r8, [r3, #20]
 800d6ae:	6126      	str	r6, [r4, #16]
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6b6:	bf00      	nop
 800d6b8:	08013d4c 	.word	0x08013d4c
 800d6bc:	08013d5d 	.word	0x08013d5d

0800d6c0 <__hi0bits>:
 800d6c0:	0c03      	lsrs	r3, r0, #16
 800d6c2:	041b      	lsls	r3, r3, #16
 800d6c4:	b9d3      	cbnz	r3, 800d6fc <__hi0bits+0x3c>
 800d6c6:	0400      	lsls	r0, r0, #16
 800d6c8:	2310      	movs	r3, #16
 800d6ca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d6ce:	bf04      	itt	eq
 800d6d0:	0200      	lsleq	r0, r0, #8
 800d6d2:	3308      	addeq	r3, #8
 800d6d4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d6d8:	bf04      	itt	eq
 800d6da:	0100      	lsleq	r0, r0, #4
 800d6dc:	3304      	addeq	r3, #4
 800d6de:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d6e2:	bf04      	itt	eq
 800d6e4:	0080      	lsleq	r0, r0, #2
 800d6e6:	3302      	addeq	r3, #2
 800d6e8:	2800      	cmp	r0, #0
 800d6ea:	db05      	blt.n	800d6f8 <__hi0bits+0x38>
 800d6ec:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d6f0:	f103 0301 	add.w	r3, r3, #1
 800d6f4:	bf08      	it	eq
 800d6f6:	2320      	moveq	r3, #32
 800d6f8:	4618      	mov	r0, r3
 800d6fa:	4770      	bx	lr
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	e7e4      	b.n	800d6ca <__hi0bits+0xa>

0800d700 <__lo0bits>:
 800d700:	6803      	ldr	r3, [r0, #0]
 800d702:	f013 0207 	ands.w	r2, r3, #7
 800d706:	4601      	mov	r1, r0
 800d708:	d00b      	beq.n	800d722 <__lo0bits+0x22>
 800d70a:	07da      	lsls	r2, r3, #31
 800d70c:	d424      	bmi.n	800d758 <__lo0bits+0x58>
 800d70e:	0798      	lsls	r0, r3, #30
 800d710:	bf49      	itett	mi
 800d712:	085b      	lsrmi	r3, r3, #1
 800d714:	089b      	lsrpl	r3, r3, #2
 800d716:	2001      	movmi	r0, #1
 800d718:	600b      	strmi	r3, [r1, #0]
 800d71a:	bf5c      	itt	pl
 800d71c:	600b      	strpl	r3, [r1, #0]
 800d71e:	2002      	movpl	r0, #2
 800d720:	4770      	bx	lr
 800d722:	b298      	uxth	r0, r3
 800d724:	b9b0      	cbnz	r0, 800d754 <__lo0bits+0x54>
 800d726:	0c1b      	lsrs	r3, r3, #16
 800d728:	2010      	movs	r0, #16
 800d72a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d72e:	bf04      	itt	eq
 800d730:	0a1b      	lsreq	r3, r3, #8
 800d732:	3008      	addeq	r0, #8
 800d734:	071a      	lsls	r2, r3, #28
 800d736:	bf04      	itt	eq
 800d738:	091b      	lsreq	r3, r3, #4
 800d73a:	3004      	addeq	r0, #4
 800d73c:	079a      	lsls	r2, r3, #30
 800d73e:	bf04      	itt	eq
 800d740:	089b      	lsreq	r3, r3, #2
 800d742:	3002      	addeq	r0, #2
 800d744:	07da      	lsls	r2, r3, #31
 800d746:	d403      	bmi.n	800d750 <__lo0bits+0x50>
 800d748:	085b      	lsrs	r3, r3, #1
 800d74a:	f100 0001 	add.w	r0, r0, #1
 800d74e:	d005      	beq.n	800d75c <__lo0bits+0x5c>
 800d750:	600b      	str	r3, [r1, #0]
 800d752:	4770      	bx	lr
 800d754:	4610      	mov	r0, r2
 800d756:	e7e8      	b.n	800d72a <__lo0bits+0x2a>
 800d758:	2000      	movs	r0, #0
 800d75a:	4770      	bx	lr
 800d75c:	2020      	movs	r0, #32
 800d75e:	4770      	bx	lr

0800d760 <__i2b>:
 800d760:	b510      	push	{r4, lr}
 800d762:	460c      	mov	r4, r1
 800d764:	2101      	movs	r1, #1
 800d766:	f7ff feff 	bl	800d568 <_Balloc>
 800d76a:	4602      	mov	r2, r0
 800d76c:	b928      	cbnz	r0, 800d77a <__i2b+0x1a>
 800d76e:	4b05      	ldr	r3, [pc, #20]	; (800d784 <__i2b+0x24>)
 800d770:	4805      	ldr	r0, [pc, #20]	; (800d788 <__i2b+0x28>)
 800d772:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d776:	f000 fc9b 	bl	800e0b0 <__assert_func>
 800d77a:	2301      	movs	r3, #1
 800d77c:	6144      	str	r4, [r0, #20]
 800d77e:	6103      	str	r3, [r0, #16]
 800d780:	bd10      	pop	{r4, pc}
 800d782:	bf00      	nop
 800d784:	08013d4c 	.word	0x08013d4c
 800d788:	08013d5d 	.word	0x08013d5d

0800d78c <__multiply>:
 800d78c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d790:	4614      	mov	r4, r2
 800d792:	690a      	ldr	r2, [r1, #16]
 800d794:	6923      	ldr	r3, [r4, #16]
 800d796:	429a      	cmp	r2, r3
 800d798:	bfb8      	it	lt
 800d79a:	460b      	movlt	r3, r1
 800d79c:	460d      	mov	r5, r1
 800d79e:	bfbc      	itt	lt
 800d7a0:	4625      	movlt	r5, r4
 800d7a2:	461c      	movlt	r4, r3
 800d7a4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d7a8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d7ac:	68ab      	ldr	r3, [r5, #8]
 800d7ae:	6869      	ldr	r1, [r5, #4]
 800d7b0:	eb0a 0709 	add.w	r7, sl, r9
 800d7b4:	42bb      	cmp	r3, r7
 800d7b6:	b085      	sub	sp, #20
 800d7b8:	bfb8      	it	lt
 800d7ba:	3101      	addlt	r1, #1
 800d7bc:	f7ff fed4 	bl	800d568 <_Balloc>
 800d7c0:	b930      	cbnz	r0, 800d7d0 <__multiply+0x44>
 800d7c2:	4602      	mov	r2, r0
 800d7c4:	4b42      	ldr	r3, [pc, #264]	; (800d8d0 <__multiply+0x144>)
 800d7c6:	4843      	ldr	r0, [pc, #268]	; (800d8d4 <__multiply+0x148>)
 800d7c8:	f240 115d 	movw	r1, #349	; 0x15d
 800d7cc:	f000 fc70 	bl	800e0b0 <__assert_func>
 800d7d0:	f100 0614 	add.w	r6, r0, #20
 800d7d4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d7d8:	4633      	mov	r3, r6
 800d7da:	2200      	movs	r2, #0
 800d7dc:	4543      	cmp	r3, r8
 800d7de:	d31e      	bcc.n	800d81e <__multiply+0x92>
 800d7e0:	f105 0c14 	add.w	ip, r5, #20
 800d7e4:	f104 0314 	add.w	r3, r4, #20
 800d7e8:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d7ec:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d7f0:	9202      	str	r2, [sp, #8]
 800d7f2:	ebac 0205 	sub.w	r2, ip, r5
 800d7f6:	3a15      	subs	r2, #21
 800d7f8:	f022 0203 	bic.w	r2, r2, #3
 800d7fc:	3204      	adds	r2, #4
 800d7fe:	f105 0115 	add.w	r1, r5, #21
 800d802:	458c      	cmp	ip, r1
 800d804:	bf38      	it	cc
 800d806:	2204      	movcc	r2, #4
 800d808:	9201      	str	r2, [sp, #4]
 800d80a:	9a02      	ldr	r2, [sp, #8]
 800d80c:	9303      	str	r3, [sp, #12]
 800d80e:	429a      	cmp	r2, r3
 800d810:	d808      	bhi.n	800d824 <__multiply+0x98>
 800d812:	2f00      	cmp	r7, #0
 800d814:	dc55      	bgt.n	800d8c2 <__multiply+0x136>
 800d816:	6107      	str	r7, [r0, #16]
 800d818:	b005      	add	sp, #20
 800d81a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d81e:	f843 2b04 	str.w	r2, [r3], #4
 800d822:	e7db      	b.n	800d7dc <__multiply+0x50>
 800d824:	f8b3 a000 	ldrh.w	sl, [r3]
 800d828:	f1ba 0f00 	cmp.w	sl, #0
 800d82c:	d020      	beq.n	800d870 <__multiply+0xe4>
 800d82e:	f105 0e14 	add.w	lr, r5, #20
 800d832:	46b1      	mov	r9, r6
 800d834:	2200      	movs	r2, #0
 800d836:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d83a:	f8d9 b000 	ldr.w	fp, [r9]
 800d83e:	b2a1      	uxth	r1, r4
 800d840:	fa1f fb8b 	uxth.w	fp, fp
 800d844:	fb0a b101 	mla	r1, sl, r1, fp
 800d848:	4411      	add	r1, r2
 800d84a:	f8d9 2000 	ldr.w	r2, [r9]
 800d84e:	0c24      	lsrs	r4, r4, #16
 800d850:	0c12      	lsrs	r2, r2, #16
 800d852:	fb0a 2404 	mla	r4, sl, r4, r2
 800d856:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d85a:	b289      	uxth	r1, r1
 800d85c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d860:	45f4      	cmp	ip, lr
 800d862:	f849 1b04 	str.w	r1, [r9], #4
 800d866:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d86a:	d8e4      	bhi.n	800d836 <__multiply+0xaa>
 800d86c:	9901      	ldr	r1, [sp, #4]
 800d86e:	5072      	str	r2, [r6, r1]
 800d870:	9a03      	ldr	r2, [sp, #12]
 800d872:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d876:	3304      	adds	r3, #4
 800d878:	f1b9 0f00 	cmp.w	r9, #0
 800d87c:	d01f      	beq.n	800d8be <__multiply+0x132>
 800d87e:	6834      	ldr	r4, [r6, #0]
 800d880:	f105 0114 	add.w	r1, r5, #20
 800d884:	46b6      	mov	lr, r6
 800d886:	f04f 0a00 	mov.w	sl, #0
 800d88a:	880a      	ldrh	r2, [r1, #0]
 800d88c:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d890:	fb09 b202 	mla	r2, r9, r2, fp
 800d894:	4492      	add	sl, r2
 800d896:	b2a4      	uxth	r4, r4
 800d898:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d89c:	f84e 4b04 	str.w	r4, [lr], #4
 800d8a0:	f851 4b04 	ldr.w	r4, [r1], #4
 800d8a4:	f8be 2000 	ldrh.w	r2, [lr]
 800d8a8:	0c24      	lsrs	r4, r4, #16
 800d8aa:	fb09 2404 	mla	r4, r9, r4, r2
 800d8ae:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d8b2:	458c      	cmp	ip, r1
 800d8b4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d8b8:	d8e7      	bhi.n	800d88a <__multiply+0xfe>
 800d8ba:	9a01      	ldr	r2, [sp, #4]
 800d8bc:	50b4      	str	r4, [r6, r2]
 800d8be:	3604      	adds	r6, #4
 800d8c0:	e7a3      	b.n	800d80a <__multiply+0x7e>
 800d8c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d1a5      	bne.n	800d816 <__multiply+0x8a>
 800d8ca:	3f01      	subs	r7, #1
 800d8cc:	e7a1      	b.n	800d812 <__multiply+0x86>
 800d8ce:	bf00      	nop
 800d8d0:	08013d4c 	.word	0x08013d4c
 800d8d4:	08013d5d 	.word	0x08013d5d

0800d8d8 <__pow5mult>:
 800d8d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8dc:	4615      	mov	r5, r2
 800d8de:	f012 0203 	ands.w	r2, r2, #3
 800d8e2:	4606      	mov	r6, r0
 800d8e4:	460f      	mov	r7, r1
 800d8e6:	d007      	beq.n	800d8f8 <__pow5mult+0x20>
 800d8e8:	4c25      	ldr	r4, [pc, #148]	; (800d980 <__pow5mult+0xa8>)
 800d8ea:	3a01      	subs	r2, #1
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d8f2:	f7ff fe9b 	bl	800d62c <__multadd>
 800d8f6:	4607      	mov	r7, r0
 800d8f8:	10ad      	asrs	r5, r5, #2
 800d8fa:	d03d      	beq.n	800d978 <__pow5mult+0xa0>
 800d8fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d8fe:	b97c      	cbnz	r4, 800d920 <__pow5mult+0x48>
 800d900:	2010      	movs	r0, #16
 800d902:	f7ff fe29 	bl	800d558 <malloc>
 800d906:	4602      	mov	r2, r0
 800d908:	6270      	str	r0, [r6, #36]	; 0x24
 800d90a:	b928      	cbnz	r0, 800d918 <__pow5mult+0x40>
 800d90c:	4b1d      	ldr	r3, [pc, #116]	; (800d984 <__pow5mult+0xac>)
 800d90e:	481e      	ldr	r0, [pc, #120]	; (800d988 <__pow5mult+0xb0>)
 800d910:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d914:	f000 fbcc 	bl	800e0b0 <__assert_func>
 800d918:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d91c:	6004      	str	r4, [r0, #0]
 800d91e:	60c4      	str	r4, [r0, #12]
 800d920:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d924:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d928:	b94c      	cbnz	r4, 800d93e <__pow5mult+0x66>
 800d92a:	f240 2171 	movw	r1, #625	; 0x271
 800d92e:	4630      	mov	r0, r6
 800d930:	f7ff ff16 	bl	800d760 <__i2b>
 800d934:	2300      	movs	r3, #0
 800d936:	f8c8 0008 	str.w	r0, [r8, #8]
 800d93a:	4604      	mov	r4, r0
 800d93c:	6003      	str	r3, [r0, #0]
 800d93e:	f04f 0900 	mov.w	r9, #0
 800d942:	07eb      	lsls	r3, r5, #31
 800d944:	d50a      	bpl.n	800d95c <__pow5mult+0x84>
 800d946:	4639      	mov	r1, r7
 800d948:	4622      	mov	r2, r4
 800d94a:	4630      	mov	r0, r6
 800d94c:	f7ff ff1e 	bl	800d78c <__multiply>
 800d950:	4639      	mov	r1, r7
 800d952:	4680      	mov	r8, r0
 800d954:	4630      	mov	r0, r6
 800d956:	f7ff fe47 	bl	800d5e8 <_Bfree>
 800d95a:	4647      	mov	r7, r8
 800d95c:	106d      	asrs	r5, r5, #1
 800d95e:	d00b      	beq.n	800d978 <__pow5mult+0xa0>
 800d960:	6820      	ldr	r0, [r4, #0]
 800d962:	b938      	cbnz	r0, 800d974 <__pow5mult+0x9c>
 800d964:	4622      	mov	r2, r4
 800d966:	4621      	mov	r1, r4
 800d968:	4630      	mov	r0, r6
 800d96a:	f7ff ff0f 	bl	800d78c <__multiply>
 800d96e:	6020      	str	r0, [r4, #0]
 800d970:	f8c0 9000 	str.w	r9, [r0]
 800d974:	4604      	mov	r4, r0
 800d976:	e7e4      	b.n	800d942 <__pow5mult+0x6a>
 800d978:	4638      	mov	r0, r7
 800d97a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d97e:	bf00      	nop
 800d980:	08013eb0 	.word	0x08013eb0
 800d984:	08013cd6 	.word	0x08013cd6
 800d988:	08013d5d 	.word	0x08013d5d

0800d98c <__lshift>:
 800d98c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d990:	460c      	mov	r4, r1
 800d992:	6849      	ldr	r1, [r1, #4]
 800d994:	6923      	ldr	r3, [r4, #16]
 800d996:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d99a:	68a3      	ldr	r3, [r4, #8]
 800d99c:	4607      	mov	r7, r0
 800d99e:	4691      	mov	r9, r2
 800d9a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d9a4:	f108 0601 	add.w	r6, r8, #1
 800d9a8:	42b3      	cmp	r3, r6
 800d9aa:	db0b      	blt.n	800d9c4 <__lshift+0x38>
 800d9ac:	4638      	mov	r0, r7
 800d9ae:	f7ff fddb 	bl	800d568 <_Balloc>
 800d9b2:	4605      	mov	r5, r0
 800d9b4:	b948      	cbnz	r0, 800d9ca <__lshift+0x3e>
 800d9b6:	4602      	mov	r2, r0
 800d9b8:	4b28      	ldr	r3, [pc, #160]	; (800da5c <__lshift+0xd0>)
 800d9ba:	4829      	ldr	r0, [pc, #164]	; (800da60 <__lshift+0xd4>)
 800d9bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d9c0:	f000 fb76 	bl	800e0b0 <__assert_func>
 800d9c4:	3101      	adds	r1, #1
 800d9c6:	005b      	lsls	r3, r3, #1
 800d9c8:	e7ee      	b.n	800d9a8 <__lshift+0x1c>
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	f100 0114 	add.w	r1, r0, #20
 800d9d0:	f100 0210 	add.w	r2, r0, #16
 800d9d4:	4618      	mov	r0, r3
 800d9d6:	4553      	cmp	r3, sl
 800d9d8:	db33      	blt.n	800da42 <__lshift+0xb6>
 800d9da:	6920      	ldr	r0, [r4, #16]
 800d9dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d9e0:	f104 0314 	add.w	r3, r4, #20
 800d9e4:	f019 091f 	ands.w	r9, r9, #31
 800d9e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d9ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d9f0:	d02b      	beq.n	800da4a <__lshift+0xbe>
 800d9f2:	f1c9 0e20 	rsb	lr, r9, #32
 800d9f6:	468a      	mov	sl, r1
 800d9f8:	2200      	movs	r2, #0
 800d9fa:	6818      	ldr	r0, [r3, #0]
 800d9fc:	fa00 f009 	lsl.w	r0, r0, r9
 800da00:	4302      	orrs	r2, r0
 800da02:	f84a 2b04 	str.w	r2, [sl], #4
 800da06:	f853 2b04 	ldr.w	r2, [r3], #4
 800da0a:	459c      	cmp	ip, r3
 800da0c:	fa22 f20e 	lsr.w	r2, r2, lr
 800da10:	d8f3      	bhi.n	800d9fa <__lshift+0x6e>
 800da12:	ebac 0304 	sub.w	r3, ip, r4
 800da16:	3b15      	subs	r3, #21
 800da18:	f023 0303 	bic.w	r3, r3, #3
 800da1c:	3304      	adds	r3, #4
 800da1e:	f104 0015 	add.w	r0, r4, #21
 800da22:	4584      	cmp	ip, r0
 800da24:	bf38      	it	cc
 800da26:	2304      	movcc	r3, #4
 800da28:	50ca      	str	r2, [r1, r3]
 800da2a:	b10a      	cbz	r2, 800da30 <__lshift+0xa4>
 800da2c:	f108 0602 	add.w	r6, r8, #2
 800da30:	3e01      	subs	r6, #1
 800da32:	4638      	mov	r0, r7
 800da34:	612e      	str	r6, [r5, #16]
 800da36:	4621      	mov	r1, r4
 800da38:	f7ff fdd6 	bl	800d5e8 <_Bfree>
 800da3c:	4628      	mov	r0, r5
 800da3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da42:	f842 0f04 	str.w	r0, [r2, #4]!
 800da46:	3301      	adds	r3, #1
 800da48:	e7c5      	b.n	800d9d6 <__lshift+0x4a>
 800da4a:	3904      	subs	r1, #4
 800da4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800da50:	f841 2f04 	str.w	r2, [r1, #4]!
 800da54:	459c      	cmp	ip, r3
 800da56:	d8f9      	bhi.n	800da4c <__lshift+0xc0>
 800da58:	e7ea      	b.n	800da30 <__lshift+0xa4>
 800da5a:	bf00      	nop
 800da5c:	08013d4c 	.word	0x08013d4c
 800da60:	08013d5d 	.word	0x08013d5d

0800da64 <__mcmp>:
 800da64:	b530      	push	{r4, r5, lr}
 800da66:	6902      	ldr	r2, [r0, #16]
 800da68:	690c      	ldr	r4, [r1, #16]
 800da6a:	1b12      	subs	r2, r2, r4
 800da6c:	d10e      	bne.n	800da8c <__mcmp+0x28>
 800da6e:	f100 0314 	add.w	r3, r0, #20
 800da72:	3114      	adds	r1, #20
 800da74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800da78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800da7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800da80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800da84:	42a5      	cmp	r5, r4
 800da86:	d003      	beq.n	800da90 <__mcmp+0x2c>
 800da88:	d305      	bcc.n	800da96 <__mcmp+0x32>
 800da8a:	2201      	movs	r2, #1
 800da8c:	4610      	mov	r0, r2
 800da8e:	bd30      	pop	{r4, r5, pc}
 800da90:	4283      	cmp	r3, r0
 800da92:	d3f3      	bcc.n	800da7c <__mcmp+0x18>
 800da94:	e7fa      	b.n	800da8c <__mcmp+0x28>
 800da96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800da9a:	e7f7      	b.n	800da8c <__mcmp+0x28>

0800da9c <__mdiff>:
 800da9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daa0:	460c      	mov	r4, r1
 800daa2:	4606      	mov	r6, r0
 800daa4:	4611      	mov	r1, r2
 800daa6:	4620      	mov	r0, r4
 800daa8:	4617      	mov	r7, r2
 800daaa:	f7ff ffdb 	bl	800da64 <__mcmp>
 800daae:	1e05      	subs	r5, r0, #0
 800dab0:	d110      	bne.n	800dad4 <__mdiff+0x38>
 800dab2:	4629      	mov	r1, r5
 800dab4:	4630      	mov	r0, r6
 800dab6:	f7ff fd57 	bl	800d568 <_Balloc>
 800daba:	b930      	cbnz	r0, 800daca <__mdiff+0x2e>
 800dabc:	4b39      	ldr	r3, [pc, #228]	; (800dba4 <__mdiff+0x108>)
 800dabe:	4602      	mov	r2, r0
 800dac0:	f240 2132 	movw	r1, #562	; 0x232
 800dac4:	4838      	ldr	r0, [pc, #224]	; (800dba8 <__mdiff+0x10c>)
 800dac6:	f000 faf3 	bl	800e0b0 <__assert_func>
 800daca:	2301      	movs	r3, #1
 800dacc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dad0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dad4:	bfa4      	itt	ge
 800dad6:	463b      	movge	r3, r7
 800dad8:	4627      	movge	r7, r4
 800dada:	4630      	mov	r0, r6
 800dadc:	6879      	ldr	r1, [r7, #4]
 800dade:	bfa6      	itte	ge
 800dae0:	461c      	movge	r4, r3
 800dae2:	2500      	movge	r5, #0
 800dae4:	2501      	movlt	r5, #1
 800dae6:	f7ff fd3f 	bl	800d568 <_Balloc>
 800daea:	b920      	cbnz	r0, 800daf6 <__mdiff+0x5a>
 800daec:	4b2d      	ldr	r3, [pc, #180]	; (800dba4 <__mdiff+0x108>)
 800daee:	4602      	mov	r2, r0
 800daf0:	f44f 7110 	mov.w	r1, #576	; 0x240
 800daf4:	e7e6      	b.n	800dac4 <__mdiff+0x28>
 800daf6:	693e      	ldr	r6, [r7, #16]
 800daf8:	60c5      	str	r5, [r0, #12]
 800dafa:	6925      	ldr	r5, [r4, #16]
 800dafc:	f107 0114 	add.w	r1, r7, #20
 800db00:	f104 0914 	add.w	r9, r4, #20
 800db04:	f100 0e14 	add.w	lr, r0, #20
 800db08:	f107 0210 	add.w	r2, r7, #16
 800db0c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800db10:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800db14:	46f2      	mov	sl, lr
 800db16:	2700      	movs	r7, #0
 800db18:	f859 3b04 	ldr.w	r3, [r9], #4
 800db1c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800db20:	fa1f f883 	uxth.w	r8, r3
 800db24:	fa17 f78b 	uxtah	r7, r7, fp
 800db28:	0c1b      	lsrs	r3, r3, #16
 800db2a:	eba7 0808 	sub.w	r8, r7, r8
 800db2e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800db32:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800db36:	fa1f f888 	uxth.w	r8, r8
 800db3a:	141f      	asrs	r7, r3, #16
 800db3c:	454d      	cmp	r5, r9
 800db3e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800db42:	f84a 3b04 	str.w	r3, [sl], #4
 800db46:	d8e7      	bhi.n	800db18 <__mdiff+0x7c>
 800db48:	1b2b      	subs	r3, r5, r4
 800db4a:	3b15      	subs	r3, #21
 800db4c:	f023 0303 	bic.w	r3, r3, #3
 800db50:	3304      	adds	r3, #4
 800db52:	3415      	adds	r4, #21
 800db54:	42a5      	cmp	r5, r4
 800db56:	bf38      	it	cc
 800db58:	2304      	movcc	r3, #4
 800db5a:	4419      	add	r1, r3
 800db5c:	4473      	add	r3, lr
 800db5e:	469e      	mov	lr, r3
 800db60:	460d      	mov	r5, r1
 800db62:	4565      	cmp	r5, ip
 800db64:	d30e      	bcc.n	800db84 <__mdiff+0xe8>
 800db66:	f10c 0203 	add.w	r2, ip, #3
 800db6a:	1a52      	subs	r2, r2, r1
 800db6c:	f022 0203 	bic.w	r2, r2, #3
 800db70:	3903      	subs	r1, #3
 800db72:	458c      	cmp	ip, r1
 800db74:	bf38      	it	cc
 800db76:	2200      	movcc	r2, #0
 800db78:	441a      	add	r2, r3
 800db7a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800db7e:	b17b      	cbz	r3, 800dba0 <__mdiff+0x104>
 800db80:	6106      	str	r6, [r0, #16]
 800db82:	e7a5      	b.n	800dad0 <__mdiff+0x34>
 800db84:	f855 8b04 	ldr.w	r8, [r5], #4
 800db88:	fa17 f488 	uxtah	r4, r7, r8
 800db8c:	1422      	asrs	r2, r4, #16
 800db8e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800db92:	b2a4      	uxth	r4, r4
 800db94:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800db98:	f84e 4b04 	str.w	r4, [lr], #4
 800db9c:	1417      	asrs	r7, r2, #16
 800db9e:	e7e0      	b.n	800db62 <__mdiff+0xc6>
 800dba0:	3e01      	subs	r6, #1
 800dba2:	e7ea      	b.n	800db7a <__mdiff+0xde>
 800dba4:	08013d4c 	.word	0x08013d4c
 800dba8:	08013d5d 	.word	0x08013d5d

0800dbac <__d2b>:
 800dbac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dbb0:	4689      	mov	r9, r1
 800dbb2:	2101      	movs	r1, #1
 800dbb4:	ec57 6b10 	vmov	r6, r7, d0
 800dbb8:	4690      	mov	r8, r2
 800dbba:	f7ff fcd5 	bl	800d568 <_Balloc>
 800dbbe:	4604      	mov	r4, r0
 800dbc0:	b930      	cbnz	r0, 800dbd0 <__d2b+0x24>
 800dbc2:	4602      	mov	r2, r0
 800dbc4:	4b25      	ldr	r3, [pc, #148]	; (800dc5c <__d2b+0xb0>)
 800dbc6:	4826      	ldr	r0, [pc, #152]	; (800dc60 <__d2b+0xb4>)
 800dbc8:	f240 310a 	movw	r1, #778	; 0x30a
 800dbcc:	f000 fa70 	bl	800e0b0 <__assert_func>
 800dbd0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800dbd4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dbd8:	bb35      	cbnz	r5, 800dc28 <__d2b+0x7c>
 800dbda:	2e00      	cmp	r6, #0
 800dbdc:	9301      	str	r3, [sp, #4]
 800dbde:	d028      	beq.n	800dc32 <__d2b+0x86>
 800dbe0:	4668      	mov	r0, sp
 800dbe2:	9600      	str	r6, [sp, #0]
 800dbe4:	f7ff fd8c 	bl	800d700 <__lo0bits>
 800dbe8:	9900      	ldr	r1, [sp, #0]
 800dbea:	b300      	cbz	r0, 800dc2e <__d2b+0x82>
 800dbec:	9a01      	ldr	r2, [sp, #4]
 800dbee:	f1c0 0320 	rsb	r3, r0, #32
 800dbf2:	fa02 f303 	lsl.w	r3, r2, r3
 800dbf6:	430b      	orrs	r3, r1
 800dbf8:	40c2      	lsrs	r2, r0
 800dbfa:	6163      	str	r3, [r4, #20]
 800dbfc:	9201      	str	r2, [sp, #4]
 800dbfe:	9b01      	ldr	r3, [sp, #4]
 800dc00:	61a3      	str	r3, [r4, #24]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	bf14      	ite	ne
 800dc06:	2202      	movne	r2, #2
 800dc08:	2201      	moveq	r2, #1
 800dc0a:	6122      	str	r2, [r4, #16]
 800dc0c:	b1d5      	cbz	r5, 800dc44 <__d2b+0x98>
 800dc0e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800dc12:	4405      	add	r5, r0
 800dc14:	f8c9 5000 	str.w	r5, [r9]
 800dc18:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dc1c:	f8c8 0000 	str.w	r0, [r8]
 800dc20:	4620      	mov	r0, r4
 800dc22:	b003      	add	sp, #12
 800dc24:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc28:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800dc2c:	e7d5      	b.n	800dbda <__d2b+0x2e>
 800dc2e:	6161      	str	r1, [r4, #20]
 800dc30:	e7e5      	b.n	800dbfe <__d2b+0x52>
 800dc32:	a801      	add	r0, sp, #4
 800dc34:	f7ff fd64 	bl	800d700 <__lo0bits>
 800dc38:	9b01      	ldr	r3, [sp, #4]
 800dc3a:	6163      	str	r3, [r4, #20]
 800dc3c:	2201      	movs	r2, #1
 800dc3e:	6122      	str	r2, [r4, #16]
 800dc40:	3020      	adds	r0, #32
 800dc42:	e7e3      	b.n	800dc0c <__d2b+0x60>
 800dc44:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dc48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800dc4c:	f8c9 0000 	str.w	r0, [r9]
 800dc50:	6918      	ldr	r0, [r3, #16]
 800dc52:	f7ff fd35 	bl	800d6c0 <__hi0bits>
 800dc56:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dc5a:	e7df      	b.n	800dc1c <__d2b+0x70>
 800dc5c:	08013d4c 	.word	0x08013d4c
 800dc60:	08013d5d 	.word	0x08013d5d

0800dc64 <_calloc_r>:
 800dc64:	b513      	push	{r0, r1, r4, lr}
 800dc66:	434a      	muls	r2, r1
 800dc68:	4611      	mov	r1, r2
 800dc6a:	9201      	str	r2, [sp, #4]
 800dc6c:	f000 f85a 	bl	800dd24 <_malloc_r>
 800dc70:	4604      	mov	r4, r0
 800dc72:	b118      	cbz	r0, 800dc7c <_calloc_r+0x18>
 800dc74:	9a01      	ldr	r2, [sp, #4]
 800dc76:	2100      	movs	r1, #0
 800dc78:	f7fe f852 	bl	800bd20 <memset>
 800dc7c:	4620      	mov	r0, r4
 800dc7e:	b002      	add	sp, #8
 800dc80:	bd10      	pop	{r4, pc}
	...

0800dc84 <_free_r>:
 800dc84:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dc86:	2900      	cmp	r1, #0
 800dc88:	d048      	beq.n	800dd1c <_free_r+0x98>
 800dc8a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dc8e:	9001      	str	r0, [sp, #4]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	f1a1 0404 	sub.w	r4, r1, #4
 800dc96:	bfb8      	it	lt
 800dc98:	18e4      	addlt	r4, r4, r3
 800dc9a:	f000 fa65 	bl	800e168 <__malloc_lock>
 800dc9e:	4a20      	ldr	r2, [pc, #128]	; (800dd20 <_free_r+0x9c>)
 800dca0:	9801      	ldr	r0, [sp, #4]
 800dca2:	6813      	ldr	r3, [r2, #0]
 800dca4:	4615      	mov	r5, r2
 800dca6:	b933      	cbnz	r3, 800dcb6 <_free_r+0x32>
 800dca8:	6063      	str	r3, [r4, #4]
 800dcaa:	6014      	str	r4, [r2, #0]
 800dcac:	b003      	add	sp, #12
 800dcae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dcb2:	f000 ba5f 	b.w	800e174 <__malloc_unlock>
 800dcb6:	42a3      	cmp	r3, r4
 800dcb8:	d90b      	bls.n	800dcd2 <_free_r+0x4e>
 800dcba:	6821      	ldr	r1, [r4, #0]
 800dcbc:	1862      	adds	r2, r4, r1
 800dcbe:	4293      	cmp	r3, r2
 800dcc0:	bf04      	itt	eq
 800dcc2:	681a      	ldreq	r2, [r3, #0]
 800dcc4:	685b      	ldreq	r3, [r3, #4]
 800dcc6:	6063      	str	r3, [r4, #4]
 800dcc8:	bf04      	itt	eq
 800dcca:	1852      	addeq	r2, r2, r1
 800dccc:	6022      	streq	r2, [r4, #0]
 800dcce:	602c      	str	r4, [r5, #0]
 800dcd0:	e7ec      	b.n	800dcac <_free_r+0x28>
 800dcd2:	461a      	mov	r2, r3
 800dcd4:	685b      	ldr	r3, [r3, #4]
 800dcd6:	b10b      	cbz	r3, 800dcdc <_free_r+0x58>
 800dcd8:	42a3      	cmp	r3, r4
 800dcda:	d9fa      	bls.n	800dcd2 <_free_r+0x4e>
 800dcdc:	6811      	ldr	r1, [r2, #0]
 800dcde:	1855      	adds	r5, r2, r1
 800dce0:	42a5      	cmp	r5, r4
 800dce2:	d10b      	bne.n	800dcfc <_free_r+0x78>
 800dce4:	6824      	ldr	r4, [r4, #0]
 800dce6:	4421      	add	r1, r4
 800dce8:	1854      	adds	r4, r2, r1
 800dcea:	42a3      	cmp	r3, r4
 800dcec:	6011      	str	r1, [r2, #0]
 800dcee:	d1dd      	bne.n	800dcac <_free_r+0x28>
 800dcf0:	681c      	ldr	r4, [r3, #0]
 800dcf2:	685b      	ldr	r3, [r3, #4]
 800dcf4:	6053      	str	r3, [r2, #4]
 800dcf6:	4421      	add	r1, r4
 800dcf8:	6011      	str	r1, [r2, #0]
 800dcfa:	e7d7      	b.n	800dcac <_free_r+0x28>
 800dcfc:	d902      	bls.n	800dd04 <_free_r+0x80>
 800dcfe:	230c      	movs	r3, #12
 800dd00:	6003      	str	r3, [r0, #0]
 800dd02:	e7d3      	b.n	800dcac <_free_r+0x28>
 800dd04:	6825      	ldr	r5, [r4, #0]
 800dd06:	1961      	adds	r1, r4, r5
 800dd08:	428b      	cmp	r3, r1
 800dd0a:	bf04      	itt	eq
 800dd0c:	6819      	ldreq	r1, [r3, #0]
 800dd0e:	685b      	ldreq	r3, [r3, #4]
 800dd10:	6063      	str	r3, [r4, #4]
 800dd12:	bf04      	itt	eq
 800dd14:	1949      	addeq	r1, r1, r5
 800dd16:	6021      	streq	r1, [r4, #0]
 800dd18:	6054      	str	r4, [r2, #4]
 800dd1a:	e7c7      	b.n	800dcac <_free_r+0x28>
 800dd1c:	b003      	add	sp, #12
 800dd1e:	bd30      	pop	{r4, r5, pc}
 800dd20:	20000af8 	.word	0x20000af8

0800dd24 <_malloc_r>:
 800dd24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd26:	1ccd      	adds	r5, r1, #3
 800dd28:	f025 0503 	bic.w	r5, r5, #3
 800dd2c:	3508      	adds	r5, #8
 800dd2e:	2d0c      	cmp	r5, #12
 800dd30:	bf38      	it	cc
 800dd32:	250c      	movcc	r5, #12
 800dd34:	2d00      	cmp	r5, #0
 800dd36:	4606      	mov	r6, r0
 800dd38:	db01      	blt.n	800dd3e <_malloc_r+0x1a>
 800dd3a:	42a9      	cmp	r1, r5
 800dd3c:	d903      	bls.n	800dd46 <_malloc_r+0x22>
 800dd3e:	230c      	movs	r3, #12
 800dd40:	6033      	str	r3, [r6, #0]
 800dd42:	2000      	movs	r0, #0
 800dd44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dd46:	f000 fa0f 	bl	800e168 <__malloc_lock>
 800dd4a:	4921      	ldr	r1, [pc, #132]	; (800ddd0 <_malloc_r+0xac>)
 800dd4c:	680a      	ldr	r2, [r1, #0]
 800dd4e:	4614      	mov	r4, r2
 800dd50:	b99c      	cbnz	r4, 800dd7a <_malloc_r+0x56>
 800dd52:	4f20      	ldr	r7, [pc, #128]	; (800ddd4 <_malloc_r+0xb0>)
 800dd54:	683b      	ldr	r3, [r7, #0]
 800dd56:	b923      	cbnz	r3, 800dd62 <_malloc_r+0x3e>
 800dd58:	4621      	mov	r1, r4
 800dd5a:	4630      	mov	r0, r6
 800dd5c:	f000 f998 	bl	800e090 <_sbrk_r>
 800dd60:	6038      	str	r0, [r7, #0]
 800dd62:	4629      	mov	r1, r5
 800dd64:	4630      	mov	r0, r6
 800dd66:	f000 f993 	bl	800e090 <_sbrk_r>
 800dd6a:	1c43      	adds	r3, r0, #1
 800dd6c:	d123      	bne.n	800ddb6 <_malloc_r+0x92>
 800dd6e:	230c      	movs	r3, #12
 800dd70:	6033      	str	r3, [r6, #0]
 800dd72:	4630      	mov	r0, r6
 800dd74:	f000 f9fe 	bl	800e174 <__malloc_unlock>
 800dd78:	e7e3      	b.n	800dd42 <_malloc_r+0x1e>
 800dd7a:	6823      	ldr	r3, [r4, #0]
 800dd7c:	1b5b      	subs	r3, r3, r5
 800dd7e:	d417      	bmi.n	800ddb0 <_malloc_r+0x8c>
 800dd80:	2b0b      	cmp	r3, #11
 800dd82:	d903      	bls.n	800dd8c <_malloc_r+0x68>
 800dd84:	6023      	str	r3, [r4, #0]
 800dd86:	441c      	add	r4, r3
 800dd88:	6025      	str	r5, [r4, #0]
 800dd8a:	e004      	b.n	800dd96 <_malloc_r+0x72>
 800dd8c:	6863      	ldr	r3, [r4, #4]
 800dd8e:	42a2      	cmp	r2, r4
 800dd90:	bf0c      	ite	eq
 800dd92:	600b      	streq	r3, [r1, #0]
 800dd94:	6053      	strne	r3, [r2, #4]
 800dd96:	4630      	mov	r0, r6
 800dd98:	f000 f9ec 	bl	800e174 <__malloc_unlock>
 800dd9c:	f104 000b 	add.w	r0, r4, #11
 800dda0:	1d23      	adds	r3, r4, #4
 800dda2:	f020 0007 	bic.w	r0, r0, #7
 800dda6:	1ac2      	subs	r2, r0, r3
 800dda8:	d0cc      	beq.n	800dd44 <_malloc_r+0x20>
 800ddaa:	1a1b      	subs	r3, r3, r0
 800ddac:	50a3      	str	r3, [r4, r2]
 800ddae:	e7c9      	b.n	800dd44 <_malloc_r+0x20>
 800ddb0:	4622      	mov	r2, r4
 800ddb2:	6864      	ldr	r4, [r4, #4]
 800ddb4:	e7cc      	b.n	800dd50 <_malloc_r+0x2c>
 800ddb6:	1cc4      	adds	r4, r0, #3
 800ddb8:	f024 0403 	bic.w	r4, r4, #3
 800ddbc:	42a0      	cmp	r0, r4
 800ddbe:	d0e3      	beq.n	800dd88 <_malloc_r+0x64>
 800ddc0:	1a21      	subs	r1, r4, r0
 800ddc2:	4630      	mov	r0, r6
 800ddc4:	f000 f964 	bl	800e090 <_sbrk_r>
 800ddc8:	3001      	adds	r0, #1
 800ddca:	d1dd      	bne.n	800dd88 <_malloc_r+0x64>
 800ddcc:	e7cf      	b.n	800dd6e <_malloc_r+0x4a>
 800ddce:	bf00      	nop
 800ddd0:	20000af8 	.word	0x20000af8
 800ddd4:	20000afc 	.word	0x20000afc

0800ddd8 <__ssputs_r>:
 800ddd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dddc:	688e      	ldr	r6, [r1, #8]
 800ddde:	429e      	cmp	r6, r3
 800dde0:	4682      	mov	sl, r0
 800dde2:	460c      	mov	r4, r1
 800dde4:	4690      	mov	r8, r2
 800dde6:	461f      	mov	r7, r3
 800dde8:	d838      	bhi.n	800de5c <__ssputs_r+0x84>
 800ddea:	898a      	ldrh	r2, [r1, #12]
 800ddec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ddf0:	d032      	beq.n	800de58 <__ssputs_r+0x80>
 800ddf2:	6825      	ldr	r5, [r4, #0]
 800ddf4:	6909      	ldr	r1, [r1, #16]
 800ddf6:	eba5 0901 	sub.w	r9, r5, r1
 800ddfa:	6965      	ldr	r5, [r4, #20]
 800ddfc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800de00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800de04:	3301      	adds	r3, #1
 800de06:	444b      	add	r3, r9
 800de08:	106d      	asrs	r5, r5, #1
 800de0a:	429d      	cmp	r5, r3
 800de0c:	bf38      	it	cc
 800de0e:	461d      	movcc	r5, r3
 800de10:	0553      	lsls	r3, r2, #21
 800de12:	d531      	bpl.n	800de78 <__ssputs_r+0xa0>
 800de14:	4629      	mov	r1, r5
 800de16:	f7ff ff85 	bl	800dd24 <_malloc_r>
 800de1a:	4606      	mov	r6, r0
 800de1c:	b950      	cbnz	r0, 800de34 <__ssputs_r+0x5c>
 800de1e:	230c      	movs	r3, #12
 800de20:	f8ca 3000 	str.w	r3, [sl]
 800de24:	89a3      	ldrh	r3, [r4, #12]
 800de26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de2a:	81a3      	strh	r3, [r4, #12]
 800de2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800de30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800de34:	6921      	ldr	r1, [r4, #16]
 800de36:	464a      	mov	r2, r9
 800de38:	f7fd ff64 	bl	800bd04 <memcpy>
 800de3c:	89a3      	ldrh	r3, [r4, #12]
 800de3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800de42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800de46:	81a3      	strh	r3, [r4, #12]
 800de48:	6126      	str	r6, [r4, #16]
 800de4a:	6165      	str	r5, [r4, #20]
 800de4c:	444e      	add	r6, r9
 800de4e:	eba5 0509 	sub.w	r5, r5, r9
 800de52:	6026      	str	r6, [r4, #0]
 800de54:	60a5      	str	r5, [r4, #8]
 800de56:	463e      	mov	r6, r7
 800de58:	42be      	cmp	r6, r7
 800de5a:	d900      	bls.n	800de5e <__ssputs_r+0x86>
 800de5c:	463e      	mov	r6, r7
 800de5e:	4632      	mov	r2, r6
 800de60:	6820      	ldr	r0, [r4, #0]
 800de62:	4641      	mov	r1, r8
 800de64:	f000 f966 	bl	800e134 <memmove>
 800de68:	68a3      	ldr	r3, [r4, #8]
 800de6a:	6822      	ldr	r2, [r4, #0]
 800de6c:	1b9b      	subs	r3, r3, r6
 800de6e:	4432      	add	r2, r6
 800de70:	60a3      	str	r3, [r4, #8]
 800de72:	6022      	str	r2, [r4, #0]
 800de74:	2000      	movs	r0, #0
 800de76:	e7db      	b.n	800de30 <__ssputs_r+0x58>
 800de78:	462a      	mov	r2, r5
 800de7a:	f000 f981 	bl	800e180 <_realloc_r>
 800de7e:	4606      	mov	r6, r0
 800de80:	2800      	cmp	r0, #0
 800de82:	d1e1      	bne.n	800de48 <__ssputs_r+0x70>
 800de84:	6921      	ldr	r1, [r4, #16]
 800de86:	4650      	mov	r0, sl
 800de88:	f7ff fefc 	bl	800dc84 <_free_r>
 800de8c:	e7c7      	b.n	800de1e <__ssputs_r+0x46>
	...

0800de90 <_svfiprintf_r>:
 800de90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de94:	4698      	mov	r8, r3
 800de96:	898b      	ldrh	r3, [r1, #12]
 800de98:	061b      	lsls	r3, r3, #24
 800de9a:	b09d      	sub	sp, #116	; 0x74
 800de9c:	4607      	mov	r7, r0
 800de9e:	460d      	mov	r5, r1
 800dea0:	4614      	mov	r4, r2
 800dea2:	d50e      	bpl.n	800dec2 <_svfiprintf_r+0x32>
 800dea4:	690b      	ldr	r3, [r1, #16]
 800dea6:	b963      	cbnz	r3, 800dec2 <_svfiprintf_r+0x32>
 800dea8:	2140      	movs	r1, #64	; 0x40
 800deaa:	f7ff ff3b 	bl	800dd24 <_malloc_r>
 800deae:	6028      	str	r0, [r5, #0]
 800deb0:	6128      	str	r0, [r5, #16]
 800deb2:	b920      	cbnz	r0, 800debe <_svfiprintf_r+0x2e>
 800deb4:	230c      	movs	r3, #12
 800deb6:	603b      	str	r3, [r7, #0]
 800deb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800debc:	e0d1      	b.n	800e062 <_svfiprintf_r+0x1d2>
 800debe:	2340      	movs	r3, #64	; 0x40
 800dec0:	616b      	str	r3, [r5, #20]
 800dec2:	2300      	movs	r3, #0
 800dec4:	9309      	str	r3, [sp, #36]	; 0x24
 800dec6:	2320      	movs	r3, #32
 800dec8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800decc:	f8cd 800c 	str.w	r8, [sp, #12]
 800ded0:	2330      	movs	r3, #48	; 0x30
 800ded2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e07c <_svfiprintf_r+0x1ec>
 800ded6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800deda:	f04f 0901 	mov.w	r9, #1
 800dede:	4623      	mov	r3, r4
 800dee0:	469a      	mov	sl, r3
 800dee2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dee6:	b10a      	cbz	r2, 800deec <_svfiprintf_r+0x5c>
 800dee8:	2a25      	cmp	r2, #37	; 0x25
 800deea:	d1f9      	bne.n	800dee0 <_svfiprintf_r+0x50>
 800deec:	ebba 0b04 	subs.w	fp, sl, r4
 800def0:	d00b      	beq.n	800df0a <_svfiprintf_r+0x7a>
 800def2:	465b      	mov	r3, fp
 800def4:	4622      	mov	r2, r4
 800def6:	4629      	mov	r1, r5
 800def8:	4638      	mov	r0, r7
 800defa:	f7ff ff6d 	bl	800ddd8 <__ssputs_r>
 800defe:	3001      	adds	r0, #1
 800df00:	f000 80aa 	beq.w	800e058 <_svfiprintf_r+0x1c8>
 800df04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df06:	445a      	add	r2, fp
 800df08:	9209      	str	r2, [sp, #36]	; 0x24
 800df0a:	f89a 3000 	ldrb.w	r3, [sl]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	f000 80a2 	beq.w	800e058 <_svfiprintf_r+0x1c8>
 800df14:	2300      	movs	r3, #0
 800df16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800df1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df1e:	f10a 0a01 	add.w	sl, sl, #1
 800df22:	9304      	str	r3, [sp, #16]
 800df24:	9307      	str	r3, [sp, #28]
 800df26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df2a:	931a      	str	r3, [sp, #104]	; 0x68
 800df2c:	4654      	mov	r4, sl
 800df2e:	2205      	movs	r2, #5
 800df30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800df34:	4851      	ldr	r0, [pc, #324]	; (800e07c <_svfiprintf_r+0x1ec>)
 800df36:	f7f2 f95b 	bl	80001f0 <memchr>
 800df3a:	9a04      	ldr	r2, [sp, #16]
 800df3c:	b9d8      	cbnz	r0, 800df76 <_svfiprintf_r+0xe6>
 800df3e:	06d0      	lsls	r0, r2, #27
 800df40:	bf44      	itt	mi
 800df42:	2320      	movmi	r3, #32
 800df44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df48:	0711      	lsls	r1, r2, #28
 800df4a:	bf44      	itt	mi
 800df4c:	232b      	movmi	r3, #43	; 0x2b
 800df4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800df52:	f89a 3000 	ldrb.w	r3, [sl]
 800df56:	2b2a      	cmp	r3, #42	; 0x2a
 800df58:	d015      	beq.n	800df86 <_svfiprintf_r+0xf6>
 800df5a:	9a07      	ldr	r2, [sp, #28]
 800df5c:	4654      	mov	r4, sl
 800df5e:	2000      	movs	r0, #0
 800df60:	f04f 0c0a 	mov.w	ip, #10
 800df64:	4621      	mov	r1, r4
 800df66:	f811 3b01 	ldrb.w	r3, [r1], #1
 800df6a:	3b30      	subs	r3, #48	; 0x30
 800df6c:	2b09      	cmp	r3, #9
 800df6e:	d94e      	bls.n	800e00e <_svfiprintf_r+0x17e>
 800df70:	b1b0      	cbz	r0, 800dfa0 <_svfiprintf_r+0x110>
 800df72:	9207      	str	r2, [sp, #28]
 800df74:	e014      	b.n	800dfa0 <_svfiprintf_r+0x110>
 800df76:	eba0 0308 	sub.w	r3, r0, r8
 800df7a:	fa09 f303 	lsl.w	r3, r9, r3
 800df7e:	4313      	orrs	r3, r2
 800df80:	9304      	str	r3, [sp, #16]
 800df82:	46a2      	mov	sl, r4
 800df84:	e7d2      	b.n	800df2c <_svfiprintf_r+0x9c>
 800df86:	9b03      	ldr	r3, [sp, #12]
 800df88:	1d19      	adds	r1, r3, #4
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	9103      	str	r1, [sp, #12]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	bfbb      	ittet	lt
 800df92:	425b      	neglt	r3, r3
 800df94:	f042 0202 	orrlt.w	r2, r2, #2
 800df98:	9307      	strge	r3, [sp, #28]
 800df9a:	9307      	strlt	r3, [sp, #28]
 800df9c:	bfb8      	it	lt
 800df9e:	9204      	strlt	r2, [sp, #16]
 800dfa0:	7823      	ldrb	r3, [r4, #0]
 800dfa2:	2b2e      	cmp	r3, #46	; 0x2e
 800dfa4:	d10c      	bne.n	800dfc0 <_svfiprintf_r+0x130>
 800dfa6:	7863      	ldrb	r3, [r4, #1]
 800dfa8:	2b2a      	cmp	r3, #42	; 0x2a
 800dfaa:	d135      	bne.n	800e018 <_svfiprintf_r+0x188>
 800dfac:	9b03      	ldr	r3, [sp, #12]
 800dfae:	1d1a      	adds	r2, r3, #4
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	9203      	str	r2, [sp, #12]
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	bfb8      	it	lt
 800dfb8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800dfbc:	3402      	adds	r4, #2
 800dfbe:	9305      	str	r3, [sp, #20]
 800dfc0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e08c <_svfiprintf_r+0x1fc>
 800dfc4:	7821      	ldrb	r1, [r4, #0]
 800dfc6:	2203      	movs	r2, #3
 800dfc8:	4650      	mov	r0, sl
 800dfca:	f7f2 f911 	bl	80001f0 <memchr>
 800dfce:	b140      	cbz	r0, 800dfe2 <_svfiprintf_r+0x152>
 800dfd0:	2340      	movs	r3, #64	; 0x40
 800dfd2:	eba0 000a 	sub.w	r0, r0, sl
 800dfd6:	fa03 f000 	lsl.w	r0, r3, r0
 800dfda:	9b04      	ldr	r3, [sp, #16]
 800dfdc:	4303      	orrs	r3, r0
 800dfde:	3401      	adds	r4, #1
 800dfe0:	9304      	str	r3, [sp, #16]
 800dfe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfe6:	4826      	ldr	r0, [pc, #152]	; (800e080 <_svfiprintf_r+0x1f0>)
 800dfe8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dfec:	2206      	movs	r2, #6
 800dfee:	f7f2 f8ff 	bl	80001f0 <memchr>
 800dff2:	2800      	cmp	r0, #0
 800dff4:	d038      	beq.n	800e068 <_svfiprintf_r+0x1d8>
 800dff6:	4b23      	ldr	r3, [pc, #140]	; (800e084 <_svfiprintf_r+0x1f4>)
 800dff8:	bb1b      	cbnz	r3, 800e042 <_svfiprintf_r+0x1b2>
 800dffa:	9b03      	ldr	r3, [sp, #12]
 800dffc:	3307      	adds	r3, #7
 800dffe:	f023 0307 	bic.w	r3, r3, #7
 800e002:	3308      	adds	r3, #8
 800e004:	9303      	str	r3, [sp, #12]
 800e006:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e008:	4433      	add	r3, r6
 800e00a:	9309      	str	r3, [sp, #36]	; 0x24
 800e00c:	e767      	b.n	800dede <_svfiprintf_r+0x4e>
 800e00e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e012:	460c      	mov	r4, r1
 800e014:	2001      	movs	r0, #1
 800e016:	e7a5      	b.n	800df64 <_svfiprintf_r+0xd4>
 800e018:	2300      	movs	r3, #0
 800e01a:	3401      	adds	r4, #1
 800e01c:	9305      	str	r3, [sp, #20]
 800e01e:	4619      	mov	r1, r3
 800e020:	f04f 0c0a 	mov.w	ip, #10
 800e024:	4620      	mov	r0, r4
 800e026:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e02a:	3a30      	subs	r2, #48	; 0x30
 800e02c:	2a09      	cmp	r2, #9
 800e02e:	d903      	bls.n	800e038 <_svfiprintf_r+0x1a8>
 800e030:	2b00      	cmp	r3, #0
 800e032:	d0c5      	beq.n	800dfc0 <_svfiprintf_r+0x130>
 800e034:	9105      	str	r1, [sp, #20]
 800e036:	e7c3      	b.n	800dfc0 <_svfiprintf_r+0x130>
 800e038:	fb0c 2101 	mla	r1, ip, r1, r2
 800e03c:	4604      	mov	r4, r0
 800e03e:	2301      	movs	r3, #1
 800e040:	e7f0      	b.n	800e024 <_svfiprintf_r+0x194>
 800e042:	ab03      	add	r3, sp, #12
 800e044:	9300      	str	r3, [sp, #0]
 800e046:	462a      	mov	r2, r5
 800e048:	4b0f      	ldr	r3, [pc, #60]	; (800e088 <_svfiprintf_r+0x1f8>)
 800e04a:	a904      	add	r1, sp, #16
 800e04c:	4638      	mov	r0, r7
 800e04e:	f7fd ff0f 	bl	800be70 <_printf_float>
 800e052:	1c42      	adds	r2, r0, #1
 800e054:	4606      	mov	r6, r0
 800e056:	d1d6      	bne.n	800e006 <_svfiprintf_r+0x176>
 800e058:	89ab      	ldrh	r3, [r5, #12]
 800e05a:	065b      	lsls	r3, r3, #25
 800e05c:	f53f af2c 	bmi.w	800deb8 <_svfiprintf_r+0x28>
 800e060:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e062:	b01d      	add	sp, #116	; 0x74
 800e064:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e068:	ab03      	add	r3, sp, #12
 800e06a:	9300      	str	r3, [sp, #0]
 800e06c:	462a      	mov	r2, r5
 800e06e:	4b06      	ldr	r3, [pc, #24]	; (800e088 <_svfiprintf_r+0x1f8>)
 800e070:	a904      	add	r1, sp, #16
 800e072:	4638      	mov	r0, r7
 800e074:	f7fe f9a0 	bl	800c3b8 <_printf_i>
 800e078:	e7eb      	b.n	800e052 <_svfiprintf_r+0x1c2>
 800e07a:	bf00      	nop
 800e07c:	08013ebc 	.word	0x08013ebc
 800e080:	08013ec6 	.word	0x08013ec6
 800e084:	0800be71 	.word	0x0800be71
 800e088:	0800ddd9 	.word	0x0800ddd9
 800e08c:	08013ec2 	.word	0x08013ec2

0800e090 <_sbrk_r>:
 800e090:	b538      	push	{r3, r4, r5, lr}
 800e092:	4d06      	ldr	r5, [pc, #24]	; (800e0ac <_sbrk_r+0x1c>)
 800e094:	2300      	movs	r3, #0
 800e096:	4604      	mov	r4, r0
 800e098:	4608      	mov	r0, r1
 800e09a:	602b      	str	r3, [r5, #0]
 800e09c:	f7f6 ff82 	bl	8004fa4 <_sbrk>
 800e0a0:	1c43      	adds	r3, r0, #1
 800e0a2:	d102      	bne.n	800e0aa <_sbrk_r+0x1a>
 800e0a4:	682b      	ldr	r3, [r5, #0]
 800e0a6:	b103      	cbz	r3, 800e0aa <_sbrk_r+0x1a>
 800e0a8:	6023      	str	r3, [r4, #0]
 800e0aa:	bd38      	pop	{r3, r4, r5, pc}
 800e0ac:	2000149c 	.word	0x2000149c

0800e0b0 <__assert_func>:
 800e0b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0b2:	4614      	mov	r4, r2
 800e0b4:	461a      	mov	r2, r3
 800e0b6:	4b09      	ldr	r3, [pc, #36]	; (800e0dc <__assert_func+0x2c>)
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	4605      	mov	r5, r0
 800e0bc:	68d8      	ldr	r0, [r3, #12]
 800e0be:	b14c      	cbz	r4, 800e0d4 <__assert_func+0x24>
 800e0c0:	4b07      	ldr	r3, [pc, #28]	; (800e0e0 <__assert_func+0x30>)
 800e0c2:	9100      	str	r1, [sp, #0]
 800e0c4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e0c8:	4906      	ldr	r1, [pc, #24]	; (800e0e4 <__assert_func+0x34>)
 800e0ca:	462b      	mov	r3, r5
 800e0cc:	f000 f80e 	bl	800e0ec <fiprintf>
 800e0d0:	f000 faa4 	bl	800e61c <abort>
 800e0d4:	4b04      	ldr	r3, [pc, #16]	; (800e0e8 <__assert_func+0x38>)
 800e0d6:	461c      	mov	r4, r3
 800e0d8:	e7f3      	b.n	800e0c2 <__assert_func+0x12>
 800e0da:	bf00      	nop
 800e0dc:	20000064 	.word	0x20000064
 800e0e0:	08013ecd 	.word	0x08013ecd
 800e0e4:	08013eda 	.word	0x08013eda
 800e0e8:	08013f08 	.word	0x08013f08

0800e0ec <fiprintf>:
 800e0ec:	b40e      	push	{r1, r2, r3}
 800e0ee:	b503      	push	{r0, r1, lr}
 800e0f0:	4601      	mov	r1, r0
 800e0f2:	ab03      	add	r3, sp, #12
 800e0f4:	4805      	ldr	r0, [pc, #20]	; (800e10c <fiprintf+0x20>)
 800e0f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e0fa:	6800      	ldr	r0, [r0, #0]
 800e0fc:	9301      	str	r3, [sp, #4]
 800e0fe:	f000 f88f 	bl	800e220 <_vfiprintf_r>
 800e102:	b002      	add	sp, #8
 800e104:	f85d eb04 	ldr.w	lr, [sp], #4
 800e108:	b003      	add	sp, #12
 800e10a:	4770      	bx	lr
 800e10c:	20000064 	.word	0x20000064

0800e110 <__ascii_mbtowc>:
 800e110:	b082      	sub	sp, #8
 800e112:	b901      	cbnz	r1, 800e116 <__ascii_mbtowc+0x6>
 800e114:	a901      	add	r1, sp, #4
 800e116:	b142      	cbz	r2, 800e12a <__ascii_mbtowc+0x1a>
 800e118:	b14b      	cbz	r3, 800e12e <__ascii_mbtowc+0x1e>
 800e11a:	7813      	ldrb	r3, [r2, #0]
 800e11c:	600b      	str	r3, [r1, #0]
 800e11e:	7812      	ldrb	r2, [r2, #0]
 800e120:	1e10      	subs	r0, r2, #0
 800e122:	bf18      	it	ne
 800e124:	2001      	movne	r0, #1
 800e126:	b002      	add	sp, #8
 800e128:	4770      	bx	lr
 800e12a:	4610      	mov	r0, r2
 800e12c:	e7fb      	b.n	800e126 <__ascii_mbtowc+0x16>
 800e12e:	f06f 0001 	mvn.w	r0, #1
 800e132:	e7f8      	b.n	800e126 <__ascii_mbtowc+0x16>

0800e134 <memmove>:
 800e134:	4288      	cmp	r0, r1
 800e136:	b510      	push	{r4, lr}
 800e138:	eb01 0402 	add.w	r4, r1, r2
 800e13c:	d902      	bls.n	800e144 <memmove+0x10>
 800e13e:	4284      	cmp	r4, r0
 800e140:	4623      	mov	r3, r4
 800e142:	d807      	bhi.n	800e154 <memmove+0x20>
 800e144:	1e43      	subs	r3, r0, #1
 800e146:	42a1      	cmp	r1, r4
 800e148:	d008      	beq.n	800e15c <memmove+0x28>
 800e14a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e14e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e152:	e7f8      	b.n	800e146 <memmove+0x12>
 800e154:	4402      	add	r2, r0
 800e156:	4601      	mov	r1, r0
 800e158:	428a      	cmp	r2, r1
 800e15a:	d100      	bne.n	800e15e <memmove+0x2a>
 800e15c:	bd10      	pop	{r4, pc}
 800e15e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e162:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e166:	e7f7      	b.n	800e158 <memmove+0x24>

0800e168 <__malloc_lock>:
 800e168:	4801      	ldr	r0, [pc, #4]	; (800e170 <__malloc_lock+0x8>)
 800e16a:	f000 bc17 	b.w	800e99c <__retarget_lock_acquire_recursive>
 800e16e:	bf00      	nop
 800e170:	200014a4 	.word	0x200014a4

0800e174 <__malloc_unlock>:
 800e174:	4801      	ldr	r0, [pc, #4]	; (800e17c <__malloc_unlock+0x8>)
 800e176:	f000 bc12 	b.w	800e99e <__retarget_lock_release_recursive>
 800e17a:	bf00      	nop
 800e17c:	200014a4 	.word	0x200014a4

0800e180 <_realloc_r>:
 800e180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e182:	4607      	mov	r7, r0
 800e184:	4614      	mov	r4, r2
 800e186:	460e      	mov	r6, r1
 800e188:	b921      	cbnz	r1, 800e194 <_realloc_r+0x14>
 800e18a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e18e:	4611      	mov	r1, r2
 800e190:	f7ff bdc8 	b.w	800dd24 <_malloc_r>
 800e194:	b922      	cbnz	r2, 800e1a0 <_realloc_r+0x20>
 800e196:	f7ff fd75 	bl	800dc84 <_free_r>
 800e19a:	4625      	mov	r5, r4
 800e19c:	4628      	mov	r0, r5
 800e19e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e1a0:	f000 fc62 	bl	800ea68 <_malloc_usable_size_r>
 800e1a4:	42a0      	cmp	r0, r4
 800e1a6:	d20f      	bcs.n	800e1c8 <_realloc_r+0x48>
 800e1a8:	4621      	mov	r1, r4
 800e1aa:	4638      	mov	r0, r7
 800e1ac:	f7ff fdba 	bl	800dd24 <_malloc_r>
 800e1b0:	4605      	mov	r5, r0
 800e1b2:	2800      	cmp	r0, #0
 800e1b4:	d0f2      	beq.n	800e19c <_realloc_r+0x1c>
 800e1b6:	4631      	mov	r1, r6
 800e1b8:	4622      	mov	r2, r4
 800e1ba:	f7fd fda3 	bl	800bd04 <memcpy>
 800e1be:	4631      	mov	r1, r6
 800e1c0:	4638      	mov	r0, r7
 800e1c2:	f7ff fd5f 	bl	800dc84 <_free_r>
 800e1c6:	e7e9      	b.n	800e19c <_realloc_r+0x1c>
 800e1c8:	4635      	mov	r5, r6
 800e1ca:	e7e7      	b.n	800e19c <_realloc_r+0x1c>

0800e1cc <__sfputc_r>:
 800e1cc:	6893      	ldr	r3, [r2, #8]
 800e1ce:	3b01      	subs	r3, #1
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	b410      	push	{r4}
 800e1d4:	6093      	str	r3, [r2, #8]
 800e1d6:	da08      	bge.n	800e1ea <__sfputc_r+0x1e>
 800e1d8:	6994      	ldr	r4, [r2, #24]
 800e1da:	42a3      	cmp	r3, r4
 800e1dc:	db01      	blt.n	800e1e2 <__sfputc_r+0x16>
 800e1de:	290a      	cmp	r1, #10
 800e1e0:	d103      	bne.n	800e1ea <__sfputc_r+0x1e>
 800e1e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1e6:	f000 b94b 	b.w	800e480 <__swbuf_r>
 800e1ea:	6813      	ldr	r3, [r2, #0]
 800e1ec:	1c58      	adds	r0, r3, #1
 800e1ee:	6010      	str	r0, [r2, #0]
 800e1f0:	7019      	strb	r1, [r3, #0]
 800e1f2:	4608      	mov	r0, r1
 800e1f4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e1f8:	4770      	bx	lr

0800e1fa <__sfputs_r>:
 800e1fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e1fc:	4606      	mov	r6, r0
 800e1fe:	460f      	mov	r7, r1
 800e200:	4614      	mov	r4, r2
 800e202:	18d5      	adds	r5, r2, r3
 800e204:	42ac      	cmp	r4, r5
 800e206:	d101      	bne.n	800e20c <__sfputs_r+0x12>
 800e208:	2000      	movs	r0, #0
 800e20a:	e007      	b.n	800e21c <__sfputs_r+0x22>
 800e20c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e210:	463a      	mov	r2, r7
 800e212:	4630      	mov	r0, r6
 800e214:	f7ff ffda 	bl	800e1cc <__sfputc_r>
 800e218:	1c43      	adds	r3, r0, #1
 800e21a:	d1f3      	bne.n	800e204 <__sfputs_r+0xa>
 800e21c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e220 <_vfiprintf_r>:
 800e220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e224:	460d      	mov	r5, r1
 800e226:	b09d      	sub	sp, #116	; 0x74
 800e228:	4614      	mov	r4, r2
 800e22a:	4698      	mov	r8, r3
 800e22c:	4606      	mov	r6, r0
 800e22e:	b118      	cbz	r0, 800e238 <_vfiprintf_r+0x18>
 800e230:	6983      	ldr	r3, [r0, #24]
 800e232:	b90b      	cbnz	r3, 800e238 <_vfiprintf_r+0x18>
 800e234:	f000 fb14 	bl	800e860 <__sinit>
 800e238:	4b89      	ldr	r3, [pc, #548]	; (800e460 <_vfiprintf_r+0x240>)
 800e23a:	429d      	cmp	r5, r3
 800e23c:	d11b      	bne.n	800e276 <_vfiprintf_r+0x56>
 800e23e:	6875      	ldr	r5, [r6, #4]
 800e240:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e242:	07d9      	lsls	r1, r3, #31
 800e244:	d405      	bmi.n	800e252 <_vfiprintf_r+0x32>
 800e246:	89ab      	ldrh	r3, [r5, #12]
 800e248:	059a      	lsls	r2, r3, #22
 800e24a:	d402      	bmi.n	800e252 <_vfiprintf_r+0x32>
 800e24c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e24e:	f000 fba5 	bl	800e99c <__retarget_lock_acquire_recursive>
 800e252:	89ab      	ldrh	r3, [r5, #12]
 800e254:	071b      	lsls	r3, r3, #28
 800e256:	d501      	bpl.n	800e25c <_vfiprintf_r+0x3c>
 800e258:	692b      	ldr	r3, [r5, #16]
 800e25a:	b9eb      	cbnz	r3, 800e298 <_vfiprintf_r+0x78>
 800e25c:	4629      	mov	r1, r5
 800e25e:	4630      	mov	r0, r6
 800e260:	f000 f96e 	bl	800e540 <__swsetup_r>
 800e264:	b1c0      	cbz	r0, 800e298 <_vfiprintf_r+0x78>
 800e266:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e268:	07dc      	lsls	r4, r3, #31
 800e26a:	d50e      	bpl.n	800e28a <_vfiprintf_r+0x6a>
 800e26c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e270:	b01d      	add	sp, #116	; 0x74
 800e272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e276:	4b7b      	ldr	r3, [pc, #492]	; (800e464 <_vfiprintf_r+0x244>)
 800e278:	429d      	cmp	r5, r3
 800e27a:	d101      	bne.n	800e280 <_vfiprintf_r+0x60>
 800e27c:	68b5      	ldr	r5, [r6, #8]
 800e27e:	e7df      	b.n	800e240 <_vfiprintf_r+0x20>
 800e280:	4b79      	ldr	r3, [pc, #484]	; (800e468 <_vfiprintf_r+0x248>)
 800e282:	429d      	cmp	r5, r3
 800e284:	bf08      	it	eq
 800e286:	68f5      	ldreq	r5, [r6, #12]
 800e288:	e7da      	b.n	800e240 <_vfiprintf_r+0x20>
 800e28a:	89ab      	ldrh	r3, [r5, #12]
 800e28c:	0598      	lsls	r0, r3, #22
 800e28e:	d4ed      	bmi.n	800e26c <_vfiprintf_r+0x4c>
 800e290:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e292:	f000 fb84 	bl	800e99e <__retarget_lock_release_recursive>
 800e296:	e7e9      	b.n	800e26c <_vfiprintf_r+0x4c>
 800e298:	2300      	movs	r3, #0
 800e29a:	9309      	str	r3, [sp, #36]	; 0x24
 800e29c:	2320      	movs	r3, #32
 800e29e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2a6:	2330      	movs	r3, #48	; 0x30
 800e2a8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e46c <_vfiprintf_r+0x24c>
 800e2ac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2b0:	f04f 0901 	mov.w	r9, #1
 800e2b4:	4623      	mov	r3, r4
 800e2b6:	469a      	mov	sl, r3
 800e2b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2bc:	b10a      	cbz	r2, 800e2c2 <_vfiprintf_r+0xa2>
 800e2be:	2a25      	cmp	r2, #37	; 0x25
 800e2c0:	d1f9      	bne.n	800e2b6 <_vfiprintf_r+0x96>
 800e2c2:	ebba 0b04 	subs.w	fp, sl, r4
 800e2c6:	d00b      	beq.n	800e2e0 <_vfiprintf_r+0xc0>
 800e2c8:	465b      	mov	r3, fp
 800e2ca:	4622      	mov	r2, r4
 800e2cc:	4629      	mov	r1, r5
 800e2ce:	4630      	mov	r0, r6
 800e2d0:	f7ff ff93 	bl	800e1fa <__sfputs_r>
 800e2d4:	3001      	adds	r0, #1
 800e2d6:	f000 80aa 	beq.w	800e42e <_vfiprintf_r+0x20e>
 800e2da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2dc:	445a      	add	r2, fp
 800e2de:	9209      	str	r2, [sp, #36]	; 0x24
 800e2e0:	f89a 3000 	ldrb.w	r3, [sl]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	f000 80a2 	beq.w	800e42e <_vfiprintf_r+0x20e>
 800e2ea:	2300      	movs	r3, #0
 800e2ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e2f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2f4:	f10a 0a01 	add.w	sl, sl, #1
 800e2f8:	9304      	str	r3, [sp, #16]
 800e2fa:	9307      	str	r3, [sp, #28]
 800e2fc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e300:	931a      	str	r3, [sp, #104]	; 0x68
 800e302:	4654      	mov	r4, sl
 800e304:	2205      	movs	r2, #5
 800e306:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e30a:	4858      	ldr	r0, [pc, #352]	; (800e46c <_vfiprintf_r+0x24c>)
 800e30c:	f7f1 ff70 	bl	80001f0 <memchr>
 800e310:	9a04      	ldr	r2, [sp, #16]
 800e312:	b9d8      	cbnz	r0, 800e34c <_vfiprintf_r+0x12c>
 800e314:	06d1      	lsls	r1, r2, #27
 800e316:	bf44      	itt	mi
 800e318:	2320      	movmi	r3, #32
 800e31a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e31e:	0713      	lsls	r3, r2, #28
 800e320:	bf44      	itt	mi
 800e322:	232b      	movmi	r3, #43	; 0x2b
 800e324:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e328:	f89a 3000 	ldrb.w	r3, [sl]
 800e32c:	2b2a      	cmp	r3, #42	; 0x2a
 800e32e:	d015      	beq.n	800e35c <_vfiprintf_r+0x13c>
 800e330:	9a07      	ldr	r2, [sp, #28]
 800e332:	4654      	mov	r4, sl
 800e334:	2000      	movs	r0, #0
 800e336:	f04f 0c0a 	mov.w	ip, #10
 800e33a:	4621      	mov	r1, r4
 800e33c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e340:	3b30      	subs	r3, #48	; 0x30
 800e342:	2b09      	cmp	r3, #9
 800e344:	d94e      	bls.n	800e3e4 <_vfiprintf_r+0x1c4>
 800e346:	b1b0      	cbz	r0, 800e376 <_vfiprintf_r+0x156>
 800e348:	9207      	str	r2, [sp, #28]
 800e34a:	e014      	b.n	800e376 <_vfiprintf_r+0x156>
 800e34c:	eba0 0308 	sub.w	r3, r0, r8
 800e350:	fa09 f303 	lsl.w	r3, r9, r3
 800e354:	4313      	orrs	r3, r2
 800e356:	9304      	str	r3, [sp, #16]
 800e358:	46a2      	mov	sl, r4
 800e35a:	e7d2      	b.n	800e302 <_vfiprintf_r+0xe2>
 800e35c:	9b03      	ldr	r3, [sp, #12]
 800e35e:	1d19      	adds	r1, r3, #4
 800e360:	681b      	ldr	r3, [r3, #0]
 800e362:	9103      	str	r1, [sp, #12]
 800e364:	2b00      	cmp	r3, #0
 800e366:	bfbb      	ittet	lt
 800e368:	425b      	neglt	r3, r3
 800e36a:	f042 0202 	orrlt.w	r2, r2, #2
 800e36e:	9307      	strge	r3, [sp, #28]
 800e370:	9307      	strlt	r3, [sp, #28]
 800e372:	bfb8      	it	lt
 800e374:	9204      	strlt	r2, [sp, #16]
 800e376:	7823      	ldrb	r3, [r4, #0]
 800e378:	2b2e      	cmp	r3, #46	; 0x2e
 800e37a:	d10c      	bne.n	800e396 <_vfiprintf_r+0x176>
 800e37c:	7863      	ldrb	r3, [r4, #1]
 800e37e:	2b2a      	cmp	r3, #42	; 0x2a
 800e380:	d135      	bne.n	800e3ee <_vfiprintf_r+0x1ce>
 800e382:	9b03      	ldr	r3, [sp, #12]
 800e384:	1d1a      	adds	r2, r3, #4
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	9203      	str	r2, [sp, #12]
 800e38a:	2b00      	cmp	r3, #0
 800e38c:	bfb8      	it	lt
 800e38e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800e392:	3402      	adds	r4, #2
 800e394:	9305      	str	r3, [sp, #20]
 800e396:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e47c <_vfiprintf_r+0x25c>
 800e39a:	7821      	ldrb	r1, [r4, #0]
 800e39c:	2203      	movs	r2, #3
 800e39e:	4650      	mov	r0, sl
 800e3a0:	f7f1 ff26 	bl	80001f0 <memchr>
 800e3a4:	b140      	cbz	r0, 800e3b8 <_vfiprintf_r+0x198>
 800e3a6:	2340      	movs	r3, #64	; 0x40
 800e3a8:	eba0 000a 	sub.w	r0, r0, sl
 800e3ac:	fa03 f000 	lsl.w	r0, r3, r0
 800e3b0:	9b04      	ldr	r3, [sp, #16]
 800e3b2:	4303      	orrs	r3, r0
 800e3b4:	3401      	adds	r4, #1
 800e3b6:	9304      	str	r3, [sp, #16]
 800e3b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3bc:	482c      	ldr	r0, [pc, #176]	; (800e470 <_vfiprintf_r+0x250>)
 800e3be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3c2:	2206      	movs	r2, #6
 800e3c4:	f7f1 ff14 	bl	80001f0 <memchr>
 800e3c8:	2800      	cmp	r0, #0
 800e3ca:	d03f      	beq.n	800e44c <_vfiprintf_r+0x22c>
 800e3cc:	4b29      	ldr	r3, [pc, #164]	; (800e474 <_vfiprintf_r+0x254>)
 800e3ce:	bb1b      	cbnz	r3, 800e418 <_vfiprintf_r+0x1f8>
 800e3d0:	9b03      	ldr	r3, [sp, #12]
 800e3d2:	3307      	adds	r3, #7
 800e3d4:	f023 0307 	bic.w	r3, r3, #7
 800e3d8:	3308      	adds	r3, #8
 800e3da:	9303      	str	r3, [sp, #12]
 800e3dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3de:	443b      	add	r3, r7
 800e3e0:	9309      	str	r3, [sp, #36]	; 0x24
 800e3e2:	e767      	b.n	800e2b4 <_vfiprintf_r+0x94>
 800e3e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e3e8:	460c      	mov	r4, r1
 800e3ea:	2001      	movs	r0, #1
 800e3ec:	e7a5      	b.n	800e33a <_vfiprintf_r+0x11a>
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	3401      	adds	r4, #1
 800e3f2:	9305      	str	r3, [sp, #20]
 800e3f4:	4619      	mov	r1, r3
 800e3f6:	f04f 0c0a 	mov.w	ip, #10
 800e3fa:	4620      	mov	r0, r4
 800e3fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e400:	3a30      	subs	r2, #48	; 0x30
 800e402:	2a09      	cmp	r2, #9
 800e404:	d903      	bls.n	800e40e <_vfiprintf_r+0x1ee>
 800e406:	2b00      	cmp	r3, #0
 800e408:	d0c5      	beq.n	800e396 <_vfiprintf_r+0x176>
 800e40a:	9105      	str	r1, [sp, #20]
 800e40c:	e7c3      	b.n	800e396 <_vfiprintf_r+0x176>
 800e40e:	fb0c 2101 	mla	r1, ip, r1, r2
 800e412:	4604      	mov	r4, r0
 800e414:	2301      	movs	r3, #1
 800e416:	e7f0      	b.n	800e3fa <_vfiprintf_r+0x1da>
 800e418:	ab03      	add	r3, sp, #12
 800e41a:	9300      	str	r3, [sp, #0]
 800e41c:	462a      	mov	r2, r5
 800e41e:	4b16      	ldr	r3, [pc, #88]	; (800e478 <_vfiprintf_r+0x258>)
 800e420:	a904      	add	r1, sp, #16
 800e422:	4630      	mov	r0, r6
 800e424:	f7fd fd24 	bl	800be70 <_printf_float>
 800e428:	4607      	mov	r7, r0
 800e42a:	1c78      	adds	r0, r7, #1
 800e42c:	d1d6      	bne.n	800e3dc <_vfiprintf_r+0x1bc>
 800e42e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e430:	07d9      	lsls	r1, r3, #31
 800e432:	d405      	bmi.n	800e440 <_vfiprintf_r+0x220>
 800e434:	89ab      	ldrh	r3, [r5, #12]
 800e436:	059a      	lsls	r2, r3, #22
 800e438:	d402      	bmi.n	800e440 <_vfiprintf_r+0x220>
 800e43a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e43c:	f000 faaf 	bl	800e99e <__retarget_lock_release_recursive>
 800e440:	89ab      	ldrh	r3, [r5, #12]
 800e442:	065b      	lsls	r3, r3, #25
 800e444:	f53f af12 	bmi.w	800e26c <_vfiprintf_r+0x4c>
 800e448:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e44a:	e711      	b.n	800e270 <_vfiprintf_r+0x50>
 800e44c:	ab03      	add	r3, sp, #12
 800e44e:	9300      	str	r3, [sp, #0]
 800e450:	462a      	mov	r2, r5
 800e452:	4b09      	ldr	r3, [pc, #36]	; (800e478 <_vfiprintf_r+0x258>)
 800e454:	a904      	add	r1, sp, #16
 800e456:	4630      	mov	r0, r6
 800e458:	f7fd ffae 	bl	800c3b8 <_printf_i>
 800e45c:	e7e4      	b.n	800e428 <_vfiprintf_r+0x208>
 800e45e:	bf00      	nop
 800e460:	08013f34 	.word	0x08013f34
 800e464:	08013f54 	.word	0x08013f54
 800e468:	08013f14 	.word	0x08013f14
 800e46c:	08013ebc 	.word	0x08013ebc
 800e470:	08013ec6 	.word	0x08013ec6
 800e474:	0800be71 	.word	0x0800be71
 800e478:	0800e1fb 	.word	0x0800e1fb
 800e47c:	08013ec2 	.word	0x08013ec2

0800e480 <__swbuf_r>:
 800e480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e482:	460e      	mov	r6, r1
 800e484:	4614      	mov	r4, r2
 800e486:	4605      	mov	r5, r0
 800e488:	b118      	cbz	r0, 800e492 <__swbuf_r+0x12>
 800e48a:	6983      	ldr	r3, [r0, #24]
 800e48c:	b90b      	cbnz	r3, 800e492 <__swbuf_r+0x12>
 800e48e:	f000 f9e7 	bl	800e860 <__sinit>
 800e492:	4b21      	ldr	r3, [pc, #132]	; (800e518 <__swbuf_r+0x98>)
 800e494:	429c      	cmp	r4, r3
 800e496:	d12b      	bne.n	800e4f0 <__swbuf_r+0x70>
 800e498:	686c      	ldr	r4, [r5, #4]
 800e49a:	69a3      	ldr	r3, [r4, #24]
 800e49c:	60a3      	str	r3, [r4, #8]
 800e49e:	89a3      	ldrh	r3, [r4, #12]
 800e4a0:	071a      	lsls	r2, r3, #28
 800e4a2:	d52f      	bpl.n	800e504 <__swbuf_r+0x84>
 800e4a4:	6923      	ldr	r3, [r4, #16]
 800e4a6:	b36b      	cbz	r3, 800e504 <__swbuf_r+0x84>
 800e4a8:	6923      	ldr	r3, [r4, #16]
 800e4aa:	6820      	ldr	r0, [r4, #0]
 800e4ac:	1ac0      	subs	r0, r0, r3
 800e4ae:	6963      	ldr	r3, [r4, #20]
 800e4b0:	b2f6      	uxtb	r6, r6
 800e4b2:	4283      	cmp	r3, r0
 800e4b4:	4637      	mov	r7, r6
 800e4b6:	dc04      	bgt.n	800e4c2 <__swbuf_r+0x42>
 800e4b8:	4621      	mov	r1, r4
 800e4ba:	4628      	mov	r0, r5
 800e4bc:	f000 f93c 	bl	800e738 <_fflush_r>
 800e4c0:	bb30      	cbnz	r0, 800e510 <__swbuf_r+0x90>
 800e4c2:	68a3      	ldr	r3, [r4, #8]
 800e4c4:	3b01      	subs	r3, #1
 800e4c6:	60a3      	str	r3, [r4, #8]
 800e4c8:	6823      	ldr	r3, [r4, #0]
 800e4ca:	1c5a      	adds	r2, r3, #1
 800e4cc:	6022      	str	r2, [r4, #0]
 800e4ce:	701e      	strb	r6, [r3, #0]
 800e4d0:	6963      	ldr	r3, [r4, #20]
 800e4d2:	3001      	adds	r0, #1
 800e4d4:	4283      	cmp	r3, r0
 800e4d6:	d004      	beq.n	800e4e2 <__swbuf_r+0x62>
 800e4d8:	89a3      	ldrh	r3, [r4, #12]
 800e4da:	07db      	lsls	r3, r3, #31
 800e4dc:	d506      	bpl.n	800e4ec <__swbuf_r+0x6c>
 800e4de:	2e0a      	cmp	r6, #10
 800e4e0:	d104      	bne.n	800e4ec <__swbuf_r+0x6c>
 800e4e2:	4621      	mov	r1, r4
 800e4e4:	4628      	mov	r0, r5
 800e4e6:	f000 f927 	bl	800e738 <_fflush_r>
 800e4ea:	b988      	cbnz	r0, 800e510 <__swbuf_r+0x90>
 800e4ec:	4638      	mov	r0, r7
 800e4ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4f0:	4b0a      	ldr	r3, [pc, #40]	; (800e51c <__swbuf_r+0x9c>)
 800e4f2:	429c      	cmp	r4, r3
 800e4f4:	d101      	bne.n	800e4fa <__swbuf_r+0x7a>
 800e4f6:	68ac      	ldr	r4, [r5, #8]
 800e4f8:	e7cf      	b.n	800e49a <__swbuf_r+0x1a>
 800e4fa:	4b09      	ldr	r3, [pc, #36]	; (800e520 <__swbuf_r+0xa0>)
 800e4fc:	429c      	cmp	r4, r3
 800e4fe:	bf08      	it	eq
 800e500:	68ec      	ldreq	r4, [r5, #12]
 800e502:	e7ca      	b.n	800e49a <__swbuf_r+0x1a>
 800e504:	4621      	mov	r1, r4
 800e506:	4628      	mov	r0, r5
 800e508:	f000 f81a 	bl	800e540 <__swsetup_r>
 800e50c:	2800      	cmp	r0, #0
 800e50e:	d0cb      	beq.n	800e4a8 <__swbuf_r+0x28>
 800e510:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800e514:	e7ea      	b.n	800e4ec <__swbuf_r+0x6c>
 800e516:	bf00      	nop
 800e518:	08013f34 	.word	0x08013f34
 800e51c:	08013f54 	.word	0x08013f54
 800e520:	08013f14 	.word	0x08013f14

0800e524 <__ascii_wctomb>:
 800e524:	b149      	cbz	r1, 800e53a <__ascii_wctomb+0x16>
 800e526:	2aff      	cmp	r2, #255	; 0xff
 800e528:	bf85      	ittet	hi
 800e52a:	238a      	movhi	r3, #138	; 0x8a
 800e52c:	6003      	strhi	r3, [r0, #0]
 800e52e:	700a      	strbls	r2, [r1, #0]
 800e530:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800e534:	bf98      	it	ls
 800e536:	2001      	movls	r0, #1
 800e538:	4770      	bx	lr
 800e53a:	4608      	mov	r0, r1
 800e53c:	4770      	bx	lr
	...

0800e540 <__swsetup_r>:
 800e540:	4b32      	ldr	r3, [pc, #200]	; (800e60c <__swsetup_r+0xcc>)
 800e542:	b570      	push	{r4, r5, r6, lr}
 800e544:	681d      	ldr	r5, [r3, #0]
 800e546:	4606      	mov	r6, r0
 800e548:	460c      	mov	r4, r1
 800e54a:	b125      	cbz	r5, 800e556 <__swsetup_r+0x16>
 800e54c:	69ab      	ldr	r3, [r5, #24]
 800e54e:	b913      	cbnz	r3, 800e556 <__swsetup_r+0x16>
 800e550:	4628      	mov	r0, r5
 800e552:	f000 f985 	bl	800e860 <__sinit>
 800e556:	4b2e      	ldr	r3, [pc, #184]	; (800e610 <__swsetup_r+0xd0>)
 800e558:	429c      	cmp	r4, r3
 800e55a:	d10f      	bne.n	800e57c <__swsetup_r+0x3c>
 800e55c:	686c      	ldr	r4, [r5, #4]
 800e55e:	89a3      	ldrh	r3, [r4, #12]
 800e560:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e564:	0719      	lsls	r1, r3, #28
 800e566:	d42c      	bmi.n	800e5c2 <__swsetup_r+0x82>
 800e568:	06dd      	lsls	r5, r3, #27
 800e56a:	d411      	bmi.n	800e590 <__swsetup_r+0x50>
 800e56c:	2309      	movs	r3, #9
 800e56e:	6033      	str	r3, [r6, #0]
 800e570:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e574:	81a3      	strh	r3, [r4, #12]
 800e576:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e57a:	e03e      	b.n	800e5fa <__swsetup_r+0xba>
 800e57c:	4b25      	ldr	r3, [pc, #148]	; (800e614 <__swsetup_r+0xd4>)
 800e57e:	429c      	cmp	r4, r3
 800e580:	d101      	bne.n	800e586 <__swsetup_r+0x46>
 800e582:	68ac      	ldr	r4, [r5, #8]
 800e584:	e7eb      	b.n	800e55e <__swsetup_r+0x1e>
 800e586:	4b24      	ldr	r3, [pc, #144]	; (800e618 <__swsetup_r+0xd8>)
 800e588:	429c      	cmp	r4, r3
 800e58a:	bf08      	it	eq
 800e58c:	68ec      	ldreq	r4, [r5, #12]
 800e58e:	e7e6      	b.n	800e55e <__swsetup_r+0x1e>
 800e590:	0758      	lsls	r0, r3, #29
 800e592:	d512      	bpl.n	800e5ba <__swsetup_r+0x7a>
 800e594:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e596:	b141      	cbz	r1, 800e5aa <__swsetup_r+0x6a>
 800e598:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e59c:	4299      	cmp	r1, r3
 800e59e:	d002      	beq.n	800e5a6 <__swsetup_r+0x66>
 800e5a0:	4630      	mov	r0, r6
 800e5a2:	f7ff fb6f 	bl	800dc84 <_free_r>
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	6363      	str	r3, [r4, #52]	; 0x34
 800e5aa:	89a3      	ldrh	r3, [r4, #12]
 800e5ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e5b0:	81a3      	strh	r3, [r4, #12]
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	6063      	str	r3, [r4, #4]
 800e5b6:	6923      	ldr	r3, [r4, #16]
 800e5b8:	6023      	str	r3, [r4, #0]
 800e5ba:	89a3      	ldrh	r3, [r4, #12]
 800e5bc:	f043 0308 	orr.w	r3, r3, #8
 800e5c0:	81a3      	strh	r3, [r4, #12]
 800e5c2:	6923      	ldr	r3, [r4, #16]
 800e5c4:	b94b      	cbnz	r3, 800e5da <__swsetup_r+0x9a>
 800e5c6:	89a3      	ldrh	r3, [r4, #12]
 800e5c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e5cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e5d0:	d003      	beq.n	800e5da <__swsetup_r+0x9a>
 800e5d2:	4621      	mov	r1, r4
 800e5d4:	4630      	mov	r0, r6
 800e5d6:	f000 fa07 	bl	800e9e8 <__smakebuf_r>
 800e5da:	89a0      	ldrh	r0, [r4, #12]
 800e5dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5e0:	f010 0301 	ands.w	r3, r0, #1
 800e5e4:	d00a      	beq.n	800e5fc <__swsetup_r+0xbc>
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	60a3      	str	r3, [r4, #8]
 800e5ea:	6963      	ldr	r3, [r4, #20]
 800e5ec:	425b      	negs	r3, r3
 800e5ee:	61a3      	str	r3, [r4, #24]
 800e5f0:	6923      	ldr	r3, [r4, #16]
 800e5f2:	b943      	cbnz	r3, 800e606 <__swsetup_r+0xc6>
 800e5f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e5f8:	d1ba      	bne.n	800e570 <__swsetup_r+0x30>
 800e5fa:	bd70      	pop	{r4, r5, r6, pc}
 800e5fc:	0781      	lsls	r1, r0, #30
 800e5fe:	bf58      	it	pl
 800e600:	6963      	ldrpl	r3, [r4, #20]
 800e602:	60a3      	str	r3, [r4, #8]
 800e604:	e7f4      	b.n	800e5f0 <__swsetup_r+0xb0>
 800e606:	2000      	movs	r0, #0
 800e608:	e7f7      	b.n	800e5fa <__swsetup_r+0xba>
 800e60a:	bf00      	nop
 800e60c:	20000064 	.word	0x20000064
 800e610:	08013f34 	.word	0x08013f34
 800e614:	08013f54 	.word	0x08013f54
 800e618:	08013f14 	.word	0x08013f14

0800e61c <abort>:
 800e61c:	b508      	push	{r3, lr}
 800e61e:	2006      	movs	r0, #6
 800e620:	f000 fa52 	bl	800eac8 <raise>
 800e624:	2001      	movs	r0, #1
 800e626:	f7f6 fc45 	bl	8004eb4 <_exit>
	...

0800e62c <__sflush_r>:
 800e62c:	898a      	ldrh	r2, [r1, #12]
 800e62e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e632:	4605      	mov	r5, r0
 800e634:	0710      	lsls	r0, r2, #28
 800e636:	460c      	mov	r4, r1
 800e638:	d458      	bmi.n	800e6ec <__sflush_r+0xc0>
 800e63a:	684b      	ldr	r3, [r1, #4]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	dc05      	bgt.n	800e64c <__sflush_r+0x20>
 800e640:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e642:	2b00      	cmp	r3, #0
 800e644:	dc02      	bgt.n	800e64c <__sflush_r+0x20>
 800e646:	2000      	movs	r0, #0
 800e648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e64c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e64e:	2e00      	cmp	r6, #0
 800e650:	d0f9      	beq.n	800e646 <__sflush_r+0x1a>
 800e652:	2300      	movs	r3, #0
 800e654:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e658:	682f      	ldr	r7, [r5, #0]
 800e65a:	602b      	str	r3, [r5, #0]
 800e65c:	d032      	beq.n	800e6c4 <__sflush_r+0x98>
 800e65e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e660:	89a3      	ldrh	r3, [r4, #12]
 800e662:	075a      	lsls	r2, r3, #29
 800e664:	d505      	bpl.n	800e672 <__sflush_r+0x46>
 800e666:	6863      	ldr	r3, [r4, #4]
 800e668:	1ac0      	subs	r0, r0, r3
 800e66a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e66c:	b10b      	cbz	r3, 800e672 <__sflush_r+0x46>
 800e66e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e670:	1ac0      	subs	r0, r0, r3
 800e672:	2300      	movs	r3, #0
 800e674:	4602      	mov	r2, r0
 800e676:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e678:	6a21      	ldr	r1, [r4, #32]
 800e67a:	4628      	mov	r0, r5
 800e67c:	47b0      	blx	r6
 800e67e:	1c43      	adds	r3, r0, #1
 800e680:	89a3      	ldrh	r3, [r4, #12]
 800e682:	d106      	bne.n	800e692 <__sflush_r+0x66>
 800e684:	6829      	ldr	r1, [r5, #0]
 800e686:	291d      	cmp	r1, #29
 800e688:	d82c      	bhi.n	800e6e4 <__sflush_r+0xb8>
 800e68a:	4a2a      	ldr	r2, [pc, #168]	; (800e734 <__sflush_r+0x108>)
 800e68c:	40ca      	lsrs	r2, r1
 800e68e:	07d6      	lsls	r6, r2, #31
 800e690:	d528      	bpl.n	800e6e4 <__sflush_r+0xb8>
 800e692:	2200      	movs	r2, #0
 800e694:	6062      	str	r2, [r4, #4]
 800e696:	04d9      	lsls	r1, r3, #19
 800e698:	6922      	ldr	r2, [r4, #16]
 800e69a:	6022      	str	r2, [r4, #0]
 800e69c:	d504      	bpl.n	800e6a8 <__sflush_r+0x7c>
 800e69e:	1c42      	adds	r2, r0, #1
 800e6a0:	d101      	bne.n	800e6a6 <__sflush_r+0x7a>
 800e6a2:	682b      	ldr	r3, [r5, #0]
 800e6a4:	b903      	cbnz	r3, 800e6a8 <__sflush_r+0x7c>
 800e6a6:	6560      	str	r0, [r4, #84]	; 0x54
 800e6a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6aa:	602f      	str	r7, [r5, #0]
 800e6ac:	2900      	cmp	r1, #0
 800e6ae:	d0ca      	beq.n	800e646 <__sflush_r+0x1a>
 800e6b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6b4:	4299      	cmp	r1, r3
 800e6b6:	d002      	beq.n	800e6be <__sflush_r+0x92>
 800e6b8:	4628      	mov	r0, r5
 800e6ba:	f7ff fae3 	bl	800dc84 <_free_r>
 800e6be:	2000      	movs	r0, #0
 800e6c0:	6360      	str	r0, [r4, #52]	; 0x34
 800e6c2:	e7c1      	b.n	800e648 <__sflush_r+0x1c>
 800e6c4:	6a21      	ldr	r1, [r4, #32]
 800e6c6:	2301      	movs	r3, #1
 800e6c8:	4628      	mov	r0, r5
 800e6ca:	47b0      	blx	r6
 800e6cc:	1c41      	adds	r1, r0, #1
 800e6ce:	d1c7      	bne.n	800e660 <__sflush_r+0x34>
 800e6d0:	682b      	ldr	r3, [r5, #0]
 800e6d2:	2b00      	cmp	r3, #0
 800e6d4:	d0c4      	beq.n	800e660 <__sflush_r+0x34>
 800e6d6:	2b1d      	cmp	r3, #29
 800e6d8:	d001      	beq.n	800e6de <__sflush_r+0xb2>
 800e6da:	2b16      	cmp	r3, #22
 800e6dc:	d101      	bne.n	800e6e2 <__sflush_r+0xb6>
 800e6de:	602f      	str	r7, [r5, #0]
 800e6e0:	e7b1      	b.n	800e646 <__sflush_r+0x1a>
 800e6e2:	89a3      	ldrh	r3, [r4, #12]
 800e6e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6e8:	81a3      	strh	r3, [r4, #12]
 800e6ea:	e7ad      	b.n	800e648 <__sflush_r+0x1c>
 800e6ec:	690f      	ldr	r7, [r1, #16]
 800e6ee:	2f00      	cmp	r7, #0
 800e6f0:	d0a9      	beq.n	800e646 <__sflush_r+0x1a>
 800e6f2:	0793      	lsls	r3, r2, #30
 800e6f4:	680e      	ldr	r6, [r1, #0]
 800e6f6:	bf08      	it	eq
 800e6f8:	694b      	ldreq	r3, [r1, #20]
 800e6fa:	600f      	str	r7, [r1, #0]
 800e6fc:	bf18      	it	ne
 800e6fe:	2300      	movne	r3, #0
 800e700:	eba6 0807 	sub.w	r8, r6, r7
 800e704:	608b      	str	r3, [r1, #8]
 800e706:	f1b8 0f00 	cmp.w	r8, #0
 800e70a:	dd9c      	ble.n	800e646 <__sflush_r+0x1a>
 800e70c:	6a21      	ldr	r1, [r4, #32]
 800e70e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e710:	4643      	mov	r3, r8
 800e712:	463a      	mov	r2, r7
 800e714:	4628      	mov	r0, r5
 800e716:	47b0      	blx	r6
 800e718:	2800      	cmp	r0, #0
 800e71a:	dc06      	bgt.n	800e72a <__sflush_r+0xfe>
 800e71c:	89a3      	ldrh	r3, [r4, #12]
 800e71e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e722:	81a3      	strh	r3, [r4, #12]
 800e724:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e728:	e78e      	b.n	800e648 <__sflush_r+0x1c>
 800e72a:	4407      	add	r7, r0
 800e72c:	eba8 0800 	sub.w	r8, r8, r0
 800e730:	e7e9      	b.n	800e706 <__sflush_r+0xda>
 800e732:	bf00      	nop
 800e734:	20400001 	.word	0x20400001

0800e738 <_fflush_r>:
 800e738:	b538      	push	{r3, r4, r5, lr}
 800e73a:	690b      	ldr	r3, [r1, #16]
 800e73c:	4605      	mov	r5, r0
 800e73e:	460c      	mov	r4, r1
 800e740:	b913      	cbnz	r3, 800e748 <_fflush_r+0x10>
 800e742:	2500      	movs	r5, #0
 800e744:	4628      	mov	r0, r5
 800e746:	bd38      	pop	{r3, r4, r5, pc}
 800e748:	b118      	cbz	r0, 800e752 <_fflush_r+0x1a>
 800e74a:	6983      	ldr	r3, [r0, #24]
 800e74c:	b90b      	cbnz	r3, 800e752 <_fflush_r+0x1a>
 800e74e:	f000 f887 	bl	800e860 <__sinit>
 800e752:	4b14      	ldr	r3, [pc, #80]	; (800e7a4 <_fflush_r+0x6c>)
 800e754:	429c      	cmp	r4, r3
 800e756:	d11b      	bne.n	800e790 <_fflush_r+0x58>
 800e758:	686c      	ldr	r4, [r5, #4]
 800e75a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e75e:	2b00      	cmp	r3, #0
 800e760:	d0ef      	beq.n	800e742 <_fflush_r+0xa>
 800e762:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e764:	07d0      	lsls	r0, r2, #31
 800e766:	d404      	bmi.n	800e772 <_fflush_r+0x3a>
 800e768:	0599      	lsls	r1, r3, #22
 800e76a:	d402      	bmi.n	800e772 <_fflush_r+0x3a>
 800e76c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e76e:	f000 f915 	bl	800e99c <__retarget_lock_acquire_recursive>
 800e772:	4628      	mov	r0, r5
 800e774:	4621      	mov	r1, r4
 800e776:	f7ff ff59 	bl	800e62c <__sflush_r>
 800e77a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e77c:	07da      	lsls	r2, r3, #31
 800e77e:	4605      	mov	r5, r0
 800e780:	d4e0      	bmi.n	800e744 <_fflush_r+0xc>
 800e782:	89a3      	ldrh	r3, [r4, #12]
 800e784:	059b      	lsls	r3, r3, #22
 800e786:	d4dd      	bmi.n	800e744 <_fflush_r+0xc>
 800e788:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e78a:	f000 f908 	bl	800e99e <__retarget_lock_release_recursive>
 800e78e:	e7d9      	b.n	800e744 <_fflush_r+0xc>
 800e790:	4b05      	ldr	r3, [pc, #20]	; (800e7a8 <_fflush_r+0x70>)
 800e792:	429c      	cmp	r4, r3
 800e794:	d101      	bne.n	800e79a <_fflush_r+0x62>
 800e796:	68ac      	ldr	r4, [r5, #8]
 800e798:	e7df      	b.n	800e75a <_fflush_r+0x22>
 800e79a:	4b04      	ldr	r3, [pc, #16]	; (800e7ac <_fflush_r+0x74>)
 800e79c:	429c      	cmp	r4, r3
 800e79e:	bf08      	it	eq
 800e7a0:	68ec      	ldreq	r4, [r5, #12]
 800e7a2:	e7da      	b.n	800e75a <_fflush_r+0x22>
 800e7a4:	08013f34 	.word	0x08013f34
 800e7a8:	08013f54 	.word	0x08013f54
 800e7ac:	08013f14 	.word	0x08013f14

0800e7b0 <std>:
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	b510      	push	{r4, lr}
 800e7b4:	4604      	mov	r4, r0
 800e7b6:	e9c0 3300 	strd	r3, r3, [r0]
 800e7ba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e7be:	6083      	str	r3, [r0, #8]
 800e7c0:	8181      	strh	r1, [r0, #12]
 800e7c2:	6643      	str	r3, [r0, #100]	; 0x64
 800e7c4:	81c2      	strh	r2, [r0, #14]
 800e7c6:	6183      	str	r3, [r0, #24]
 800e7c8:	4619      	mov	r1, r3
 800e7ca:	2208      	movs	r2, #8
 800e7cc:	305c      	adds	r0, #92	; 0x5c
 800e7ce:	f7fd faa7 	bl	800bd20 <memset>
 800e7d2:	4b05      	ldr	r3, [pc, #20]	; (800e7e8 <std+0x38>)
 800e7d4:	6263      	str	r3, [r4, #36]	; 0x24
 800e7d6:	4b05      	ldr	r3, [pc, #20]	; (800e7ec <std+0x3c>)
 800e7d8:	62a3      	str	r3, [r4, #40]	; 0x28
 800e7da:	4b05      	ldr	r3, [pc, #20]	; (800e7f0 <std+0x40>)
 800e7dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e7de:	4b05      	ldr	r3, [pc, #20]	; (800e7f4 <std+0x44>)
 800e7e0:	6224      	str	r4, [r4, #32]
 800e7e2:	6323      	str	r3, [r4, #48]	; 0x30
 800e7e4:	bd10      	pop	{r4, pc}
 800e7e6:	bf00      	nop
 800e7e8:	0800eb01 	.word	0x0800eb01
 800e7ec:	0800eb23 	.word	0x0800eb23
 800e7f0:	0800eb5b 	.word	0x0800eb5b
 800e7f4:	0800eb7f 	.word	0x0800eb7f

0800e7f8 <_cleanup_r>:
 800e7f8:	4901      	ldr	r1, [pc, #4]	; (800e800 <_cleanup_r+0x8>)
 800e7fa:	f000 b8af 	b.w	800e95c <_fwalk_reent>
 800e7fe:	bf00      	nop
 800e800:	0800e739 	.word	0x0800e739

0800e804 <__sfmoreglue>:
 800e804:	b570      	push	{r4, r5, r6, lr}
 800e806:	1e4a      	subs	r2, r1, #1
 800e808:	2568      	movs	r5, #104	; 0x68
 800e80a:	4355      	muls	r5, r2
 800e80c:	460e      	mov	r6, r1
 800e80e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e812:	f7ff fa87 	bl	800dd24 <_malloc_r>
 800e816:	4604      	mov	r4, r0
 800e818:	b140      	cbz	r0, 800e82c <__sfmoreglue+0x28>
 800e81a:	2100      	movs	r1, #0
 800e81c:	e9c0 1600 	strd	r1, r6, [r0]
 800e820:	300c      	adds	r0, #12
 800e822:	60a0      	str	r0, [r4, #8]
 800e824:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e828:	f7fd fa7a 	bl	800bd20 <memset>
 800e82c:	4620      	mov	r0, r4
 800e82e:	bd70      	pop	{r4, r5, r6, pc}

0800e830 <__sfp_lock_acquire>:
 800e830:	4801      	ldr	r0, [pc, #4]	; (800e838 <__sfp_lock_acquire+0x8>)
 800e832:	f000 b8b3 	b.w	800e99c <__retarget_lock_acquire_recursive>
 800e836:	bf00      	nop
 800e838:	200014a8 	.word	0x200014a8

0800e83c <__sfp_lock_release>:
 800e83c:	4801      	ldr	r0, [pc, #4]	; (800e844 <__sfp_lock_release+0x8>)
 800e83e:	f000 b8ae 	b.w	800e99e <__retarget_lock_release_recursive>
 800e842:	bf00      	nop
 800e844:	200014a8 	.word	0x200014a8

0800e848 <__sinit_lock_acquire>:
 800e848:	4801      	ldr	r0, [pc, #4]	; (800e850 <__sinit_lock_acquire+0x8>)
 800e84a:	f000 b8a7 	b.w	800e99c <__retarget_lock_acquire_recursive>
 800e84e:	bf00      	nop
 800e850:	200014a3 	.word	0x200014a3

0800e854 <__sinit_lock_release>:
 800e854:	4801      	ldr	r0, [pc, #4]	; (800e85c <__sinit_lock_release+0x8>)
 800e856:	f000 b8a2 	b.w	800e99e <__retarget_lock_release_recursive>
 800e85a:	bf00      	nop
 800e85c:	200014a3 	.word	0x200014a3

0800e860 <__sinit>:
 800e860:	b510      	push	{r4, lr}
 800e862:	4604      	mov	r4, r0
 800e864:	f7ff fff0 	bl	800e848 <__sinit_lock_acquire>
 800e868:	69a3      	ldr	r3, [r4, #24]
 800e86a:	b11b      	cbz	r3, 800e874 <__sinit+0x14>
 800e86c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e870:	f7ff bff0 	b.w	800e854 <__sinit_lock_release>
 800e874:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e878:	6523      	str	r3, [r4, #80]	; 0x50
 800e87a:	4b13      	ldr	r3, [pc, #76]	; (800e8c8 <__sinit+0x68>)
 800e87c:	4a13      	ldr	r2, [pc, #76]	; (800e8cc <__sinit+0x6c>)
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	62a2      	str	r2, [r4, #40]	; 0x28
 800e882:	42a3      	cmp	r3, r4
 800e884:	bf04      	itt	eq
 800e886:	2301      	moveq	r3, #1
 800e888:	61a3      	streq	r3, [r4, #24]
 800e88a:	4620      	mov	r0, r4
 800e88c:	f000 f820 	bl	800e8d0 <__sfp>
 800e890:	6060      	str	r0, [r4, #4]
 800e892:	4620      	mov	r0, r4
 800e894:	f000 f81c 	bl	800e8d0 <__sfp>
 800e898:	60a0      	str	r0, [r4, #8]
 800e89a:	4620      	mov	r0, r4
 800e89c:	f000 f818 	bl	800e8d0 <__sfp>
 800e8a0:	2200      	movs	r2, #0
 800e8a2:	60e0      	str	r0, [r4, #12]
 800e8a4:	2104      	movs	r1, #4
 800e8a6:	6860      	ldr	r0, [r4, #4]
 800e8a8:	f7ff ff82 	bl	800e7b0 <std>
 800e8ac:	68a0      	ldr	r0, [r4, #8]
 800e8ae:	2201      	movs	r2, #1
 800e8b0:	2109      	movs	r1, #9
 800e8b2:	f7ff ff7d 	bl	800e7b0 <std>
 800e8b6:	68e0      	ldr	r0, [r4, #12]
 800e8b8:	2202      	movs	r2, #2
 800e8ba:	2112      	movs	r1, #18
 800e8bc:	f7ff ff78 	bl	800e7b0 <std>
 800e8c0:	2301      	movs	r3, #1
 800e8c2:	61a3      	str	r3, [r4, #24]
 800e8c4:	e7d2      	b.n	800e86c <__sinit+0xc>
 800e8c6:	bf00      	nop
 800e8c8:	08013b90 	.word	0x08013b90
 800e8cc:	0800e7f9 	.word	0x0800e7f9

0800e8d0 <__sfp>:
 800e8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e8d2:	4607      	mov	r7, r0
 800e8d4:	f7ff ffac 	bl	800e830 <__sfp_lock_acquire>
 800e8d8:	4b1e      	ldr	r3, [pc, #120]	; (800e954 <__sfp+0x84>)
 800e8da:	681e      	ldr	r6, [r3, #0]
 800e8dc:	69b3      	ldr	r3, [r6, #24]
 800e8de:	b913      	cbnz	r3, 800e8e6 <__sfp+0x16>
 800e8e0:	4630      	mov	r0, r6
 800e8e2:	f7ff ffbd 	bl	800e860 <__sinit>
 800e8e6:	3648      	adds	r6, #72	; 0x48
 800e8e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e8ec:	3b01      	subs	r3, #1
 800e8ee:	d503      	bpl.n	800e8f8 <__sfp+0x28>
 800e8f0:	6833      	ldr	r3, [r6, #0]
 800e8f2:	b30b      	cbz	r3, 800e938 <__sfp+0x68>
 800e8f4:	6836      	ldr	r6, [r6, #0]
 800e8f6:	e7f7      	b.n	800e8e8 <__sfp+0x18>
 800e8f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e8fc:	b9d5      	cbnz	r5, 800e934 <__sfp+0x64>
 800e8fe:	4b16      	ldr	r3, [pc, #88]	; (800e958 <__sfp+0x88>)
 800e900:	60e3      	str	r3, [r4, #12]
 800e902:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e906:	6665      	str	r5, [r4, #100]	; 0x64
 800e908:	f000 f847 	bl	800e99a <__retarget_lock_init_recursive>
 800e90c:	f7ff ff96 	bl	800e83c <__sfp_lock_release>
 800e910:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e914:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e918:	6025      	str	r5, [r4, #0]
 800e91a:	61a5      	str	r5, [r4, #24]
 800e91c:	2208      	movs	r2, #8
 800e91e:	4629      	mov	r1, r5
 800e920:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e924:	f7fd f9fc 	bl	800bd20 <memset>
 800e928:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e92c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e930:	4620      	mov	r0, r4
 800e932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e934:	3468      	adds	r4, #104	; 0x68
 800e936:	e7d9      	b.n	800e8ec <__sfp+0x1c>
 800e938:	2104      	movs	r1, #4
 800e93a:	4638      	mov	r0, r7
 800e93c:	f7ff ff62 	bl	800e804 <__sfmoreglue>
 800e940:	4604      	mov	r4, r0
 800e942:	6030      	str	r0, [r6, #0]
 800e944:	2800      	cmp	r0, #0
 800e946:	d1d5      	bne.n	800e8f4 <__sfp+0x24>
 800e948:	f7ff ff78 	bl	800e83c <__sfp_lock_release>
 800e94c:	230c      	movs	r3, #12
 800e94e:	603b      	str	r3, [r7, #0]
 800e950:	e7ee      	b.n	800e930 <__sfp+0x60>
 800e952:	bf00      	nop
 800e954:	08013b90 	.word	0x08013b90
 800e958:	ffff0001 	.word	0xffff0001

0800e95c <_fwalk_reent>:
 800e95c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e960:	4606      	mov	r6, r0
 800e962:	4688      	mov	r8, r1
 800e964:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e968:	2700      	movs	r7, #0
 800e96a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e96e:	f1b9 0901 	subs.w	r9, r9, #1
 800e972:	d505      	bpl.n	800e980 <_fwalk_reent+0x24>
 800e974:	6824      	ldr	r4, [r4, #0]
 800e976:	2c00      	cmp	r4, #0
 800e978:	d1f7      	bne.n	800e96a <_fwalk_reent+0xe>
 800e97a:	4638      	mov	r0, r7
 800e97c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e980:	89ab      	ldrh	r3, [r5, #12]
 800e982:	2b01      	cmp	r3, #1
 800e984:	d907      	bls.n	800e996 <_fwalk_reent+0x3a>
 800e986:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e98a:	3301      	adds	r3, #1
 800e98c:	d003      	beq.n	800e996 <_fwalk_reent+0x3a>
 800e98e:	4629      	mov	r1, r5
 800e990:	4630      	mov	r0, r6
 800e992:	47c0      	blx	r8
 800e994:	4307      	orrs	r7, r0
 800e996:	3568      	adds	r5, #104	; 0x68
 800e998:	e7e9      	b.n	800e96e <_fwalk_reent+0x12>

0800e99a <__retarget_lock_init_recursive>:
 800e99a:	4770      	bx	lr

0800e99c <__retarget_lock_acquire_recursive>:
 800e99c:	4770      	bx	lr

0800e99e <__retarget_lock_release_recursive>:
 800e99e:	4770      	bx	lr

0800e9a0 <__swhatbuf_r>:
 800e9a0:	b570      	push	{r4, r5, r6, lr}
 800e9a2:	460e      	mov	r6, r1
 800e9a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9a8:	2900      	cmp	r1, #0
 800e9aa:	b096      	sub	sp, #88	; 0x58
 800e9ac:	4614      	mov	r4, r2
 800e9ae:	461d      	mov	r5, r3
 800e9b0:	da07      	bge.n	800e9c2 <__swhatbuf_r+0x22>
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	602b      	str	r3, [r5, #0]
 800e9b6:	89b3      	ldrh	r3, [r6, #12]
 800e9b8:	061a      	lsls	r2, r3, #24
 800e9ba:	d410      	bmi.n	800e9de <__swhatbuf_r+0x3e>
 800e9bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e9c0:	e00e      	b.n	800e9e0 <__swhatbuf_r+0x40>
 800e9c2:	466a      	mov	r2, sp
 800e9c4:	f000 f902 	bl	800ebcc <_fstat_r>
 800e9c8:	2800      	cmp	r0, #0
 800e9ca:	dbf2      	blt.n	800e9b2 <__swhatbuf_r+0x12>
 800e9cc:	9a01      	ldr	r2, [sp, #4]
 800e9ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e9d2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e9d6:	425a      	negs	r2, r3
 800e9d8:	415a      	adcs	r2, r3
 800e9da:	602a      	str	r2, [r5, #0]
 800e9dc:	e7ee      	b.n	800e9bc <__swhatbuf_r+0x1c>
 800e9de:	2340      	movs	r3, #64	; 0x40
 800e9e0:	2000      	movs	r0, #0
 800e9e2:	6023      	str	r3, [r4, #0]
 800e9e4:	b016      	add	sp, #88	; 0x58
 800e9e6:	bd70      	pop	{r4, r5, r6, pc}

0800e9e8 <__smakebuf_r>:
 800e9e8:	898b      	ldrh	r3, [r1, #12]
 800e9ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e9ec:	079d      	lsls	r5, r3, #30
 800e9ee:	4606      	mov	r6, r0
 800e9f0:	460c      	mov	r4, r1
 800e9f2:	d507      	bpl.n	800ea04 <__smakebuf_r+0x1c>
 800e9f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e9f8:	6023      	str	r3, [r4, #0]
 800e9fa:	6123      	str	r3, [r4, #16]
 800e9fc:	2301      	movs	r3, #1
 800e9fe:	6163      	str	r3, [r4, #20]
 800ea00:	b002      	add	sp, #8
 800ea02:	bd70      	pop	{r4, r5, r6, pc}
 800ea04:	ab01      	add	r3, sp, #4
 800ea06:	466a      	mov	r2, sp
 800ea08:	f7ff ffca 	bl	800e9a0 <__swhatbuf_r>
 800ea0c:	9900      	ldr	r1, [sp, #0]
 800ea0e:	4605      	mov	r5, r0
 800ea10:	4630      	mov	r0, r6
 800ea12:	f7ff f987 	bl	800dd24 <_malloc_r>
 800ea16:	b948      	cbnz	r0, 800ea2c <__smakebuf_r+0x44>
 800ea18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea1c:	059a      	lsls	r2, r3, #22
 800ea1e:	d4ef      	bmi.n	800ea00 <__smakebuf_r+0x18>
 800ea20:	f023 0303 	bic.w	r3, r3, #3
 800ea24:	f043 0302 	orr.w	r3, r3, #2
 800ea28:	81a3      	strh	r3, [r4, #12]
 800ea2a:	e7e3      	b.n	800e9f4 <__smakebuf_r+0xc>
 800ea2c:	4b0d      	ldr	r3, [pc, #52]	; (800ea64 <__smakebuf_r+0x7c>)
 800ea2e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ea30:	89a3      	ldrh	r3, [r4, #12]
 800ea32:	6020      	str	r0, [r4, #0]
 800ea34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ea38:	81a3      	strh	r3, [r4, #12]
 800ea3a:	9b00      	ldr	r3, [sp, #0]
 800ea3c:	6163      	str	r3, [r4, #20]
 800ea3e:	9b01      	ldr	r3, [sp, #4]
 800ea40:	6120      	str	r0, [r4, #16]
 800ea42:	b15b      	cbz	r3, 800ea5c <__smakebuf_r+0x74>
 800ea44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea48:	4630      	mov	r0, r6
 800ea4a:	f000 f8d1 	bl	800ebf0 <_isatty_r>
 800ea4e:	b128      	cbz	r0, 800ea5c <__smakebuf_r+0x74>
 800ea50:	89a3      	ldrh	r3, [r4, #12]
 800ea52:	f023 0303 	bic.w	r3, r3, #3
 800ea56:	f043 0301 	orr.w	r3, r3, #1
 800ea5a:	81a3      	strh	r3, [r4, #12]
 800ea5c:	89a0      	ldrh	r0, [r4, #12]
 800ea5e:	4305      	orrs	r5, r0
 800ea60:	81a5      	strh	r5, [r4, #12]
 800ea62:	e7cd      	b.n	800ea00 <__smakebuf_r+0x18>
 800ea64:	0800e7f9 	.word	0x0800e7f9

0800ea68 <_malloc_usable_size_r>:
 800ea68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea6c:	1f18      	subs	r0, r3, #4
 800ea6e:	2b00      	cmp	r3, #0
 800ea70:	bfbc      	itt	lt
 800ea72:	580b      	ldrlt	r3, [r1, r0]
 800ea74:	18c0      	addlt	r0, r0, r3
 800ea76:	4770      	bx	lr

0800ea78 <_raise_r>:
 800ea78:	291f      	cmp	r1, #31
 800ea7a:	b538      	push	{r3, r4, r5, lr}
 800ea7c:	4604      	mov	r4, r0
 800ea7e:	460d      	mov	r5, r1
 800ea80:	d904      	bls.n	800ea8c <_raise_r+0x14>
 800ea82:	2316      	movs	r3, #22
 800ea84:	6003      	str	r3, [r0, #0]
 800ea86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ea8a:	bd38      	pop	{r3, r4, r5, pc}
 800ea8c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ea8e:	b112      	cbz	r2, 800ea96 <_raise_r+0x1e>
 800ea90:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ea94:	b94b      	cbnz	r3, 800eaaa <_raise_r+0x32>
 800ea96:	4620      	mov	r0, r4
 800ea98:	f000 f830 	bl	800eafc <_getpid_r>
 800ea9c:	462a      	mov	r2, r5
 800ea9e:	4601      	mov	r1, r0
 800eaa0:	4620      	mov	r0, r4
 800eaa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eaa6:	f000 b817 	b.w	800ead8 <_kill_r>
 800eaaa:	2b01      	cmp	r3, #1
 800eaac:	d00a      	beq.n	800eac4 <_raise_r+0x4c>
 800eaae:	1c59      	adds	r1, r3, #1
 800eab0:	d103      	bne.n	800eaba <_raise_r+0x42>
 800eab2:	2316      	movs	r3, #22
 800eab4:	6003      	str	r3, [r0, #0]
 800eab6:	2001      	movs	r0, #1
 800eab8:	e7e7      	b.n	800ea8a <_raise_r+0x12>
 800eaba:	2400      	movs	r4, #0
 800eabc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800eac0:	4628      	mov	r0, r5
 800eac2:	4798      	blx	r3
 800eac4:	2000      	movs	r0, #0
 800eac6:	e7e0      	b.n	800ea8a <_raise_r+0x12>

0800eac8 <raise>:
 800eac8:	4b02      	ldr	r3, [pc, #8]	; (800ead4 <raise+0xc>)
 800eaca:	4601      	mov	r1, r0
 800eacc:	6818      	ldr	r0, [r3, #0]
 800eace:	f7ff bfd3 	b.w	800ea78 <_raise_r>
 800ead2:	bf00      	nop
 800ead4:	20000064 	.word	0x20000064

0800ead8 <_kill_r>:
 800ead8:	b538      	push	{r3, r4, r5, lr}
 800eada:	4d07      	ldr	r5, [pc, #28]	; (800eaf8 <_kill_r+0x20>)
 800eadc:	2300      	movs	r3, #0
 800eade:	4604      	mov	r4, r0
 800eae0:	4608      	mov	r0, r1
 800eae2:	4611      	mov	r1, r2
 800eae4:	602b      	str	r3, [r5, #0]
 800eae6:	f7f6 f9d5 	bl	8004e94 <_kill>
 800eaea:	1c43      	adds	r3, r0, #1
 800eaec:	d102      	bne.n	800eaf4 <_kill_r+0x1c>
 800eaee:	682b      	ldr	r3, [r5, #0]
 800eaf0:	b103      	cbz	r3, 800eaf4 <_kill_r+0x1c>
 800eaf2:	6023      	str	r3, [r4, #0]
 800eaf4:	bd38      	pop	{r3, r4, r5, pc}
 800eaf6:	bf00      	nop
 800eaf8:	2000149c 	.word	0x2000149c

0800eafc <_getpid_r>:
 800eafc:	f7f6 b9c2 	b.w	8004e84 <_getpid>

0800eb00 <__sread>:
 800eb00:	b510      	push	{r4, lr}
 800eb02:	460c      	mov	r4, r1
 800eb04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb08:	f000 f894 	bl	800ec34 <_read_r>
 800eb0c:	2800      	cmp	r0, #0
 800eb0e:	bfab      	itete	ge
 800eb10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800eb12:	89a3      	ldrhlt	r3, [r4, #12]
 800eb14:	181b      	addge	r3, r3, r0
 800eb16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800eb1a:	bfac      	ite	ge
 800eb1c:	6563      	strge	r3, [r4, #84]	; 0x54
 800eb1e:	81a3      	strhlt	r3, [r4, #12]
 800eb20:	bd10      	pop	{r4, pc}

0800eb22 <__swrite>:
 800eb22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eb26:	461f      	mov	r7, r3
 800eb28:	898b      	ldrh	r3, [r1, #12]
 800eb2a:	05db      	lsls	r3, r3, #23
 800eb2c:	4605      	mov	r5, r0
 800eb2e:	460c      	mov	r4, r1
 800eb30:	4616      	mov	r6, r2
 800eb32:	d505      	bpl.n	800eb40 <__swrite+0x1e>
 800eb34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb38:	2302      	movs	r3, #2
 800eb3a:	2200      	movs	r2, #0
 800eb3c:	f000 f868 	bl	800ec10 <_lseek_r>
 800eb40:	89a3      	ldrh	r3, [r4, #12]
 800eb42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eb46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eb4a:	81a3      	strh	r3, [r4, #12]
 800eb4c:	4632      	mov	r2, r6
 800eb4e:	463b      	mov	r3, r7
 800eb50:	4628      	mov	r0, r5
 800eb52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eb56:	f000 b817 	b.w	800eb88 <_write_r>

0800eb5a <__sseek>:
 800eb5a:	b510      	push	{r4, lr}
 800eb5c:	460c      	mov	r4, r1
 800eb5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb62:	f000 f855 	bl	800ec10 <_lseek_r>
 800eb66:	1c43      	adds	r3, r0, #1
 800eb68:	89a3      	ldrh	r3, [r4, #12]
 800eb6a:	bf15      	itete	ne
 800eb6c:	6560      	strne	r0, [r4, #84]	; 0x54
 800eb6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800eb72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800eb76:	81a3      	strheq	r3, [r4, #12]
 800eb78:	bf18      	it	ne
 800eb7a:	81a3      	strhne	r3, [r4, #12]
 800eb7c:	bd10      	pop	{r4, pc}

0800eb7e <__sclose>:
 800eb7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eb82:	f000 b813 	b.w	800ebac <_close_r>
	...

0800eb88 <_write_r>:
 800eb88:	b538      	push	{r3, r4, r5, lr}
 800eb8a:	4d07      	ldr	r5, [pc, #28]	; (800eba8 <_write_r+0x20>)
 800eb8c:	4604      	mov	r4, r0
 800eb8e:	4608      	mov	r0, r1
 800eb90:	4611      	mov	r1, r2
 800eb92:	2200      	movs	r2, #0
 800eb94:	602a      	str	r2, [r5, #0]
 800eb96:	461a      	mov	r2, r3
 800eb98:	f7f6 f9b3 	bl	8004f02 <_write>
 800eb9c:	1c43      	adds	r3, r0, #1
 800eb9e:	d102      	bne.n	800eba6 <_write_r+0x1e>
 800eba0:	682b      	ldr	r3, [r5, #0]
 800eba2:	b103      	cbz	r3, 800eba6 <_write_r+0x1e>
 800eba4:	6023      	str	r3, [r4, #0]
 800eba6:	bd38      	pop	{r3, r4, r5, pc}
 800eba8:	2000149c 	.word	0x2000149c

0800ebac <_close_r>:
 800ebac:	b538      	push	{r3, r4, r5, lr}
 800ebae:	4d06      	ldr	r5, [pc, #24]	; (800ebc8 <_close_r+0x1c>)
 800ebb0:	2300      	movs	r3, #0
 800ebb2:	4604      	mov	r4, r0
 800ebb4:	4608      	mov	r0, r1
 800ebb6:	602b      	str	r3, [r5, #0]
 800ebb8:	f7f6 f9bf 	bl	8004f3a <_close>
 800ebbc:	1c43      	adds	r3, r0, #1
 800ebbe:	d102      	bne.n	800ebc6 <_close_r+0x1a>
 800ebc0:	682b      	ldr	r3, [r5, #0]
 800ebc2:	b103      	cbz	r3, 800ebc6 <_close_r+0x1a>
 800ebc4:	6023      	str	r3, [r4, #0]
 800ebc6:	bd38      	pop	{r3, r4, r5, pc}
 800ebc8:	2000149c 	.word	0x2000149c

0800ebcc <_fstat_r>:
 800ebcc:	b538      	push	{r3, r4, r5, lr}
 800ebce:	4d07      	ldr	r5, [pc, #28]	; (800ebec <_fstat_r+0x20>)
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	4608      	mov	r0, r1
 800ebd6:	4611      	mov	r1, r2
 800ebd8:	602b      	str	r3, [r5, #0]
 800ebda:	f7f6 f9ba 	bl	8004f52 <_fstat>
 800ebde:	1c43      	adds	r3, r0, #1
 800ebe0:	d102      	bne.n	800ebe8 <_fstat_r+0x1c>
 800ebe2:	682b      	ldr	r3, [r5, #0]
 800ebe4:	b103      	cbz	r3, 800ebe8 <_fstat_r+0x1c>
 800ebe6:	6023      	str	r3, [r4, #0]
 800ebe8:	bd38      	pop	{r3, r4, r5, pc}
 800ebea:	bf00      	nop
 800ebec:	2000149c 	.word	0x2000149c

0800ebf0 <_isatty_r>:
 800ebf0:	b538      	push	{r3, r4, r5, lr}
 800ebf2:	4d06      	ldr	r5, [pc, #24]	; (800ec0c <_isatty_r+0x1c>)
 800ebf4:	2300      	movs	r3, #0
 800ebf6:	4604      	mov	r4, r0
 800ebf8:	4608      	mov	r0, r1
 800ebfa:	602b      	str	r3, [r5, #0]
 800ebfc:	f7f6 f9b9 	bl	8004f72 <_isatty>
 800ec00:	1c43      	adds	r3, r0, #1
 800ec02:	d102      	bne.n	800ec0a <_isatty_r+0x1a>
 800ec04:	682b      	ldr	r3, [r5, #0]
 800ec06:	b103      	cbz	r3, 800ec0a <_isatty_r+0x1a>
 800ec08:	6023      	str	r3, [r4, #0]
 800ec0a:	bd38      	pop	{r3, r4, r5, pc}
 800ec0c:	2000149c 	.word	0x2000149c

0800ec10 <_lseek_r>:
 800ec10:	b538      	push	{r3, r4, r5, lr}
 800ec12:	4d07      	ldr	r5, [pc, #28]	; (800ec30 <_lseek_r+0x20>)
 800ec14:	4604      	mov	r4, r0
 800ec16:	4608      	mov	r0, r1
 800ec18:	4611      	mov	r1, r2
 800ec1a:	2200      	movs	r2, #0
 800ec1c:	602a      	str	r2, [r5, #0]
 800ec1e:	461a      	mov	r2, r3
 800ec20:	f7f6 f9b2 	bl	8004f88 <_lseek>
 800ec24:	1c43      	adds	r3, r0, #1
 800ec26:	d102      	bne.n	800ec2e <_lseek_r+0x1e>
 800ec28:	682b      	ldr	r3, [r5, #0]
 800ec2a:	b103      	cbz	r3, 800ec2e <_lseek_r+0x1e>
 800ec2c:	6023      	str	r3, [r4, #0]
 800ec2e:	bd38      	pop	{r3, r4, r5, pc}
 800ec30:	2000149c 	.word	0x2000149c

0800ec34 <_read_r>:
 800ec34:	b538      	push	{r3, r4, r5, lr}
 800ec36:	4d07      	ldr	r5, [pc, #28]	; (800ec54 <_read_r+0x20>)
 800ec38:	4604      	mov	r4, r0
 800ec3a:	4608      	mov	r0, r1
 800ec3c:	4611      	mov	r1, r2
 800ec3e:	2200      	movs	r2, #0
 800ec40:	602a      	str	r2, [r5, #0]
 800ec42:	461a      	mov	r2, r3
 800ec44:	f7f6 f940 	bl	8004ec8 <_read>
 800ec48:	1c43      	adds	r3, r0, #1
 800ec4a:	d102      	bne.n	800ec52 <_read_r+0x1e>
 800ec4c:	682b      	ldr	r3, [r5, #0]
 800ec4e:	b103      	cbz	r3, 800ec52 <_read_r+0x1e>
 800ec50:	6023      	str	r3, [r4, #0]
 800ec52:	bd38      	pop	{r3, r4, r5, pc}
 800ec54:	2000149c 	.word	0x2000149c

0800ec58 <pow>:
 800ec58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec5c:	ec59 8b10 	vmov	r8, r9, d0
 800ec60:	ec57 6b11 	vmov	r6, r7, d1
 800ec64:	f000 f8a8 	bl	800edb8 <__ieee754_pow>
 800ec68:	4b4e      	ldr	r3, [pc, #312]	; (800eda4 <pow+0x14c>)
 800ec6a:	f993 3000 	ldrsb.w	r3, [r3]
 800ec6e:	3301      	adds	r3, #1
 800ec70:	ec55 4b10 	vmov	r4, r5, d0
 800ec74:	d015      	beq.n	800eca2 <pow+0x4a>
 800ec76:	4632      	mov	r2, r6
 800ec78:	463b      	mov	r3, r7
 800ec7a:	4630      	mov	r0, r6
 800ec7c:	4639      	mov	r1, r7
 800ec7e:	f7f1 ff5d 	bl	8000b3c <__aeabi_dcmpun>
 800ec82:	b970      	cbnz	r0, 800eca2 <pow+0x4a>
 800ec84:	4642      	mov	r2, r8
 800ec86:	464b      	mov	r3, r9
 800ec88:	4640      	mov	r0, r8
 800ec8a:	4649      	mov	r1, r9
 800ec8c:	f7f1 ff56 	bl	8000b3c <__aeabi_dcmpun>
 800ec90:	2200      	movs	r2, #0
 800ec92:	2300      	movs	r3, #0
 800ec94:	b148      	cbz	r0, 800ecaa <pow+0x52>
 800ec96:	4630      	mov	r0, r6
 800ec98:	4639      	mov	r1, r7
 800ec9a:	f7f1 ff1d 	bl	8000ad8 <__aeabi_dcmpeq>
 800ec9e:	2800      	cmp	r0, #0
 800eca0:	d17d      	bne.n	800ed9e <pow+0x146>
 800eca2:	ec45 4b10 	vmov	d0, r4, r5
 800eca6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ecaa:	4640      	mov	r0, r8
 800ecac:	4649      	mov	r1, r9
 800ecae:	f7f1 ff13 	bl	8000ad8 <__aeabi_dcmpeq>
 800ecb2:	b1e0      	cbz	r0, 800ecee <pow+0x96>
 800ecb4:	2200      	movs	r2, #0
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	4630      	mov	r0, r6
 800ecba:	4639      	mov	r1, r7
 800ecbc:	f7f1 ff0c 	bl	8000ad8 <__aeabi_dcmpeq>
 800ecc0:	2800      	cmp	r0, #0
 800ecc2:	d16c      	bne.n	800ed9e <pow+0x146>
 800ecc4:	ec47 6b10 	vmov	d0, r6, r7
 800ecc8:	f000 fe55 	bl	800f976 <finite>
 800eccc:	2800      	cmp	r0, #0
 800ecce:	d0e8      	beq.n	800eca2 <pow+0x4a>
 800ecd0:	2200      	movs	r2, #0
 800ecd2:	2300      	movs	r3, #0
 800ecd4:	4630      	mov	r0, r6
 800ecd6:	4639      	mov	r1, r7
 800ecd8:	f7f1 ff08 	bl	8000aec <__aeabi_dcmplt>
 800ecdc:	2800      	cmp	r0, #0
 800ecde:	d0e0      	beq.n	800eca2 <pow+0x4a>
 800ece0:	f7fc ffe6 	bl	800bcb0 <__errno>
 800ece4:	2321      	movs	r3, #33	; 0x21
 800ece6:	6003      	str	r3, [r0, #0]
 800ece8:	2400      	movs	r4, #0
 800ecea:	4d2f      	ldr	r5, [pc, #188]	; (800eda8 <pow+0x150>)
 800ecec:	e7d9      	b.n	800eca2 <pow+0x4a>
 800ecee:	ec45 4b10 	vmov	d0, r4, r5
 800ecf2:	f000 fe40 	bl	800f976 <finite>
 800ecf6:	bbb8      	cbnz	r0, 800ed68 <pow+0x110>
 800ecf8:	ec49 8b10 	vmov	d0, r8, r9
 800ecfc:	f000 fe3b 	bl	800f976 <finite>
 800ed00:	b390      	cbz	r0, 800ed68 <pow+0x110>
 800ed02:	ec47 6b10 	vmov	d0, r6, r7
 800ed06:	f000 fe36 	bl	800f976 <finite>
 800ed0a:	b368      	cbz	r0, 800ed68 <pow+0x110>
 800ed0c:	4622      	mov	r2, r4
 800ed0e:	462b      	mov	r3, r5
 800ed10:	4620      	mov	r0, r4
 800ed12:	4629      	mov	r1, r5
 800ed14:	f7f1 ff12 	bl	8000b3c <__aeabi_dcmpun>
 800ed18:	b160      	cbz	r0, 800ed34 <pow+0xdc>
 800ed1a:	f7fc ffc9 	bl	800bcb0 <__errno>
 800ed1e:	2321      	movs	r3, #33	; 0x21
 800ed20:	6003      	str	r3, [r0, #0]
 800ed22:	2200      	movs	r2, #0
 800ed24:	2300      	movs	r3, #0
 800ed26:	4610      	mov	r0, r2
 800ed28:	4619      	mov	r1, r3
 800ed2a:	f7f1 fd97 	bl	800085c <__aeabi_ddiv>
 800ed2e:	4604      	mov	r4, r0
 800ed30:	460d      	mov	r5, r1
 800ed32:	e7b6      	b.n	800eca2 <pow+0x4a>
 800ed34:	f7fc ffbc 	bl	800bcb0 <__errno>
 800ed38:	2322      	movs	r3, #34	; 0x22
 800ed3a:	6003      	str	r3, [r0, #0]
 800ed3c:	2200      	movs	r2, #0
 800ed3e:	2300      	movs	r3, #0
 800ed40:	4640      	mov	r0, r8
 800ed42:	4649      	mov	r1, r9
 800ed44:	f7f1 fed2 	bl	8000aec <__aeabi_dcmplt>
 800ed48:	2400      	movs	r4, #0
 800ed4a:	b158      	cbz	r0, 800ed64 <pow+0x10c>
 800ed4c:	ec47 6b10 	vmov	d0, r6, r7
 800ed50:	f000 fe26 	bl	800f9a0 <rint>
 800ed54:	4632      	mov	r2, r6
 800ed56:	ec51 0b10 	vmov	r0, r1, d0
 800ed5a:	463b      	mov	r3, r7
 800ed5c:	f7f1 febc 	bl	8000ad8 <__aeabi_dcmpeq>
 800ed60:	2800      	cmp	r0, #0
 800ed62:	d0c2      	beq.n	800ecea <pow+0x92>
 800ed64:	4d11      	ldr	r5, [pc, #68]	; (800edac <pow+0x154>)
 800ed66:	e79c      	b.n	800eca2 <pow+0x4a>
 800ed68:	2200      	movs	r2, #0
 800ed6a:	2300      	movs	r3, #0
 800ed6c:	4620      	mov	r0, r4
 800ed6e:	4629      	mov	r1, r5
 800ed70:	f7f1 feb2 	bl	8000ad8 <__aeabi_dcmpeq>
 800ed74:	2800      	cmp	r0, #0
 800ed76:	d094      	beq.n	800eca2 <pow+0x4a>
 800ed78:	ec49 8b10 	vmov	d0, r8, r9
 800ed7c:	f000 fdfb 	bl	800f976 <finite>
 800ed80:	2800      	cmp	r0, #0
 800ed82:	d08e      	beq.n	800eca2 <pow+0x4a>
 800ed84:	ec47 6b10 	vmov	d0, r6, r7
 800ed88:	f000 fdf5 	bl	800f976 <finite>
 800ed8c:	2800      	cmp	r0, #0
 800ed8e:	d088      	beq.n	800eca2 <pow+0x4a>
 800ed90:	f7fc ff8e 	bl	800bcb0 <__errno>
 800ed94:	2322      	movs	r3, #34	; 0x22
 800ed96:	6003      	str	r3, [r0, #0]
 800ed98:	2400      	movs	r4, #0
 800ed9a:	2500      	movs	r5, #0
 800ed9c:	e781      	b.n	800eca2 <pow+0x4a>
 800ed9e:	4d04      	ldr	r5, [pc, #16]	; (800edb0 <pow+0x158>)
 800eda0:	2400      	movs	r4, #0
 800eda2:	e77e      	b.n	800eca2 <pow+0x4a>
 800eda4:	20000234 	.word	0x20000234
 800eda8:	fff00000 	.word	0xfff00000
 800edac:	7ff00000 	.word	0x7ff00000
 800edb0:	3ff00000 	.word	0x3ff00000
 800edb4:	00000000 	.word	0x00000000

0800edb8 <__ieee754_pow>:
 800edb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edbc:	ed2d 8b06 	vpush	{d8-d10}
 800edc0:	b08d      	sub	sp, #52	; 0x34
 800edc2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800edc6:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 800edca:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 800edce:	ea56 0100 	orrs.w	r1, r6, r0
 800edd2:	ec53 2b10 	vmov	r2, r3, d0
 800edd6:	f000 84d1 	beq.w	800f77c <__ieee754_pow+0x9c4>
 800edda:	497f      	ldr	r1, [pc, #508]	; (800efd8 <__ieee754_pow+0x220>)
 800eddc:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800ede0:	428c      	cmp	r4, r1
 800ede2:	ee10 8a10 	vmov	r8, s0
 800ede6:	4699      	mov	r9, r3
 800ede8:	dc09      	bgt.n	800edfe <__ieee754_pow+0x46>
 800edea:	d103      	bne.n	800edf4 <__ieee754_pow+0x3c>
 800edec:	b97a      	cbnz	r2, 800ee0e <__ieee754_pow+0x56>
 800edee:	42a6      	cmp	r6, r4
 800edf0:	dd02      	ble.n	800edf8 <__ieee754_pow+0x40>
 800edf2:	e00c      	b.n	800ee0e <__ieee754_pow+0x56>
 800edf4:	428e      	cmp	r6, r1
 800edf6:	dc02      	bgt.n	800edfe <__ieee754_pow+0x46>
 800edf8:	428e      	cmp	r6, r1
 800edfa:	d110      	bne.n	800ee1e <__ieee754_pow+0x66>
 800edfc:	b178      	cbz	r0, 800ee1e <__ieee754_pow+0x66>
 800edfe:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ee02:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ee06:	ea54 0308 	orrs.w	r3, r4, r8
 800ee0a:	f000 84b7 	beq.w	800f77c <__ieee754_pow+0x9c4>
 800ee0e:	4873      	ldr	r0, [pc, #460]	; (800efdc <__ieee754_pow+0x224>)
 800ee10:	b00d      	add	sp, #52	; 0x34
 800ee12:	ecbd 8b06 	vpop	{d8-d10}
 800ee16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee1a:	f000 bdb9 	b.w	800f990 <nan>
 800ee1e:	f1b9 0f00 	cmp.w	r9, #0
 800ee22:	da36      	bge.n	800ee92 <__ieee754_pow+0xda>
 800ee24:	496e      	ldr	r1, [pc, #440]	; (800efe0 <__ieee754_pow+0x228>)
 800ee26:	428e      	cmp	r6, r1
 800ee28:	dc51      	bgt.n	800eece <__ieee754_pow+0x116>
 800ee2a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 800ee2e:	428e      	cmp	r6, r1
 800ee30:	f340 84af 	ble.w	800f792 <__ieee754_pow+0x9da>
 800ee34:	1531      	asrs	r1, r6, #20
 800ee36:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800ee3a:	2914      	cmp	r1, #20
 800ee3c:	dd0f      	ble.n	800ee5e <__ieee754_pow+0xa6>
 800ee3e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 800ee42:	fa20 fc01 	lsr.w	ip, r0, r1
 800ee46:	fa0c f101 	lsl.w	r1, ip, r1
 800ee4a:	4281      	cmp	r1, r0
 800ee4c:	f040 84a1 	bne.w	800f792 <__ieee754_pow+0x9da>
 800ee50:	f00c 0c01 	and.w	ip, ip, #1
 800ee54:	f1cc 0102 	rsb	r1, ip, #2
 800ee58:	9100      	str	r1, [sp, #0]
 800ee5a:	b180      	cbz	r0, 800ee7e <__ieee754_pow+0xc6>
 800ee5c:	e059      	b.n	800ef12 <__ieee754_pow+0x15a>
 800ee5e:	2800      	cmp	r0, #0
 800ee60:	d155      	bne.n	800ef0e <__ieee754_pow+0x156>
 800ee62:	f1c1 0114 	rsb	r1, r1, #20
 800ee66:	fa46 fc01 	asr.w	ip, r6, r1
 800ee6a:	fa0c f101 	lsl.w	r1, ip, r1
 800ee6e:	42b1      	cmp	r1, r6
 800ee70:	f040 848c 	bne.w	800f78c <__ieee754_pow+0x9d4>
 800ee74:	f00c 0c01 	and.w	ip, ip, #1
 800ee78:	f1cc 0102 	rsb	r1, ip, #2
 800ee7c:	9100      	str	r1, [sp, #0]
 800ee7e:	4959      	ldr	r1, [pc, #356]	; (800efe4 <__ieee754_pow+0x22c>)
 800ee80:	428e      	cmp	r6, r1
 800ee82:	d12d      	bne.n	800eee0 <__ieee754_pow+0x128>
 800ee84:	2f00      	cmp	r7, #0
 800ee86:	da79      	bge.n	800ef7c <__ieee754_pow+0x1c4>
 800ee88:	4956      	ldr	r1, [pc, #344]	; (800efe4 <__ieee754_pow+0x22c>)
 800ee8a:	2000      	movs	r0, #0
 800ee8c:	f7f1 fce6 	bl	800085c <__aeabi_ddiv>
 800ee90:	e016      	b.n	800eec0 <__ieee754_pow+0x108>
 800ee92:	2100      	movs	r1, #0
 800ee94:	9100      	str	r1, [sp, #0]
 800ee96:	2800      	cmp	r0, #0
 800ee98:	d13b      	bne.n	800ef12 <__ieee754_pow+0x15a>
 800ee9a:	494f      	ldr	r1, [pc, #316]	; (800efd8 <__ieee754_pow+0x220>)
 800ee9c:	428e      	cmp	r6, r1
 800ee9e:	d1ee      	bne.n	800ee7e <__ieee754_pow+0xc6>
 800eea0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800eea4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800eea8:	ea53 0308 	orrs.w	r3, r3, r8
 800eeac:	f000 8466 	beq.w	800f77c <__ieee754_pow+0x9c4>
 800eeb0:	4b4d      	ldr	r3, [pc, #308]	; (800efe8 <__ieee754_pow+0x230>)
 800eeb2:	429c      	cmp	r4, r3
 800eeb4:	dd0d      	ble.n	800eed2 <__ieee754_pow+0x11a>
 800eeb6:	2f00      	cmp	r7, #0
 800eeb8:	f280 8464 	bge.w	800f784 <__ieee754_pow+0x9cc>
 800eebc:	2000      	movs	r0, #0
 800eebe:	2100      	movs	r1, #0
 800eec0:	ec41 0b10 	vmov	d0, r0, r1
 800eec4:	b00d      	add	sp, #52	; 0x34
 800eec6:	ecbd 8b06 	vpop	{d8-d10}
 800eeca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eece:	2102      	movs	r1, #2
 800eed0:	e7e0      	b.n	800ee94 <__ieee754_pow+0xdc>
 800eed2:	2f00      	cmp	r7, #0
 800eed4:	daf2      	bge.n	800eebc <__ieee754_pow+0x104>
 800eed6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 800eeda:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800eede:	e7ef      	b.n	800eec0 <__ieee754_pow+0x108>
 800eee0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 800eee4:	d104      	bne.n	800eef0 <__ieee754_pow+0x138>
 800eee6:	4610      	mov	r0, r2
 800eee8:	4619      	mov	r1, r3
 800eeea:	f7f1 fb8d 	bl	8000608 <__aeabi_dmul>
 800eeee:	e7e7      	b.n	800eec0 <__ieee754_pow+0x108>
 800eef0:	493e      	ldr	r1, [pc, #248]	; (800efec <__ieee754_pow+0x234>)
 800eef2:	428f      	cmp	r7, r1
 800eef4:	d10d      	bne.n	800ef12 <__ieee754_pow+0x15a>
 800eef6:	f1b9 0f00 	cmp.w	r9, #0
 800eefa:	db0a      	blt.n	800ef12 <__ieee754_pow+0x15a>
 800eefc:	ec43 2b10 	vmov	d0, r2, r3
 800ef00:	b00d      	add	sp, #52	; 0x34
 800ef02:	ecbd 8b06 	vpop	{d8-d10}
 800ef06:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef0a:	f000 bc77 	b.w	800f7fc <__ieee754_sqrt>
 800ef0e:	2100      	movs	r1, #0
 800ef10:	9100      	str	r1, [sp, #0]
 800ef12:	ec43 2b10 	vmov	d0, r2, r3
 800ef16:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ef1a:	f000 fd23 	bl	800f964 <fabs>
 800ef1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef22:	ec51 0b10 	vmov	r0, r1, d0
 800ef26:	f1b8 0f00 	cmp.w	r8, #0
 800ef2a:	d12a      	bne.n	800ef82 <__ieee754_pow+0x1ca>
 800ef2c:	b12c      	cbz	r4, 800ef3a <__ieee754_pow+0x182>
 800ef2e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 800efe4 <__ieee754_pow+0x22c>
 800ef32:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 800ef36:	45e6      	cmp	lr, ip
 800ef38:	d123      	bne.n	800ef82 <__ieee754_pow+0x1ca>
 800ef3a:	2f00      	cmp	r7, #0
 800ef3c:	da05      	bge.n	800ef4a <__ieee754_pow+0x192>
 800ef3e:	4602      	mov	r2, r0
 800ef40:	460b      	mov	r3, r1
 800ef42:	2000      	movs	r0, #0
 800ef44:	4927      	ldr	r1, [pc, #156]	; (800efe4 <__ieee754_pow+0x22c>)
 800ef46:	f7f1 fc89 	bl	800085c <__aeabi_ddiv>
 800ef4a:	f1b9 0f00 	cmp.w	r9, #0
 800ef4e:	dab7      	bge.n	800eec0 <__ieee754_pow+0x108>
 800ef50:	9b00      	ldr	r3, [sp, #0]
 800ef52:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ef56:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ef5a:	4323      	orrs	r3, r4
 800ef5c:	d108      	bne.n	800ef70 <__ieee754_pow+0x1b8>
 800ef5e:	4602      	mov	r2, r0
 800ef60:	460b      	mov	r3, r1
 800ef62:	4610      	mov	r0, r2
 800ef64:	4619      	mov	r1, r3
 800ef66:	f7f1 f997 	bl	8000298 <__aeabi_dsub>
 800ef6a:	4602      	mov	r2, r0
 800ef6c:	460b      	mov	r3, r1
 800ef6e:	e78d      	b.n	800ee8c <__ieee754_pow+0xd4>
 800ef70:	9b00      	ldr	r3, [sp, #0]
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	d1a4      	bne.n	800eec0 <__ieee754_pow+0x108>
 800ef76:	4602      	mov	r2, r0
 800ef78:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ef7c:	4610      	mov	r0, r2
 800ef7e:	4619      	mov	r1, r3
 800ef80:	e79e      	b.n	800eec0 <__ieee754_pow+0x108>
 800ef82:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 800ef86:	f10c 35ff 	add.w	r5, ip, #4294967295	; 0xffffffff
 800ef8a:	950a      	str	r5, [sp, #40]	; 0x28
 800ef8c:	9d00      	ldr	r5, [sp, #0]
 800ef8e:	46ac      	mov	ip, r5
 800ef90:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ef92:	ea5c 0505 	orrs.w	r5, ip, r5
 800ef96:	d0e4      	beq.n	800ef62 <__ieee754_pow+0x1aa>
 800ef98:	4b15      	ldr	r3, [pc, #84]	; (800eff0 <__ieee754_pow+0x238>)
 800ef9a:	429e      	cmp	r6, r3
 800ef9c:	f340 80fc 	ble.w	800f198 <__ieee754_pow+0x3e0>
 800efa0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800efa4:	429e      	cmp	r6, r3
 800efa6:	4b10      	ldr	r3, [pc, #64]	; (800efe8 <__ieee754_pow+0x230>)
 800efa8:	dd07      	ble.n	800efba <__ieee754_pow+0x202>
 800efaa:	429c      	cmp	r4, r3
 800efac:	dc0a      	bgt.n	800efc4 <__ieee754_pow+0x20c>
 800efae:	2f00      	cmp	r7, #0
 800efb0:	da84      	bge.n	800eebc <__ieee754_pow+0x104>
 800efb2:	a307      	add	r3, pc, #28	; (adr r3, 800efd0 <__ieee754_pow+0x218>)
 800efb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb8:	e795      	b.n	800eee6 <__ieee754_pow+0x12e>
 800efba:	429c      	cmp	r4, r3
 800efbc:	dbf7      	blt.n	800efae <__ieee754_pow+0x1f6>
 800efbe:	4b09      	ldr	r3, [pc, #36]	; (800efe4 <__ieee754_pow+0x22c>)
 800efc0:	429c      	cmp	r4, r3
 800efc2:	dd17      	ble.n	800eff4 <__ieee754_pow+0x23c>
 800efc4:	2f00      	cmp	r7, #0
 800efc6:	dcf4      	bgt.n	800efb2 <__ieee754_pow+0x1fa>
 800efc8:	e778      	b.n	800eebc <__ieee754_pow+0x104>
 800efca:	bf00      	nop
 800efcc:	f3af 8000 	nop.w
 800efd0:	8800759c 	.word	0x8800759c
 800efd4:	7e37e43c 	.word	0x7e37e43c
 800efd8:	7ff00000 	.word	0x7ff00000
 800efdc:	08013f08 	.word	0x08013f08
 800efe0:	433fffff 	.word	0x433fffff
 800efe4:	3ff00000 	.word	0x3ff00000
 800efe8:	3fefffff 	.word	0x3fefffff
 800efec:	3fe00000 	.word	0x3fe00000
 800eff0:	41e00000 	.word	0x41e00000
 800eff4:	4b64      	ldr	r3, [pc, #400]	; (800f188 <__ieee754_pow+0x3d0>)
 800eff6:	2200      	movs	r2, #0
 800eff8:	f7f1 f94e 	bl	8000298 <__aeabi_dsub>
 800effc:	a356      	add	r3, pc, #344	; (adr r3, 800f158 <__ieee754_pow+0x3a0>)
 800effe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f002:	4604      	mov	r4, r0
 800f004:	460d      	mov	r5, r1
 800f006:	f7f1 faff 	bl	8000608 <__aeabi_dmul>
 800f00a:	a355      	add	r3, pc, #340	; (adr r3, 800f160 <__ieee754_pow+0x3a8>)
 800f00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f010:	4606      	mov	r6, r0
 800f012:	460f      	mov	r7, r1
 800f014:	4620      	mov	r0, r4
 800f016:	4629      	mov	r1, r5
 800f018:	f7f1 faf6 	bl	8000608 <__aeabi_dmul>
 800f01c:	4b5b      	ldr	r3, [pc, #364]	; (800f18c <__ieee754_pow+0x3d4>)
 800f01e:	4682      	mov	sl, r0
 800f020:	468b      	mov	fp, r1
 800f022:	2200      	movs	r2, #0
 800f024:	4620      	mov	r0, r4
 800f026:	4629      	mov	r1, r5
 800f028:	f7f1 faee 	bl	8000608 <__aeabi_dmul>
 800f02c:	4602      	mov	r2, r0
 800f02e:	460b      	mov	r3, r1
 800f030:	a14d      	add	r1, pc, #308	; (adr r1, 800f168 <__ieee754_pow+0x3b0>)
 800f032:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f036:	f7f1 f92f 	bl	8000298 <__aeabi_dsub>
 800f03a:	4622      	mov	r2, r4
 800f03c:	462b      	mov	r3, r5
 800f03e:	f7f1 fae3 	bl	8000608 <__aeabi_dmul>
 800f042:	4602      	mov	r2, r0
 800f044:	460b      	mov	r3, r1
 800f046:	2000      	movs	r0, #0
 800f048:	4951      	ldr	r1, [pc, #324]	; (800f190 <__ieee754_pow+0x3d8>)
 800f04a:	f7f1 f925 	bl	8000298 <__aeabi_dsub>
 800f04e:	4622      	mov	r2, r4
 800f050:	4680      	mov	r8, r0
 800f052:	4689      	mov	r9, r1
 800f054:	462b      	mov	r3, r5
 800f056:	4620      	mov	r0, r4
 800f058:	4629      	mov	r1, r5
 800f05a:	f7f1 fad5 	bl	8000608 <__aeabi_dmul>
 800f05e:	4602      	mov	r2, r0
 800f060:	460b      	mov	r3, r1
 800f062:	4640      	mov	r0, r8
 800f064:	4649      	mov	r1, r9
 800f066:	f7f1 facf 	bl	8000608 <__aeabi_dmul>
 800f06a:	a341      	add	r3, pc, #260	; (adr r3, 800f170 <__ieee754_pow+0x3b8>)
 800f06c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f070:	f7f1 faca 	bl	8000608 <__aeabi_dmul>
 800f074:	4602      	mov	r2, r0
 800f076:	460b      	mov	r3, r1
 800f078:	4650      	mov	r0, sl
 800f07a:	4659      	mov	r1, fp
 800f07c:	f7f1 f90c 	bl	8000298 <__aeabi_dsub>
 800f080:	4602      	mov	r2, r0
 800f082:	460b      	mov	r3, r1
 800f084:	4680      	mov	r8, r0
 800f086:	4689      	mov	r9, r1
 800f088:	4630      	mov	r0, r6
 800f08a:	4639      	mov	r1, r7
 800f08c:	f7f1 f906 	bl	800029c <__adddf3>
 800f090:	2400      	movs	r4, #0
 800f092:	4632      	mov	r2, r6
 800f094:	463b      	mov	r3, r7
 800f096:	4620      	mov	r0, r4
 800f098:	460d      	mov	r5, r1
 800f09a:	f7f1 f8fd 	bl	8000298 <__aeabi_dsub>
 800f09e:	4602      	mov	r2, r0
 800f0a0:	460b      	mov	r3, r1
 800f0a2:	4640      	mov	r0, r8
 800f0a4:	4649      	mov	r1, r9
 800f0a6:	f7f1 f8f7 	bl	8000298 <__aeabi_dsub>
 800f0aa:	9b00      	ldr	r3, [sp, #0]
 800f0ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f0ae:	3b01      	subs	r3, #1
 800f0b0:	4313      	orrs	r3, r2
 800f0b2:	4682      	mov	sl, r0
 800f0b4:	468b      	mov	fp, r1
 800f0b6:	f040 81f1 	bne.w	800f49c <__ieee754_pow+0x6e4>
 800f0ba:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 800f178 <__ieee754_pow+0x3c0>
 800f0be:	eeb0 8a47 	vmov.f32	s16, s14
 800f0c2:	eef0 8a67 	vmov.f32	s17, s15
 800f0c6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f0ca:	2600      	movs	r6, #0
 800f0cc:	4632      	mov	r2, r6
 800f0ce:	463b      	mov	r3, r7
 800f0d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0d4:	f7f1 f8e0 	bl	8000298 <__aeabi_dsub>
 800f0d8:	4622      	mov	r2, r4
 800f0da:	462b      	mov	r3, r5
 800f0dc:	f7f1 fa94 	bl	8000608 <__aeabi_dmul>
 800f0e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f0e4:	4680      	mov	r8, r0
 800f0e6:	4689      	mov	r9, r1
 800f0e8:	4650      	mov	r0, sl
 800f0ea:	4659      	mov	r1, fp
 800f0ec:	f7f1 fa8c 	bl	8000608 <__aeabi_dmul>
 800f0f0:	4602      	mov	r2, r0
 800f0f2:	460b      	mov	r3, r1
 800f0f4:	4640      	mov	r0, r8
 800f0f6:	4649      	mov	r1, r9
 800f0f8:	f7f1 f8d0 	bl	800029c <__adddf3>
 800f0fc:	4632      	mov	r2, r6
 800f0fe:	463b      	mov	r3, r7
 800f100:	4680      	mov	r8, r0
 800f102:	4689      	mov	r9, r1
 800f104:	4620      	mov	r0, r4
 800f106:	4629      	mov	r1, r5
 800f108:	f7f1 fa7e 	bl	8000608 <__aeabi_dmul>
 800f10c:	460b      	mov	r3, r1
 800f10e:	4604      	mov	r4, r0
 800f110:	460d      	mov	r5, r1
 800f112:	4602      	mov	r2, r0
 800f114:	4649      	mov	r1, r9
 800f116:	4640      	mov	r0, r8
 800f118:	f7f1 f8c0 	bl	800029c <__adddf3>
 800f11c:	4b1d      	ldr	r3, [pc, #116]	; (800f194 <__ieee754_pow+0x3dc>)
 800f11e:	4299      	cmp	r1, r3
 800f120:	ec45 4b19 	vmov	d9, r4, r5
 800f124:	4606      	mov	r6, r0
 800f126:	460f      	mov	r7, r1
 800f128:	468b      	mov	fp, r1
 800f12a:	f340 82fe 	ble.w	800f72a <__ieee754_pow+0x972>
 800f12e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f132:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f136:	4303      	orrs	r3, r0
 800f138:	f000 81f0 	beq.w	800f51c <__ieee754_pow+0x764>
 800f13c:	a310      	add	r3, pc, #64	; (adr r3, 800f180 <__ieee754_pow+0x3c8>)
 800f13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f142:	ec51 0b18 	vmov	r0, r1, d8
 800f146:	f7f1 fa5f 	bl	8000608 <__aeabi_dmul>
 800f14a:	a30d      	add	r3, pc, #52	; (adr r3, 800f180 <__ieee754_pow+0x3c8>)
 800f14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f150:	e6cb      	b.n	800eeea <__ieee754_pow+0x132>
 800f152:	bf00      	nop
 800f154:	f3af 8000 	nop.w
 800f158:	60000000 	.word	0x60000000
 800f15c:	3ff71547 	.word	0x3ff71547
 800f160:	f85ddf44 	.word	0xf85ddf44
 800f164:	3e54ae0b 	.word	0x3e54ae0b
 800f168:	55555555 	.word	0x55555555
 800f16c:	3fd55555 	.word	0x3fd55555
 800f170:	652b82fe 	.word	0x652b82fe
 800f174:	3ff71547 	.word	0x3ff71547
 800f178:	00000000 	.word	0x00000000
 800f17c:	bff00000 	.word	0xbff00000
 800f180:	8800759c 	.word	0x8800759c
 800f184:	7e37e43c 	.word	0x7e37e43c
 800f188:	3ff00000 	.word	0x3ff00000
 800f18c:	3fd00000 	.word	0x3fd00000
 800f190:	3fe00000 	.word	0x3fe00000
 800f194:	408fffff 	.word	0x408fffff
 800f198:	4bd7      	ldr	r3, [pc, #860]	; (800f4f8 <__ieee754_pow+0x740>)
 800f19a:	ea03 0309 	and.w	r3, r3, r9
 800f19e:	2200      	movs	r2, #0
 800f1a0:	b92b      	cbnz	r3, 800f1ae <__ieee754_pow+0x3f6>
 800f1a2:	4bd6      	ldr	r3, [pc, #856]	; (800f4fc <__ieee754_pow+0x744>)
 800f1a4:	f7f1 fa30 	bl	8000608 <__aeabi_dmul>
 800f1a8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f1ac:	460c      	mov	r4, r1
 800f1ae:	1523      	asrs	r3, r4, #20
 800f1b0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f1b4:	4413      	add	r3, r2
 800f1b6:	9309      	str	r3, [sp, #36]	; 0x24
 800f1b8:	4bd1      	ldr	r3, [pc, #836]	; (800f500 <__ieee754_pow+0x748>)
 800f1ba:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f1be:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f1c2:	429c      	cmp	r4, r3
 800f1c4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f1c8:	dd08      	ble.n	800f1dc <__ieee754_pow+0x424>
 800f1ca:	4bce      	ldr	r3, [pc, #824]	; (800f504 <__ieee754_pow+0x74c>)
 800f1cc:	429c      	cmp	r4, r3
 800f1ce:	f340 8163 	ble.w	800f498 <__ieee754_pow+0x6e0>
 800f1d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	9309      	str	r3, [sp, #36]	; 0x24
 800f1d8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f1dc:	2400      	movs	r4, #0
 800f1de:	00e3      	lsls	r3, r4, #3
 800f1e0:	930b      	str	r3, [sp, #44]	; 0x2c
 800f1e2:	4bc9      	ldr	r3, [pc, #804]	; (800f508 <__ieee754_pow+0x750>)
 800f1e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f1e8:	ed93 7b00 	vldr	d7, [r3]
 800f1ec:	4629      	mov	r1, r5
 800f1ee:	ec53 2b17 	vmov	r2, r3, d7
 800f1f2:	eeb0 8a47 	vmov.f32	s16, s14
 800f1f6:	eef0 8a67 	vmov.f32	s17, s15
 800f1fa:	4682      	mov	sl, r0
 800f1fc:	f7f1 f84c 	bl	8000298 <__aeabi_dsub>
 800f200:	4652      	mov	r2, sl
 800f202:	4606      	mov	r6, r0
 800f204:	460f      	mov	r7, r1
 800f206:	462b      	mov	r3, r5
 800f208:	ec51 0b18 	vmov	r0, r1, d8
 800f20c:	f7f1 f846 	bl	800029c <__adddf3>
 800f210:	4602      	mov	r2, r0
 800f212:	460b      	mov	r3, r1
 800f214:	2000      	movs	r0, #0
 800f216:	49bd      	ldr	r1, [pc, #756]	; (800f50c <__ieee754_pow+0x754>)
 800f218:	f7f1 fb20 	bl	800085c <__aeabi_ddiv>
 800f21c:	ec41 0b19 	vmov	d9, r0, r1
 800f220:	4602      	mov	r2, r0
 800f222:	460b      	mov	r3, r1
 800f224:	4630      	mov	r0, r6
 800f226:	4639      	mov	r1, r7
 800f228:	f7f1 f9ee 	bl	8000608 <__aeabi_dmul>
 800f22c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f230:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f234:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f238:	2300      	movs	r3, #0
 800f23a:	9304      	str	r3, [sp, #16]
 800f23c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f240:	46ab      	mov	fp, r5
 800f242:	106d      	asrs	r5, r5, #1
 800f244:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f248:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f24c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800f250:	2200      	movs	r2, #0
 800f252:	4640      	mov	r0, r8
 800f254:	4649      	mov	r1, r9
 800f256:	4614      	mov	r4, r2
 800f258:	461d      	mov	r5, r3
 800f25a:	f7f1 f9d5 	bl	8000608 <__aeabi_dmul>
 800f25e:	4602      	mov	r2, r0
 800f260:	460b      	mov	r3, r1
 800f262:	4630      	mov	r0, r6
 800f264:	4639      	mov	r1, r7
 800f266:	f7f1 f817 	bl	8000298 <__aeabi_dsub>
 800f26a:	ec53 2b18 	vmov	r2, r3, d8
 800f26e:	4606      	mov	r6, r0
 800f270:	460f      	mov	r7, r1
 800f272:	4620      	mov	r0, r4
 800f274:	4629      	mov	r1, r5
 800f276:	f7f1 f80f 	bl	8000298 <__aeabi_dsub>
 800f27a:	4602      	mov	r2, r0
 800f27c:	460b      	mov	r3, r1
 800f27e:	4650      	mov	r0, sl
 800f280:	4659      	mov	r1, fp
 800f282:	f7f1 f809 	bl	8000298 <__aeabi_dsub>
 800f286:	4642      	mov	r2, r8
 800f288:	464b      	mov	r3, r9
 800f28a:	f7f1 f9bd 	bl	8000608 <__aeabi_dmul>
 800f28e:	4602      	mov	r2, r0
 800f290:	460b      	mov	r3, r1
 800f292:	4630      	mov	r0, r6
 800f294:	4639      	mov	r1, r7
 800f296:	f7f0 ffff 	bl	8000298 <__aeabi_dsub>
 800f29a:	ec53 2b19 	vmov	r2, r3, d9
 800f29e:	f7f1 f9b3 	bl	8000608 <__aeabi_dmul>
 800f2a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f2a6:	ec41 0b18 	vmov	d8, r0, r1
 800f2aa:	4610      	mov	r0, r2
 800f2ac:	4619      	mov	r1, r3
 800f2ae:	f7f1 f9ab 	bl	8000608 <__aeabi_dmul>
 800f2b2:	a37d      	add	r3, pc, #500	; (adr r3, 800f4a8 <__ieee754_pow+0x6f0>)
 800f2b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2b8:	4604      	mov	r4, r0
 800f2ba:	460d      	mov	r5, r1
 800f2bc:	f7f1 f9a4 	bl	8000608 <__aeabi_dmul>
 800f2c0:	a37b      	add	r3, pc, #492	; (adr r3, 800f4b0 <__ieee754_pow+0x6f8>)
 800f2c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2c6:	f7f0 ffe9 	bl	800029c <__adddf3>
 800f2ca:	4622      	mov	r2, r4
 800f2cc:	462b      	mov	r3, r5
 800f2ce:	f7f1 f99b 	bl	8000608 <__aeabi_dmul>
 800f2d2:	a379      	add	r3, pc, #484	; (adr r3, 800f4b8 <__ieee754_pow+0x700>)
 800f2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d8:	f7f0 ffe0 	bl	800029c <__adddf3>
 800f2dc:	4622      	mov	r2, r4
 800f2de:	462b      	mov	r3, r5
 800f2e0:	f7f1 f992 	bl	8000608 <__aeabi_dmul>
 800f2e4:	a376      	add	r3, pc, #472	; (adr r3, 800f4c0 <__ieee754_pow+0x708>)
 800f2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ea:	f7f0 ffd7 	bl	800029c <__adddf3>
 800f2ee:	4622      	mov	r2, r4
 800f2f0:	462b      	mov	r3, r5
 800f2f2:	f7f1 f989 	bl	8000608 <__aeabi_dmul>
 800f2f6:	a374      	add	r3, pc, #464	; (adr r3, 800f4c8 <__ieee754_pow+0x710>)
 800f2f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2fc:	f7f0 ffce 	bl	800029c <__adddf3>
 800f300:	4622      	mov	r2, r4
 800f302:	462b      	mov	r3, r5
 800f304:	f7f1 f980 	bl	8000608 <__aeabi_dmul>
 800f308:	a371      	add	r3, pc, #452	; (adr r3, 800f4d0 <__ieee754_pow+0x718>)
 800f30a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f30e:	f7f0 ffc5 	bl	800029c <__adddf3>
 800f312:	4622      	mov	r2, r4
 800f314:	4606      	mov	r6, r0
 800f316:	460f      	mov	r7, r1
 800f318:	462b      	mov	r3, r5
 800f31a:	4620      	mov	r0, r4
 800f31c:	4629      	mov	r1, r5
 800f31e:	f7f1 f973 	bl	8000608 <__aeabi_dmul>
 800f322:	4602      	mov	r2, r0
 800f324:	460b      	mov	r3, r1
 800f326:	4630      	mov	r0, r6
 800f328:	4639      	mov	r1, r7
 800f32a:	f7f1 f96d 	bl	8000608 <__aeabi_dmul>
 800f32e:	4642      	mov	r2, r8
 800f330:	4604      	mov	r4, r0
 800f332:	460d      	mov	r5, r1
 800f334:	464b      	mov	r3, r9
 800f336:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f33a:	f7f0 ffaf 	bl	800029c <__adddf3>
 800f33e:	ec53 2b18 	vmov	r2, r3, d8
 800f342:	f7f1 f961 	bl	8000608 <__aeabi_dmul>
 800f346:	4622      	mov	r2, r4
 800f348:	462b      	mov	r3, r5
 800f34a:	f7f0 ffa7 	bl	800029c <__adddf3>
 800f34e:	4642      	mov	r2, r8
 800f350:	4682      	mov	sl, r0
 800f352:	468b      	mov	fp, r1
 800f354:	464b      	mov	r3, r9
 800f356:	4640      	mov	r0, r8
 800f358:	4649      	mov	r1, r9
 800f35a:	f7f1 f955 	bl	8000608 <__aeabi_dmul>
 800f35e:	4b6c      	ldr	r3, [pc, #432]	; (800f510 <__ieee754_pow+0x758>)
 800f360:	2200      	movs	r2, #0
 800f362:	4606      	mov	r6, r0
 800f364:	460f      	mov	r7, r1
 800f366:	f7f0 ff99 	bl	800029c <__adddf3>
 800f36a:	4652      	mov	r2, sl
 800f36c:	465b      	mov	r3, fp
 800f36e:	f7f0 ff95 	bl	800029c <__adddf3>
 800f372:	9c04      	ldr	r4, [sp, #16]
 800f374:	460d      	mov	r5, r1
 800f376:	4622      	mov	r2, r4
 800f378:	460b      	mov	r3, r1
 800f37a:	4640      	mov	r0, r8
 800f37c:	4649      	mov	r1, r9
 800f37e:	f7f1 f943 	bl	8000608 <__aeabi_dmul>
 800f382:	4b63      	ldr	r3, [pc, #396]	; (800f510 <__ieee754_pow+0x758>)
 800f384:	4680      	mov	r8, r0
 800f386:	4689      	mov	r9, r1
 800f388:	2200      	movs	r2, #0
 800f38a:	4620      	mov	r0, r4
 800f38c:	4629      	mov	r1, r5
 800f38e:	f7f0 ff83 	bl	8000298 <__aeabi_dsub>
 800f392:	4632      	mov	r2, r6
 800f394:	463b      	mov	r3, r7
 800f396:	f7f0 ff7f 	bl	8000298 <__aeabi_dsub>
 800f39a:	4602      	mov	r2, r0
 800f39c:	460b      	mov	r3, r1
 800f39e:	4650      	mov	r0, sl
 800f3a0:	4659      	mov	r1, fp
 800f3a2:	f7f0 ff79 	bl	8000298 <__aeabi_dsub>
 800f3a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f3aa:	f7f1 f92d 	bl	8000608 <__aeabi_dmul>
 800f3ae:	4622      	mov	r2, r4
 800f3b0:	4606      	mov	r6, r0
 800f3b2:	460f      	mov	r7, r1
 800f3b4:	462b      	mov	r3, r5
 800f3b6:	ec51 0b18 	vmov	r0, r1, d8
 800f3ba:	f7f1 f925 	bl	8000608 <__aeabi_dmul>
 800f3be:	4602      	mov	r2, r0
 800f3c0:	460b      	mov	r3, r1
 800f3c2:	4630      	mov	r0, r6
 800f3c4:	4639      	mov	r1, r7
 800f3c6:	f7f0 ff69 	bl	800029c <__adddf3>
 800f3ca:	4606      	mov	r6, r0
 800f3cc:	460f      	mov	r7, r1
 800f3ce:	4602      	mov	r2, r0
 800f3d0:	460b      	mov	r3, r1
 800f3d2:	4640      	mov	r0, r8
 800f3d4:	4649      	mov	r1, r9
 800f3d6:	f7f0 ff61 	bl	800029c <__adddf3>
 800f3da:	9c04      	ldr	r4, [sp, #16]
 800f3dc:	a33e      	add	r3, pc, #248	; (adr r3, 800f4d8 <__ieee754_pow+0x720>)
 800f3de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3e2:	4620      	mov	r0, r4
 800f3e4:	460d      	mov	r5, r1
 800f3e6:	f7f1 f90f 	bl	8000608 <__aeabi_dmul>
 800f3ea:	4642      	mov	r2, r8
 800f3ec:	ec41 0b18 	vmov	d8, r0, r1
 800f3f0:	464b      	mov	r3, r9
 800f3f2:	4620      	mov	r0, r4
 800f3f4:	4629      	mov	r1, r5
 800f3f6:	f7f0 ff4f 	bl	8000298 <__aeabi_dsub>
 800f3fa:	4602      	mov	r2, r0
 800f3fc:	460b      	mov	r3, r1
 800f3fe:	4630      	mov	r0, r6
 800f400:	4639      	mov	r1, r7
 800f402:	f7f0 ff49 	bl	8000298 <__aeabi_dsub>
 800f406:	a336      	add	r3, pc, #216	; (adr r3, 800f4e0 <__ieee754_pow+0x728>)
 800f408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f40c:	f7f1 f8fc 	bl	8000608 <__aeabi_dmul>
 800f410:	a335      	add	r3, pc, #212	; (adr r3, 800f4e8 <__ieee754_pow+0x730>)
 800f412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f416:	4606      	mov	r6, r0
 800f418:	460f      	mov	r7, r1
 800f41a:	4620      	mov	r0, r4
 800f41c:	4629      	mov	r1, r5
 800f41e:	f7f1 f8f3 	bl	8000608 <__aeabi_dmul>
 800f422:	4602      	mov	r2, r0
 800f424:	460b      	mov	r3, r1
 800f426:	4630      	mov	r0, r6
 800f428:	4639      	mov	r1, r7
 800f42a:	f7f0 ff37 	bl	800029c <__adddf3>
 800f42e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f430:	4b38      	ldr	r3, [pc, #224]	; (800f514 <__ieee754_pow+0x75c>)
 800f432:	4413      	add	r3, r2
 800f434:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f438:	f7f0 ff30 	bl	800029c <__adddf3>
 800f43c:	4682      	mov	sl, r0
 800f43e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f440:	468b      	mov	fp, r1
 800f442:	f7f1 f877 	bl	8000534 <__aeabi_i2d>
 800f446:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f448:	4b33      	ldr	r3, [pc, #204]	; (800f518 <__ieee754_pow+0x760>)
 800f44a:	4413      	add	r3, r2
 800f44c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f450:	4606      	mov	r6, r0
 800f452:	460f      	mov	r7, r1
 800f454:	4652      	mov	r2, sl
 800f456:	465b      	mov	r3, fp
 800f458:	ec51 0b18 	vmov	r0, r1, d8
 800f45c:	f7f0 ff1e 	bl	800029c <__adddf3>
 800f460:	4642      	mov	r2, r8
 800f462:	464b      	mov	r3, r9
 800f464:	f7f0 ff1a 	bl	800029c <__adddf3>
 800f468:	4632      	mov	r2, r6
 800f46a:	463b      	mov	r3, r7
 800f46c:	f7f0 ff16 	bl	800029c <__adddf3>
 800f470:	9c04      	ldr	r4, [sp, #16]
 800f472:	4632      	mov	r2, r6
 800f474:	463b      	mov	r3, r7
 800f476:	4620      	mov	r0, r4
 800f478:	460d      	mov	r5, r1
 800f47a:	f7f0 ff0d 	bl	8000298 <__aeabi_dsub>
 800f47e:	4642      	mov	r2, r8
 800f480:	464b      	mov	r3, r9
 800f482:	f7f0 ff09 	bl	8000298 <__aeabi_dsub>
 800f486:	ec53 2b18 	vmov	r2, r3, d8
 800f48a:	f7f0 ff05 	bl	8000298 <__aeabi_dsub>
 800f48e:	4602      	mov	r2, r0
 800f490:	460b      	mov	r3, r1
 800f492:	4650      	mov	r0, sl
 800f494:	4659      	mov	r1, fp
 800f496:	e606      	b.n	800f0a6 <__ieee754_pow+0x2ee>
 800f498:	2401      	movs	r4, #1
 800f49a:	e6a0      	b.n	800f1de <__ieee754_pow+0x426>
 800f49c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800f4f0 <__ieee754_pow+0x738>
 800f4a0:	e60d      	b.n	800f0be <__ieee754_pow+0x306>
 800f4a2:	bf00      	nop
 800f4a4:	f3af 8000 	nop.w
 800f4a8:	4a454eef 	.word	0x4a454eef
 800f4ac:	3fca7e28 	.word	0x3fca7e28
 800f4b0:	93c9db65 	.word	0x93c9db65
 800f4b4:	3fcd864a 	.word	0x3fcd864a
 800f4b8:	a91d4101 	.word	0xa91d4101
 800f4bc:	3fd17460 	.word	0x3fd17460
 800f4c0:	518f264d 	.word	0x518f264d
 800f4c4:	3fd55555 	.word	0x3fd55555
 800f4c8:	db6fabff 	.word	0xdb6fabff
 800f4cc:	3fdb6db6 	.word	0x3fdb6db6
 800f4d0:	33333303 	.word	0x33333303
 800f4d4:	3fe33333 	.word	0x3fe33333
 800f4d8:	e0000000 	.word	0xe0000000
 800f4dc:	3feec709 	.word	0x3feec709
 800f4e0:	dc3a03fd 	.word	0xdc3a03fd
 800f4e4:	3feec709 	.word	0x3feec709
 800f4e8:	145b01f5 	.word	0x145b01f5
 800f4ec:	be3e2fe0 	.word	0xbe3e2fe0
 800f4f0:	00000000 	.word	0x00000000
 800f4f4:	3ff00000 	.word	0x3ff00000
 800f4f8:	7ff00000 	.word	0x7ff00000
 800f4fc:	43400000 	.word	0x43400000
 800f500:	0003988e 	.word	0x0003988e
 800f504:	000bb679 	.word	0x000bb679
 800f508:	08013f78 	.word	0x08013f78
 800f50c:	3ff00000 	.word	0x3ff00000
 800f510:	40080000 	.word	0x40080000
 800f514:	08013f98 	.word	0x08013f98
 800f518:	08013f88 	.word	0x08013f88
 800f51c:	a3b5      	add	r3, pc, #724	; (adr r3, 800f7f4 <__ieee754_pow+0xa3c>)
 800f51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f522:	4640      	mov	r0, r8
 800f524:	4649      	mov	r1, r9
 800f526:	f7f0 feb9 	bl	800029c <__adddf3>
 800f52a:	4622      	mov	r2, r4
 800f52c:	ec41 0b1a 	vmov	d10, r0, r1
 800f530:	462b      	mov	r3, r5
 800f532:	4630      	mov	r0, r6
 800f534:	4639      	mov	r1, r7
 800f536:	f7f0 feaf 	bl	8000298 <__aeabi_dsub>
 800f53a:	4602      	mov	r2, r0
 800f53c:	460b      	mov	r3, r1
 800f53e:	ec51 0b1a 	vmov	r0, r1, d10
 800f542:	f7f1 faf1 	bl	8000b28 <__aeabi_dcmpgt>
 800f546:	2800      	cmp	r0, #0
 800f548:	f47f adf8 	bne.w	800f13c <__ieee754_pow+0x384>
 800f54c:	4aa4      	ldr	r2, [pc, #656]	; (800f7e0 <__ieee754_pow+0xa28>)
 800f54e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f552:	4293      	cmp	r3, r2
 800f554:	f340 810b 	ble.w	800f76e <__ieee754_pow+0x9b6>
 800f558:	151b      	asrs	r3, r3, #20
 800f55a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f55e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f562:	fa4a f303 	asr.w	r3, sl, r3
 800f566:	445b      	add	r3, fp
 800f568:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f56c:	4e9d      	ldr	r6, [pc, #628]	; (800f7e4 <__ieee754_pow+0xa2c>)
 800f56e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f572:	4116      	asrs	r6, r2
 800f574:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f578:	2000      	movs	r0, #0
 800f57a:	ea23 0106 	bic.w	r1, r3, r6
 800f57e:	f1c2 0214 	rsb	r2, r2, #20
 800f582:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f586:	fa4a fa02 	asr.w	sl, sl, r2
 800f58a:	f1bb 0f00 	cmp.w	fp, #0
 800f58e:	4602      	mov	r2, r0
 800f590:	460b      	mov	r3, r1
 800f592:	4620      	mov	r0, r4
 800f594:	4629      	mov	r1, r5
 800f596:	bfb8      	it	lt
 800f598:	f1ca 0a00 	rsblt	sl, sl, #0
 800f59c:	f7f0 fe7c 	bl	8000298 <__aeabi_dsub>
 800f5a0:	ec41 0b19 	vmov	d9, r0, r1
 800f5a4:	4642      	mov	r2, r8
 800f5a6:	464b      	mov	r3, r9
 800f5a8:	ec51 0b19 	vmov	r0, r1, d9
 800f5ac:	f7f0 fe76 	bl	800029c <__adddf3>
 800f5b0:	2400      	movs	r4, #0
 800f5b2:	a379      	add	r3, pc, #484	; (adr r3, 800f798 <__ieee754_pow+0x9e0>)
 800f5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5b8:	4620      	mov	r0, r4
 800f5ba:	460d      	mov	r5, r1
 800f5bc:	f7f1 f824 	bl	8000608 <__aeabi_dmul>
 800f5c0:	ec53 2b19 	vmov	r2, r3, d9
 800f5c4:	4606      	mov	r6, r0
 800f5c6:	460f      	mov	r7, r1
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	4629      	mov	r1, r5
 800f5cc:	f7f0 fe64 	bl	8000298 <__aeabi_dsub>
 800f5d0:	4602      	mov	r2, r0
 800f5d2:	460b      	mov	r3, r1
 800f5d4:	4640      	mov	r0, r8
 800f5d6:	4649      	mov	r1, r9
 800f5d8:	f7f0 fe5e 	bl	8000298 <__aeabi_dsub>
 800f5dc:	a370      	add	r3, pc, #448	; (adr r3, 800f7a0 <__ieee754_pow+0x9e8>)
 800f5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e2:	f7f1 f811 	bl	8000608 <__aeabi_dmul>
 800f5e6:	a370      	add	r3, pc, #448	; (adr r3, 800f7a8 <__ieee754_pow+0x9f0>)
 800f5e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ec:	4680      	mov	r8, r0
 800f5ee:	4689      	mov	r9, r1
 800f5f0:	4620      	mov	r0, r4
 800f5f2:	4629      	mov	r1, r5
 800f5f4:	f7f1 f808 	bl	8000608 <__aeabi_dmul>
 800f5f8:	4602      	mov	r2, r0
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	4640      	mov	r0, r8
 800f5fe:	4649      	mov	r1, r9
 800f600:	f7f0 fe4c 	bl	800029c <__adddf3>
 800f604:	4604      	mov	r4, r0
 800f606:	460d      	mov	r5, r1
 800f608:	4602      	mov	r2, r0
 800f60a:	460b      	mov	r3, r1
 800f60c:	4630      	mov	r0, r6
 800f60e:	4639      	mov	r1, r7
 800f610:	f7f0 fe44 	bl	800029c <__adddf3>
 800f614:	4632      	mov	r2, r6
 800f616:	463b      	mov	r3, r7
 800f618:	4680      	mov	r8, r0
 800f61a:	4689      	mov	r9, r1
 800f61c:	f7f0 fe3c 	bl	8000298 <__aeabi_dsub>
 800f620:	4602      	mov	r2, r0
 800f622:	460b      	mov	r3, r1
 800f624:	4620      	mov	r0, r4
 800f626:	4629      	mov	r1, r5
 800f628:	f7f0 fe36 	bl	8000298 <__aeabi_dsub>
 800f62c:	4642      	mov	r2, r8
 800f62e:	4606      	mov	r6, r0
 800f630:	460f      	mov	r7, r1
 800f632:	464b      	mov	r3, r9
 800f634:	4640      	mov	r0, r8
 800f636:	4649      	mov	r1, r9
 800f638:	f7f0 ffe6 	bl	8000608 <__aeabi_dmul>
 800f63c:	a35c      	add	r3, pc, #368	; (adr r3, 800f7b0 <__ieee754_pow+0x9f8>)
 800f63e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f642:	4604      	mov	r4, r0
 800f644:	460d      	mov	r5, r1
 800f646:	f7f0 ffdf 	bl	8000608 <__aeabi_dmul>
 800f64a:	a35b      	add	r3, pc, #364	; (adr r3, 800f7b8 <__ieee754_pow+0xa00>)
 800f64c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f650:	f7f0 fe22 	bl	8000298 <__aeabi_dsub>
 800f654:	4622      	mov	r2, r4
 800f656:	462b      	mov	r3, r5
 800f658:	f7f0 ffd6 	bl	8000608 <__aeabi_dmul>
 800f65c:	a358      	add	r3, pc, #352	; (adr r3, 800f7c0 <__ieee754_pow+0xa08>)
 800f65e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f662:	f7f0 fe1b 	bl	800029c <__adddf3>
 800f666:	4622      	mov	r2, r4
 800f668:	462b      	mov	r3, r5
 800f66a:	f7f0 ffcd 	bl	8000608 <__aeabi_dmul>
 800f66e:	a356      	add	r3, pc, #344	; (adr r3, 800f7c8 <__ieee754_pow+0xa10>)
 800f670:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f674:	f7f0 fe10 	bl	8000298 <__aeabi_dsub>
 800f678:	4622      	mov	r2, r4
 800f67a:	462b      	mov	r3, r5
 800f67c:	f7f0 ffc4 	bl	8000608 <__aeabi_dmul>
 800f680:	a353      	add	r3, pc, #332	; (adr r3, 800f7d0 <__ieee754_pow+0xa18>)
 800f682:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f686:	f7f0 fe09 	bl	800029c <__adddf3>
 800f68a:	4622      	mov	r2, r4
 800f68c:	462b      	mov	r3, r5
 800f68e:	f7f0 ffbb 	bl	8000608 <__aeabi_dmul>
 800f692:	4602      	mov	r2, r0
 800f694:	460b      	mov	r3, r1
 800f696:	4640      	mov	r0, r8
 800f698:	4649      	mov	r1, r9
 800f69a:	f7f0 fdfd 	bl	8000298 <__aeabi_dsub>
 800f69e:	4604      	mov	r4, r0
 800f6a0:	460d      	mov	r5, r1
 800f6a2:	4602      	mov	r2, r0
 800f6a4:	460b      	mov	r3, r1
 800f6a6:	4640      	mov	r0, r8
 800f6a8:	4649      	mov	r1, r9
 800f6aa:	f7f0 ffad 	bl	8000608 <__aeabi_dmul>
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	ec41 0b19 	vmov	d9, r0, r1
 800f6b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f6b8:	4620      	mov	r0, r4
 800f6ba:	4629      	mov	r1, r5
 800f6bc:	f7f0 fdec 	bl	8000298 <__aeabi_dsub>
 800f6c0:	4602      	mov	r2, r0
 800f6c2:	460b      	mov	r3, r1
 800f6c4:	ec51 0b19 	vmov	r0, r1, d9
 800f6c8:	f7f1 f8c8 	bl	800085c <__aeabi_ddiv>
 800f6cc:	4632      	mov	r2, r6
 800f6ce:	4604      	mov	r4, r0
 800f6d0:	460d      	mov	r5, r1
 800f6d2:	463b      	mov	r3, r7
 800f6d4:	4640      	mov	r0, r8
 800f6d6:	4649      	mov	r1, r9
 800f6d8:	f7f0 ff96 	bl	8000608 <__aeabi_dmul>
 800f6dc:	4632      	mov	r2, r6
 800f6de:	463b      	mov	r3, r7
 800f6e0:	f7f0 fddc 	bl	800029c <__adddf3>
 800f6e4:	4602      	mov	r2, r0
 800f6e6:	460b      	mov	r3, r1
 800f6e8:	4620      	mov	r0, r4
 800f6ea:	4629      	mov	r1, r5
 800f6ec:	f7f0 fdd4 	bl	8000298 <__aeabi_dsub>
 800f6f0:	4642      	mov	r2, r8
 800f6f2:	464b      	mov	r3, r9
 800f6f4:	f7f0 fdd0 	bl	8000298 <__aeabi_dsub>
 800f6f8:	460b      	mov	r3, r1
 800f6fa:	4602      	mov	r2, r0
 800f6fc:	493a      	ldr	r1, [pc, #232]	; (800f7e8 <__ieee754_pow+0xa30>)
 800f6fe:	2000      	movs	r0, #0
 800f700:	f7f0 fdca 	bl	8000298 <__aeabi_dsub>
 800f704:	e9cd 0100 	strd	r0, r1, [sp]
 800f708:	9b01      	ldr	r3, [sp, #4]
 800f70a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800f70e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800f712:	da2f      	bge.n	800f774 <__ieee754_pow+0x9bc>
 800f714:	4650      	mov	r0, sl
 800f716:	ed9d 0b00 	vldr	d0, [sp]
 800f71a:	f000 f9cd 	bl	800fab8 <scalbn>
 800f71e:	ec51 0b10 	vmov	r0, r1, d0
 800f722:	ec53 2b18 	vmov	r2, r3, d8
 800f726:	f7ff bbe0 	b.w	800eeea <__ieee754_pow+0x132>
 800f72a:	4b30      	ldr	r3, [pc, #192]	; (800f7ec <__ieee754_pow+0xa34>)
 800f72c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800f730:	429e      	cmp	r6, r3
 800f732:	f77f af0b 	ble.w	800f54c <__ieee754_pow+0x794>
 800f736:	4b2e      	ldr	r3, [pc, #184]	; (800f7f0 <__ieee754_pow+0xa38>)
 800f738:	440b      	add	r3, r1
 800f73a:	4303      	orrs	r3, r0
 800f73c:	d00b      	beq.n	800f756 <__ieee754_pow+0x99e>
 800f73e:	a326      	add	r3, pc, #152	; (adr r3, 800f7d8 <__ieee754_pow+0xa20>)
 800f740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f744:	ec51 0b18 	vmov	r0, r1, d8
 800f748:	f7f0 ff5e 	bl	8000608 <__aeabi_dmul>
 800f74c:	a322      	add	r3, pc, #136	; (adr r3, 800f7d8 <__ieee754_pow+0xa20>)
 800f74e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f752:	f7ff bbca 	b.w	800eeea <__ieee754_pow+0x132>
 800f756:	4622      	mov	r2, r4
 800f758:	462b      	mov	r3, r5
 800f75a:	f7f0 fd9d 	bl	8000298 <__aeabi_dsub>
 800f75e:	4642      	mov	r2, r8
 800f760:	464b      	mov	r3, r9
 800f762:	f7f1 f9d7 	bl	8000b14 <__aeabi_dcmpge>
 800f766:	2800      	cmp	r0, #0
 800f768:	f43f aef0 	beq.w	800f54c <__ieee754_pow+0x794>
 800f76c:	e7e7      	b.n	800f73e <__ieee754_pow+0x986>
 800f76e:	f04f 0a00 	mov.w	sl, #0
 800f772:	e717      	b.n	800f5a4 <__ieee754_pow+0x7ec>
 800f774:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f778:	4619      	mov	r1, r3
 800f77a:	e7d2      	b.n	800f722 <__ieee754_pow+0x96a>
 800f77c:	491a      	ldr	r1, [pc, #104]	; (800f7e8 <__ieee754_pow+0xa30>)
 800f77e:	2000      	movs	r0, #0
 800f780:	f7ff bb9e 	b.w	800eec0 <__ieee754_pow+0x108>
 800f784:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f788:	f7ff bb9a 	b.w	800eec0 <__ieee754_pow+0x108>
 800f78c:	9000      	str	r0, [sp, #0]
 800f78e:	f7ff bb76 	b.w	800ee7e <__ieee754_pow+0xc6>
 800f792:	2100      	movs	r1, #0
 800f794:	f7ff bb60 	b.w	800ee58 <__ieee754_pow+0xa0>
 800f798:	00000000 	.word	0x00000000
 800f79c:	3fe62e43 	.word	0x3fe62e43
 800f7a0:	fefa39ef 	.word	0xfefa39ef
 800f7a4:	3fe62e42 	.word	0x3fe62e42
 800f7a8:	0ca86c39 	.word	0x0ca86c39
 800f7ac:	be205c61 	.word	0xbe205c61
 800f7b0:	72bea4d0 	.word	0x72bea4d0
 800f7b4:	3e663769 	.word	0x3e663769
 800f7b8:	c5d26bf1 	.word	0xc5d26bf1
 800f7bc:	3ebbbd41 	.word	0x3ebbbd41
 800f7c0:	af25de2c 	.word	0xaf25de2c
 800f7c4:	3f11566a 	.word	0x3f11566a
 800f7c8:	16bebd93 	.word	0x16bebd93
 800f7cc:	3f66c16c 	.word	0x3f66c16c
 800f7d0:	5555553e 	.word	0x5555553e
 800f7d4:	3fc55555 	.word	0x3fc55555
 800f7d8:	c2f8f359 	.word	0xc2f8f359
 800f7dc:	01a56e1f 	.word	0x01a56e1f
 800f7e0:	3fe00000 	.word	0x3fe00000
 800f7e4:	000fffff 	.word	0x000fffff
 800f7e8:	3ff00000 	.word	0x3ff00000
 800f7ec:	4090cbff 	.word	0x4090cbff
 800f7f0:	3f6f3400 	.word	0x3f6f3400
 800f7f4:	652b82fe 	.word	0x652b82fe
 800f7f8:	3c971547 	.word	0x3c971547

0800f7fc <__ieee754_sqrt>:
 800f7fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f800:	ec55 4b10 	vmov	r4, r5, d0
 800f804:	4e56      	ldr	r6, [pc, #344]	; (800f960 <__ieee754_sqrt+0x164>)
 800f806:	43ae      	bics	r6, r5
 800f808:	ee10 0a10 	vmov	r0, s0
 800f80c:	ee10 3a10 	vmov	r3, s0
 800f810:	4629      	mov	r1, r5
 800f812:	462a      	mov	r2, r5
 800f814:	d110      	bne.n	800f838 <__ieee754_sqrt+0x3c>
 800f816:	ee10 2a10 	vmov	r2, s0
 800f81a:	462b      	mov	r3, r5
 800f81c:	f7f0 fef4 	bl	8000608 <__aeabi_dmul>
 800f820:	4602      	mov	r2, r0
 800f822:	460b      	mov	r3, r1
 800f824:	4620      	mov	r0, r4
 800f826:	4629      	mov	r1, r5
 800f828:	f7f0 fd38 	bl	800029c <__adddf3>
 800f82c:	4604      	mov	r4, r0
 800f82e:	460d      	mov	r5, r1
 800f830:	ec45 4b10 	vmov	d0, r4, r5
 800f834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f838:	2d00      	cmp	r5, #0
 800f83a:	dc10      	bgt.n	800f85e <__ieee754_sqrt+0x62>
 800f83c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f840:	4330      	orrs	r0, r6
 800f842:	d0f5      	beq.n	800f830 <__ieee754_sqrt+0x34>
 800f844:	b15d      	cbz	r5, 800f85e <__ieee754_sqrt+0x62>
 800f846:	ee10 2a10 	vmov	r2, s0
 800f84a:	462b      	mov	r3, r5
 800f84c:	ee10 0a10 	vmov	r0, s0
 800f850:	f7f0 fd22 	bl	8000298 <__aeabi_dsub>
 800f854:	4602      	mov	r2, r0
 800f856:	460b      	mov	r3, r1
 800f858:	f7f1 f800 	bl	800085c <__aeabi_ddiv>
 800f85c:	e7e6      	b.n	800f82c <__ieee754_sqrt+0x30>
 800f85e:	1509      	asrs	r1, r1, #20
 800f860:	d076      	beq.n	800f950 <__ieee754_sqrt+0x154>
 800f862:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800f866:	07ce      	lsls	r6, r1, #31
 800f868:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800f86c:	bf5e      	ittt	pl
 800f86e:	0fda      	lsrpl	r2, r3, #31
 800f870:	005b      	lslpl	r3, r3, #1
 800f872:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800f876:	0fda      	lsrs	r2, r3, #31
 800f878:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800f87c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800f880:	2000      	movs	r0, #0
 800f882:	106d      	asrs	r5, r5, #1
 800f884:	005b      	lsls	r3, r3, #1
 800f886:	f04f 0e16 	mov.w	lr, #22
 800f88a:	4684      	mov	ip, r0
 800f88c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800f890:	eb0c 0401 	add.w	r4, ip, r1
 800f894:	4294      	cmp	r4, r2
 800f896:	bfde      	ittt	le
 800f898:	1b12      	suble	r2, r2, r4
 800f89a:	eb04 0c01 	addle.w	ip, r4, r1
 800f89e:	1840      	addle	r0, r0, r1
 800f8a0:	0052      	lsls	r2, r2, #1
 800f8a2:	f1be 0e01 	subs.w	lr, lr, #1
 800f8a6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800f8aa:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800f8ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f8b2:	d1ed      	bne.n	800f890 <__ieee754_sqrt+0x94>
 800f8b4:	4671      	mov	r1, lr
 800f8b6:	2720      	movs	r7, #32
 800f8b8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800f8bc:	4562      	cmp	r2, ip
 800f8be:	eb04 060e 	add.w	r6, r4, lr
 800f8c2:	dc02      	bgt.n	800f8ca <__ieee754_sqrt+0xce>
 800f8c4:	d113      	bne.n	800f8ee <__ieee754_sqrt+0xf2>
 800f8c6:	429e      	cmp	r6, r3
 800f8c8:	d811      	bhi.n	800f8ee <__ieee754_sqrt+0xf2>
 800f8ca:	2e00      	cmp	r6, #0
 800f8cc:	eb06 0e04 	add.w	lr, r6, r4
 800f8d0:	da43      	bge.n	800f95a <__ieee754_sqrt+0x15e>
 800f8d2:	f1be 0f00 	cmp.w	lr, #0
 800f8d6:	db40      	blt.n	800f95a <__ieee754_sqrt+0x15e>
 800f8d8:	f10c 0801 	add.w	r8, ip, #1
 800f8dc:	eba2 020c 	sub.w	r2, r2, ip
 800f8e0:	429e      	cmp	r6, r3
 800f8e2:	bf88      	it	hi
 800f8e4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800f8e8:	1b9b      	subs	r3, r3, r6
 800f8ea:	4421      	add	r1, r4
 800f8ec:	46c4      	mov	ip, r8
 800f8ee:	0052      	lsls	r2, r2, #1
 800f8f0:	3f01      	subs	r7, #1
 800f8f2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800f8f6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f8fa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f8fe:	d1dd      	bne.n	800f8bc <__ieee754_sqrt+0xc0>
 800f900:	4313      	orrs	r3, r2
 800f902:	d006      	beq.n	800f912 <__ieee754_sqrt+0x116>
 800f904:	1c4c      	adds	r4, r1, #1
 800f906:	bf13      	iteet	ne
 800f908:	3101      	addne	r1, #1
 800f90a:	3001      	addeq	r0, #1
 800f90c:	4639      	moveq	r1, r7
 800f90e:	f021 0101 	bicne.w	r1, r1, #1
 800f912:	1043      	asrs	r3, r0, #1
 800f914:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f918:	0849      	lsrs	r1, r1, #1
 800f91a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f91e:	07c2      	lsls	r2, r0, #31
 800f920:	bf48      	it	mi
 800f922:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800f926:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800f92a:	460c      	mov	r4, r1
 800f92c:	463d      	mov	r5, r7
 800f92e:	e77f      	b.n	800f830 <__ieee754_sqrt+0x34>
 800f930:	0ada      	lsrs	r2, r3, #11
 800f932:	3815      	subs	r0, #21
 800f934:	055b      	lsls	r3, r3, #21
 800f936:	2a00      	cmp	r2, #0
 800f938:	d0fa      	beq.n	800f930 <__ieee754_sqrt+0x134>
 800f93a:	02d7      	lsls	r7, r2, #11
 800f93c:	d50a      	bpl.n	800f954 <__ieee754_sqrt+0x158>
 800f93e:	f1c1 0420 	rsb	r4, r1, #32
 800f942:	fa23 f404 	lsr.w	r4, r3, r4
 800f946:	1e4d      	subs	r5, r1, #1
 800f948:	408b      	lsls	r3, r1
 800f94a:	4322      	orrs	r2, r4
 800f94c:	1b41      	subs	r1, r0, r5
 800f94e:	e788      	b.n	800f862 <__ieee754_sqrt+0x66>
 800f950:	4608      	mov	r0, r1
 800f952:	e7f0      	b.n	800f936 <__ieee754_sqrt+0x13a>
 800f954:	0052      	lsls	r2, r2, #1
 800f956:	3101      	adds	r1, #1
 800f958:	e7ef      	b.n	800f93a <__ieee754_sqrt+0x13e>
 800f95a:	46e0      	mov	r8, ip
 800f95c:	e7be      	b.n	800f8dc <__ieee754_sqrt+0xe0>
 800f95e:	bf00      	nop
 800f960:	7ff00000 	.word	0x7ff00000

0800f964 <fabs>:
 800f964:	ec51 0b10 	vmov	r0, r1, d0
 800f968:	ee10 2a10 	vmov	r2, s0
 800f96c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f970:	ec43 2b10 	vmov	d0, r2, r3
 800f974:	4770      	bx	lr

0800f976 <finite>:
 800f976:	b082      	sub	sp, #8
 800f978:	ed8d 0b00 	vstr	d0, [sp]
 800f97c:	9801      	ldr	r0, [sp, #4]
 800f97e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800f982:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f986:	0fc0      	lsrs	r0, r0, #31
 800f988:	b002      	add	sp, #8
 800f98a:	4770      	bx	lr
 800f98c:	0000      	movs	r0, r0
	...

0800f990 <nan>:
 800f990:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800f998 <nan+0x8>
 800f994:	4770      	bx	lr
 800f996:	bf00      	nop
 800f998:	00000000 	.word	0x00000000
 800f99c:	7ff80000 	.word	0x7ff80000

0800f9a0 <rint>:
 800f9a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f9a2:	ec51 0b10 	vmov	r0, r1, d0
 800f9a6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800f9aa:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f9ae:	2e13      	cmp	r6, #19
 800f9b0:	ee10 4a10 	vmov	r4, s0
 800f9b4:	460b      	mov	r3, r1
 800f9b6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800f9ba:	dc58      	bgt.n	800fa6e <rint+0xce>
 800f9bc:	2e00      	cmp	r6, #0
 800f9be:	da2b      	bge.n	800fa18 <rint+0x78>
 800f9c0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800f9c4:	4302      	orrs	r2, r0
 800f9c6:	d023      	beq.n	800fa10 <rint+0x70>
 800f9c8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800f9cc:	4302      	orrs	r2, r0
 800f9ce:	4254      	negs	r4, r2
 800f9d0:	4314      	orrs	r4, r2
 800f9d2:	0c4b      	lsrs	r3, r1, #17
 800f9d4:	0b24      	lsrs	r4, r4, #12
 800f9d6:	045b      	lsls	r3, r3, #17
 800f9d8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800f9dc:	ea44 0103 	orr.w	r1, r4, r3
 800f9e0:	4b32      	ldr	r3, [pc, #200]	; (800faac <rint+0x10c>)
 800f9e2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f9e6:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f9ea:	4602      	mov	r2, r0
 800f9ec:	460b      	mov	r3, r1
 800f9ee:	4630      	mov	r0, r6
 800f9f0:	4639      	mov	r1, r7
 800f9f2:	f7f0 fc53 	bl	800029c <__adddf3>
 800f9f6:	e9cd 0100 	strd	r0, r1, [sp]
 800f9fa:	463b      	mov	r3, r7
 800f9fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa00:	4632      	mov	r2, r6
 800fa02:	f7f0 fc49 	bl	8000298 <__aeabi_dsub>
 800fa06:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fa0a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800fa0e:	4639      	mov	r1, r7
 800fa10:	ec41 0b10 	vmov	d0, r0, r1
 800fa14:	b003      	add	sp, #12
 800fa16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa18:	4a25      	ldr	r2, [pc, #148]	; (800fab0 <rint+0x110>)
 800fa1a:	4132      	asrs	r2, r6
 800fa1c:	ea01 0702 	and.w	r7, r1, r2
 800fa20:	4307      	orrs	r7, r0
 800fa22:	d0f5      	beq.n	800fa10 <rint+0x70>
 800fa24:	0851      	lsrs	r1, r2, #1
 800fa26:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 800fa2a:	4314      	orrs	r4, r2
 800fa2c:	d00c      	beq.n	800fa48 <rint+0xa8>
 800fa2e:	ea23 0201 	bic.w	r2, r3, r1
 800fa32:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800fa36:	2e13      	cmp	r6, #19
 800fa38:	fa43 f606 	asr.w	r6, r3, r6
 800fa3c:	bf0c      	ite	eq
 800fa3e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800fa42:	2400      	movne	r4, #0
 800fa44:	ea42 0306 	orr.w	r3, r2, r6
 800fa48:	4918      	ldr	r1, [pc, #96]	; (800faac <rint+0x10c>)
 800fa4a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800fa4e:	4622      	mov	r2, r4
 800fa50:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fa54:	4620      	mov	r0, r4
 800fa56:	4629      	mov	r1, r5
 800fa58:	f7f0 fc20 	bl	800029c <__adddf3>
 800fa5c:	e9cd 0100 	strd	r0, r1, [sp]
 800fa60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fa64:	4622      	mov	r2, r4
 800fa66:	462b      	mov	r3, r5
 800fa68:	f7f0 fc16 	bl	8000298 <__aeabi_dsub>
 800fa6c:	e7d0      	b.n	800fa10 <rint+0x70>
 800fa6e:	2e33      	cmp	r6, #51	; 0x33
 800fa70:	dd07      	ble.n	800fa82 <rint+0xe2>
 800fa72:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fa76:	d1cb      	bne.n	800fa10 <rint+0x70>
 800fa78:	ee10 2a10 	vmov	r2, s0
 800fa7c:	f7f0 fc0e 	bl	800029c <__adddf3>
 800fa80:	e7c6      	b.n	800fa10 <rint+0x70>
 800fa82:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800fa86:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800fa8a:	40d6      	lsrs	r6, r2
 800fa8c:	4230      	tst	r0, r6
 800fa8e:	d0bf      	beq.n	800fa10 <rint+0x70>
 800fa90:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 800fa94:	ea4f 0156 	mov.w	r1, r6, lsr #1
 800fa98:	bf1f      	itttt	ne
 800fa9a:	ea24 0101 	bicne.w	r1, r4, r1
 800fa9e:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800faa2:	fa44 f202 	asrne.w	r2, r4, r2
 800faa6:	ea41 0402 	orrne.w	r4, r1, r2
 800faaa:	e7cd      	b.n	800fa48 <rint+0xa8>
 800faac:	08013fa8 	.word	0x08013fa8
 800fab0:	000fffff 	.word	0x000fffff
 800fab4:	00000000 	.word	0x00000000

0800fab8 <scalbn>:
 800fab8:	b570      	push	{r4, r5, r6, lr}
 800faba:	ec55 4b10 	vmov	r4, r5, d0
 800fabe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800fac2:	4606      	mov	r6, r0
 800fac4:	462b      	mov	r3, r5
 800fac6:	b99a      	cbnz	r2, 800faf0 <scalbn+0x38>
 800fac8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800facc:	4323      	orrs	r3, r4
 800face:	d036      	beq.n	800fb3e <scalbn+0x86>
 800fad0:	4b39      	ldr	r3, [pc, #228]	; (800fbb8 <scalbn+0x100>)
 800fad2:	4629      	mov	r1, r5
 800fad4:	ee10 0a10 	vmov	r0, s0
 800fad8:	2200      	movs	r2, #0
 800fada:	f7f0 fd95 	bl	8000608 <__aeabi_dmul>
 800fade:	4b37      	ldr	r3, [pc, #220]	; (800fbbc <scalbn+0x104>)
 800fae0:	429e      	cmp	r6, r3
 800fae2:	4604      	mov	r4, r0
 800fae4:	460d      	mov	r5, r1
 800fae6:	da10      	bge.n	800fb0a <scalbn+0x52>
 800fae8:	a32b      	add	r3, pc, #172	; (adr r3, 800fb98 <scalbn+0xe0>)
 800faea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faee:	e03a      	b.n	800fb66 <scalbn+0xae>
 800faf0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800faf4:	428a      	cmp	r2, r1
 800faf6:	d10c      	bne.n	800fb12 <scalbn+0x5a>
 800faf8:	ee10 2a10 	vmov	r2, s0
 800fafc:	4620      	mov	r0, r4
 800fafe:	4629      	mov	r1, r5
 800fb00:	f7f0 fbcc 	bl	800029c <__adddf3>
 800fb04:	4604      	mov	r4, r0
 800fb06:	460d      	mov	r5, r1
 800fb08:	e019      	b.n	800fb3e <scalbn+0x86>
 800fb0a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fb0e:	460b      	mov	r3, r1
 800fb10:	3a36      	subs	r2, #54	; 0x36
 800fb12:	4432      	add	r2, r6
 800fb14:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fb18:	428a      	cmp	r2, r1
 800fb1a:	dd08      	ble.n	800fb2e <scalbn+0x76>
 800fb1c:	2d00      	cmp	r5, #0
 800fb1e:	a120      	add	r1, pc, #128	; (adr r1, 800fba0 <scalbn+0xe8>)
 800fb20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb24:	da1c      	bge.n	800fb60 <scalbn+0xa8>
 800fb26:	a120      	add	r1, pc, #128	; (adr r1, 800fba8 <scalbn+0xf0>)
 800fb28:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb2c:	e018      	b.n	800fb60 <scalbn+0xa8>
 800fb2e:	2a00      	cmp	r2, #0
 800fb30:	dd08      	ble.n	800fb44 <scalbn+0x8c>
 800fb32:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fb36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fb3a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800fb3e:	ec45 4b10 	vmov	d0, r4, r5
 800fb42:	bd70      	pop	{r4, r5, r6, pc}
 800fb44:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800fb48:	da19      	bge.n	800fb7e <scalbn+0xc6>
 800fb4a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fb4e:	429e      	cmp	r6, r3
 800fb50:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800fb54:	dd0a      	ble.n	800fb6c <scalbn+0xb4>
 800fb56:	a112      	add	r1, pc, #72	; (adr r1, 800fba0 <scalbn+0xe8>)
 800fb58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d1e2      	bne.n	800fb26 <scalbn+0x6e>
 800fb60:	a30f      	add	r3, pc, #60	; (adr r3, 800fba0 <scalbn+0xe8>)
 800fb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb66:	f7f0 fd4f 	bl	8000608 <__aeabi_dmul>
 800fb6a:	e7cb      	b.n	800fb04 <scalbn+0x4c>
 800fb6c:	a10a      	add	r1, pc, #40	; (adr r1, 800fb98 <scalbn+0xe0>)
 800fb6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d0b8      	beq.n	800fae8 <scalbn+0x30>
 800fb76:	a10e      	add	r1, pc, #56	; (adr r1, 800fbb0 <scalbn+0xf8>)
 800fb78:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb7c:	e7b4      	b.n	800fae8 <scalbn+0x30>
 800fb7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fb82:	3236      	adds	r2, #54	; 0x36
 800fb84:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fb88:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800fb8c:	4620      	mov	r0, r4
 800fb8e:	4b0c      	ldr	r3, [pc, #48]	; (800fbc0 <scalbn+0x108>)
 800fb90:	2200      	movs	r2, #0
 800fb92:	e7e8      	b.n	800fb66 <scalbn+0xae>
 800fb94:	f3af 8000 	nop.w
 800fb98:	c2f8f359 	.word	0xc2f8f359
 800fb9c:	01a56e1f 	.word	0x01a56e1f
 800fba0:	8800759c 	.word	0x8800759c
 800fba4:	7e37e43c 	.word	0x7e37e43c
 800fba8:	8800759c 	.word	0x8800759c
 800fbac:	fe37e43c 	.word	0xfe37e43c
 800fbb0:	c2f8f359 	.word	0xc2f8f359
 800fbb4:	81a56e1f 	.word	0x81a56e1f
 800fbb8:	43500000 	.word	0x43500000
 800fbbc:	ffff3cb0 	.word	0xffff3cb0
 800fbc0:	3c900000 	.word	0x3c900000

0800fbc4 <_init>:
 800fbc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbc6:	bf00      	nop
 800fbc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbca:	bc08      	pop	{r3}
 800fbcc:	469e      	mov	lr, r3
 800fbce:	4770      	bx	lr

0800fbd0 <_fini>:
 800fbd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbd2:	bf00      	nop
 800fbd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbd6:	bc08      	pop	{r3}
 800fbd8:	469e      	mov	lr, r3
 800fbda:	4770      	bx	lr
