

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Sat Feb 18 19:37:32 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul
* Solution:       solution_ap_memory_BRAM
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      5.52|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1304|  1304|  1305|  1305|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- CL0_CL1  |  1302|  1302|       127|          7|          1|   169|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    171|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|     10|    950|   1498|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    463|
|Register         |        -|      -|   1874|    393|
+-----------------+---------+-------+-------+-------+
|Total            |        0|     11|   2824|   2525|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|     13|      8|     14|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_fadd_32ns_bkb_U0  |matmul_fadd_32ns_bkb  |        0|      2|  324|  424|
    |matmul_fadd_32ns_bkb_U1  |matmul_fadd_32ns_bkb  |        0|      2|  324|  424|
    |matmul_fmul_32ns_cud_U2  |matmul_fmul_32ns_cud  |        0|      3|  151|  325|
    |matmul_fmul_32ns_cud_U3  |matmul_fmul_32ns_cud  |        0|      3|  151|  325|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  950| 1498|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matmul_mac_muladddEe_U4  |matmul_mac_muladddEe  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_394_p2                  |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_388_p2  |     +    |      0|  0|   8|           8|           1|
    |j_1_fu_622_p2                  |     +    |      0|  0|   4|           4|           1|
    |tmp_14_fu_477_p2               |     +    |      0|  0|   8|           8|           1|
    |tmp_15_fu_504_p2               |     +    |      0|  0|   8|           8|           2|
    |tmp_16_fu_538_p2               |     +    |      0|  0|   8|           8|           2|
    |tmp_17_fu_570_p2               |     +    |      0|  0|   8|           8|           3|
    |tmp_18_fu_598_p2               |     +    |      0|  0|   8|           8|           3|
    |tmp_19_fu_631_p2               |     +    |      0|  0|   8|           8|           3|
    |tmp_23_fu_519_p2               |     +    |      0|  0|   8|           8|           2|
    |tmp_24_fu_547_p2               |     +    |      0|  0|   8|           8|           2|
    |tmp_25_fu_579_p2               |     +    |      0|  0|   8|           8|           3|
    |tmp_26_fu_607_p2               |     +    |      0|  0|   8|           8|           3|
    |tmp_28_fu_467_p2               |     +    |      0|  0|   5|           5|           4|
    |tmp_29_fu_494_p2               |     +    |      0|  0|   6|           6|           5|
    |tmp_30_fu_529_p2               |     +    |      0|  0|   6|           6|           6|
    |tmp_31_fu_560_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_32_fu_589_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_33_fu_617_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_13_fu_436_p2               |     -    |      0|  0|   8|           8|           8|
    |tmp_21_fu_453_p2               |     -    |      0|  0|   8|           8|           8|
    |exitcond_flatten_fu_382_p2     |   icmp   |      0|  0|   3|           8|           8|
    |exitcond_fu_400_p2             |   icmp   |      0|  0|   2|           4|           3|
    |tmp_22_fu_509_p2               |    or    |      0|  0|   8|           8|           1|
    |i_cast2_mid2_v_fu_414_p3       |  select  |      0|  0|   4|           1|           4|
    |j_mid2_fu_406_p3               |  select  |      0|  0|   4|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 171|         172|          95|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_0_address0                  |  14|          8|    7|         56|
    |a_1_address0                  |   7|          7|    7|         49|
    |ap_NS_fsm                     |   4|         10|    1|         10|
    |ap_enable_reg_pp0_iter18      |   1|          2|    1|          2|
    |b_0_address0                  |  14|          8|    7|         56|
    |b_1_address0                  |   7|          7|    7|         49|
    |grp_fu_365_p0                 |  64|          8|   32|        256|
    |grp_fu_365_p1                 |  64|          8|   32|        256|
    |grp_fu_370_p0                 |  32|          7|   32|        224|
    |grp_fu_370_p1                 |  32|          7|   32|        224|
    |grp_fu_374_p0                 |  64|          8|   32|        256|
    |grp_fu_374_p1                 |  64|          8|   32|        256|
    |grp_fu_378_p0                 |  32|          7|   32|        224|
    |grp_fu_378_p1                 |  32|          7|   32|        224|
    |i_phi_fu_347_p4               |   4|          2|    4|          8|
    |i_reg_343                     |   4|          2|    4|          8|
    |indvar_flatten_phi_fu_336_p4  |   8|          2|    8|         16|
    |indvar_flatten_reg_332        |   8|          2|    8|         16|
    |j_phi_fu_358_p4               |   4|          2|    4|          8|
    |j_reg_354                     |   4|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 463|        114|  318|       2206|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_0_load_1_reg_871           |  32|   0|   32|          0|
    |a_0_load_2_reg_926           |  32|   0|   32|          0|
    |a_0_load_3_reg_981           |  32|   0|   32|          0|
    |a_0_load_4_reg_1026          |  32|   0|   32|          0|
    |a_0_load_5_reg_1056          |  32|   0|   32|          0|
    |a_0_load_6_reg_1081          |  32|   0|   32|          0|
    |a_0_load_reg_810             |  32|   0|   32|          0|
    |a_1_load_1_reg_881           |  32|   0|   32|          0|
    |a_1_load_2_reg_936           |  32|   0|   32|          0|
    |a_1_load_3_reg_991           |  32|   0|   32|          0|
    |a_1_load_4_reg_1036          |  32|   0|   32|          0|
    |a_1_load_5_reg_1071          |  32|   0|   32|          0|
    |a_1_load_reg_820             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9      |   1|   0|    1|          0|
    |b_0_load_1_reg_815           |  32|   0|   32|          0|
    |b_0_load_2_reg_876           |  32|   0|   32|          0|
    |b_0_load_3_reg_931           |  32|   0|   32|          0|
    |b_0_load_4_reg_986           |  32|   0|   32|          0|
    |b_0_load_5_reg_1031          |  32|   0|   32|          0|
    |b_0_load_6_reg_1061          |  32|   0|   32|          0|
    |b_0_load_reg_765             |  32|   0|   32|          0|
    |b_1_load_1_reg_825           |  32|   0|   32|          0|
    |b_1_load_2_reg_886           |  32|   0|   32|          0|
    |b_1_load_3_reg_941           |  32|   0|   32|          0|
    |b_1_load_4_reg_996           |  32|   0|   32|          0|
    |b_1_load_5_reg_1041          |  32|   0|   32|          0|
    |b_1_load_reg_770             |  32|   0|   32|          0|
    |exitcond_flatten_reg_666     |   1|   0|    1|          0|
    |i_cast2_mid2_v_reg_685       |   4|   0|    4|          0|
    |i_reg_343                    |   4|   0|    4|          0|
    |indvar_flatten_next_reg_670  |   8|   0|    8|          0|
    |indvar_flatten_reg_332       |   8|   0|    8|          0|
    |j_1_reg_1001                 |   4|   0|    4|          0|
    |j_cast1_cast5_reg_745        |   4|   0|    6|          2|
    |j_cast1_cast6_reg_850        |   4|   0|    7|          3|
    |j_mid2_reg_675               |   4|   0|    4|          0|
    |j_reg_354                    |   4|   0|    4|          0|
    |sum_mult_1_10_reg_1191       |  32|   0|   32|          0|
    |sum_mult_1_11_reg_1206       |  32|   0|   32|          0|
    |sum_mult_1_1_reg_1141        |  32|   0|   32|          0|
    |sum_mult_1_2_reg_1146        |  32|   0|   32|          0|
    |sum_mult_1_3_reg_1151        |  32|   0|   32|          0|
    |sum_mult_1_4_reg_1156        |  32|   0|   32|          0|
    |sum_mult_1_5_reg_1161        |  32|   0|   32|          0|
    |sum_mult_1_6_reg_1166        |  32|   0|   32|          0|
    |sum_mult_1_7_reg_1171        |  32|   0|   32|          0|
    |sum_mult_1_8_reg_1176        |  32|   0|   32|          0|
    |sum_mult_1_9_reg_1181        |  32|   0|   32|          0|
    |sum_mult_1_reg_1136          |  32|   0|   32|          0|
    |sum_mult_1_s_reg_1186        |  32|   0|   32|          0|
    |tmp1_reg_1051                |  32|   0|   32|          0|
    |tmp_10_reg_1116              |  32|   0|   32|          0|
    |tmp_11_reg_1126              |  32|   0|   32|          0|
    |tmp_13_reg_694               |   8|   0|    8|          0|
    |tmp_14_reg_735               |   8|   0|    8|          0|
    |tmp_15_reg_780               |   8|   0|    8|          0|
    |tmp_16_reg_835               |   8|   0|    8|          0|
    |tmp_17_reg_896               |   8|   0|    8|          0|
    |tmp_18_reg_951               |   8|   0|    8|          0|
    |tmp_19_reg_1011              |   8|   0|    8|          0|
    |tmp_1_reg_1076               |  32|   0|   32|          0|
    |tmp_21_reg_705               |   7|   0|    8|          1|
    |tmp_23_reg_790               |   7|   0|    8|          1|
    |tmp_24_reg_845               |   7|   0|    8|          1|
    |tmp_25_reg_906               |   7|   0|    8|          1|
    |tmp_26_reg_961               |   7|   0|    8|          1|
    |tmp_28_reg_720               |   5|   0|    5|          0|
    |tmp_29_reg_755               |   6|   0|    6|          0|
    |tmp_2_reg_1091               |  32|   0|   32|          0|
    |tmp_30_reg_800               |   6|   0|    6|          0|
    |tmp_31_reg_861               |   7|   0|    7|          0|
    |tmp_32_reg_916               |   7|   0|    7|          0|
    |tmp_33_reg_971               |   7|   0|    7|          0|
    |tmp_34_reg_1201              |   8|   0|    8|          0|
    |tmp_3_reg_1101               |  32|   0|   32|          0|
    |tmp_4_reg_1111               |  32|   0|   32|          0|
    |tmp_5_reg_1121               |  32|   0|   32|          0|
    |tmp_6_reg_1131               |  32|   0|   32|          0|
    |tmp_7_reg_1066               |  32|   0|   32|          0|
    |tmp_8_reg_1086               |  32|   0|   32|          0|
    |tmp_9_reg_1096               |  32|   0|   32|          0|
    |tmp_s_reg_1106               |  32|   0|   32|          0|
    |exitcond_flatten_reg_666     |   0|   1|    1|          0|
    |i_cast2_mid2_v_reg_685       |   0|   4|    4|          0|
    |j_mid2_reg_675               |   0|   4|    4|          0|
    |tmp_10_reg_1116              |   0|  32|   32|          0|
    |tmp_11_reg_1126              |   0|  32|   32|          0|
    |tmp_1_reg_1076               |   0|  32|   32|          0|
    |tmp_2_reg_1091               |   0|  32|   32|          0|
    |tmp_3_reg_1101               |   0|  32|   32|          0|
    |tmp_4_reg_1111               |   0|  32|   32|          0|
    |tmp_5_reg_1121               |   0|  32|   32|          0|
    |tmp_6_reg_1131               |   0|  32|   32|          0|
    |tmp_7_reg_1066               |   0|  32|   32|          0|
    |tmp_8_reg_1086               |   0|  32|   32|          0|
    |tmp_9_reg_1096               |   0|  32|   32|          0|
    |tmp_s_reg_1106               |   0|  32|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1874| 393| 2277|         10|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |    matmul    | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |    matmul    | return value |
|ap_start      |  in |    1| ap_ctrl_hs |    matmul    | return value |
|ap_done       | out |    1| ap_ctrl_hs |    matmul    | return value |
|ap_idle       | out |    1| ap_ctrl_hs |    matmul    | return value |
|ap_ready      | out |    1| ap_ctrl_hs |    matmul    | return value |
|a_0_address0  | out |    7|  ap_memory |      a_0     |     array    |
|a_0_ce0       | out |    1|  ap_memory |      a_0     |     array    |
|a_0_q0        |  in |   32|  ap_memory |      a_0     |     array    |
|a_1_address0  | out |    7|  ap_memory |      a_1     |     array    |
|a_1_ce0       | out |    1|  ap_memory |      a_1     |     array    |
|a_1_q0        |  in |   32|  ap_memory |      a_1     |     array    |
|b_0_address0  | out |    7|  ap_memory |      b_0     |     array    |
|b_0_ce0       | out |    1|  ap_memory |      b_0     |     array    |
|b_0_q0        |  in |   32|  ap_memory |      b_0     |     array    |
|b_1_address0  | out |    7|  ap_memory |      b_1     |     array    |
|b_1_ce0       | out |    1|  ap_memory |      b_1     |     array    |
|b_1_q0        |  in |   32|  ap_memory |      b_1     |     array    |
|c_address0    | out |    8|  ap_memory |       c      |     array    |
|c_ce0         | out |    1|  ap_memory |       c      |     array    |
|c_we0         | out |    1|  ap_memory |       c      |     array    |
|c_d0          | out |   32|  ap_memory |       c      |     array    |
+--------------+-----+-----+------------+--------------+--------------+

