// Seed: 2378212508
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input uwire id_2,
    output wire id_3,
    output wand id_4,
    output supply1 id_5
);
  assign id_3 = id_0;
  tri id_7 = id_0;
  assign id_4 = 1;
  uwire id_8;
  assign id_5 = 1 - 1;
  id_9(
      id_2 > id_1, 1, id_10[1] == id_8
  );
  wire id_11;
  tri0 id_12;
  wire id_13;
  wire id_14;
  assign id_3 = id_2;
  uwire id_15 = 1;
  always @(id_8 - 1 or posedge 1 or posedge 1) begin
    if (id_12) begin
      disable id_16;
    end
  end
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1
    , id_21,
    input wor id_2
    , id_22,
    input wor id_3
    , id_23,
    output logic id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri1 id_12,
    input wand id_13,
    output supply1 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri id_17,
    input supply1 id_18,
    output wor id_19
);
  wire id_24;
  module_0(
      id_2, id_6, id_13, id_6, id_19, id_19
  );
  always id_4 <= #1 id_23[1];
  wire id_25;
endmodule
