Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Aug  1 17:31:45 2023
| Host             : DESKTOP-55V5AO4 running 64-bit major release  (build 9200)
| Command          : report_power -file Single_Cycle_Top_power_routed.rpt -pb Single_Cycle_Top_power_summary_routed.pb -rpx Single_Cycle_Top_power_routed.rpx
| Design           : Single_Cycle_Top
| Device           : xc7vx485tffg1157-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.320        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.077        |
| Device Static (W)        | 0.243        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.011 |     1392 |       --- |             --- |
|   LUT as Logic           |     0.008 |      666 |    303600 |            0.22 |
|   LUT as Distributed RAM |     0.003 |      336 |    130800 |            0.26 |
|   F7/F8 Muxes            |    <0.001 |      196 |    303600 |            0.06 |
|   CARRY4                 |    <0.001 |       28 |     75900 |            0.04 |
|   Register               |    <0.001 |        8 |    607200 |           <0.01 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     0.026 |     1016 |       --- |             --- |
| Block RAM                |     0.002 |      0.5 |      1030 |            0.05 |
| DSPs                     |     0.003 |        3 |      2800 |            0.11 |
| I/O                      |     0.032 |       38 |       600 |            6.33 |
| Static Power             |     0.243 |          |           |                 |
| Total                    |     0.320 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.180 |       0.045 |      0.135 |
| Vccaux    |       1.800 |     0.040 |       0.003 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.016 |       0.015 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------+-----------+
| Name                                        | Power (W) |
+---------------------------------------------+-----------+
| Single_Cycle_Top                            |     0.077 |
|   ALU                                       |     0.005 |
|   Data_Memory                               |     0.006 |
|     Data_Memory_Registers_reg_0_15_0_0      |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__0   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__1   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__10  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__11  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__12  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__13  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__14  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__15  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__16  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__17  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__18  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__19  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__2   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__20  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__21  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__22  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__23  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__24  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__25  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__26  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__27  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__28  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__29  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__3   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__30  |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__4   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__5   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__6   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__7   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__8   |    <0.001 |
|     Data_Memory_Registers_reg_0_15_0_0__9   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_0_0     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_10_10   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_11_11   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_12_12   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_13_13   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_14_14   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_15_15   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_16_16   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_17_17   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_18_18   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_19_19   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_1_1     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_20_20   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_21_21   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_22_22   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_23_23   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_24_24   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_25_25   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_26_26   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_27_27   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_28_28   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_29_29   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_2_2     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_30_30   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_31_31   |    <0.001 |
|     Data_Memory_Registers_reg_0_255_3_3     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_4_4     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_5_5     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_6_6     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_7_7     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_8_8     |    <0.001 |
|     Data_Memory_Registers_reg_0_255_9_9     |    <0.001 |
|     Data_Memory_Registers_reg_256_511_0_0   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_10_10 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_11_11 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_12_12 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_13_13 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_14_14 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_15_15 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_16_16 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_17_17 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_18_18 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_19_19 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_1_1   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_20_20 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_21_21 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_22_22 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_23_23 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_24_24 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_25_25 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_26_26 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_27_27 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_28_28 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_29_29 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_2_2   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_30_30 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_31_31 |    <0.001 |
|     Data_Memory_Registers_reg_256_511_3_3   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_4_4   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_5_5   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_6_6   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_7_7   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_8_8   |    <0.001 |
|     Data_Memory_Registers_reg_256_511_9_9   |    <0.001 |
|   PC                                        |     0.001 |
|   PC_Adder                                  |    <0.001 |
|   Register_File                             |     0.029 |
|     Registers_reg_r1_0_31_0_5               |    <0.001 |
|     Registers_reg_r1_0_31_12_17             |    <0.001 |
|     Registers_reg_r1_0_31_18_23             |    <0.001 |
|     Registers_reg_r1_0_31_24_29             |    <0.001 |
|     Registers_reg_r1_0_31_30_31             |    <0.001 |
|     Registers_reg_r1_0_31_6_11              |    <0.001 |
|     Registers_reg_r2_0_31_0_5               |    <0.001 |
|     Registers_reg_r2_0_31_12_17             |    <0.001 |
|     Registers_reg_r2_0_31_18_23             |    <0.001 |
|     Registers_reg_r2_0_31_24_29             |    <0.001 |
|     Registers_reg_r2_0_31_30_31             |    <0.001 |
|     Registers_reg_r2_0_31_6_11              |    <0.001 |
+---------------------------------------------+-----------+


