# Description

TODO


## Articles

- [Гениальность микропроцессоров RISC-V](https://habr.com/ru/company/vdsina/blog/534542/)
- [Недостатки RISC-V](https://habr.com/ru/post/461785/)
- [RISC-V Bytes](https://danielmangum.com/categories/risc-v-bytes/)
- [Изучаем RISC-V с нуля, часть 1: Ассемблер и соглашения]()
- [High-Level Synthesis For RISC-V](https://semiengineering.com/high-level-synthesis-for-risc-v/)
- [RISC-V с нуля](https://habr.com/ru/post/454208/)
- [Accelerating ML Recommendation with over a Thousand RISC-V/Tensor Processors on Esperanto’s ET-SoC-1 Chip](https://www.esperanto.ai/wp-content/uploads/2021/08/HC2021.Esperanto.Ditzel.Final_.pdf)
- [Linux in a Pixel Shader - A RISC-V Emulator for VRChat](https://blog.pimaker.at/texts/rvc1/)
- [XiangShan open-source 64-bit RISC-V processor to rival Arm Cortex-A76](https://www.cnx-software.com/2021/07/05/xiangshan-open-source-64-bit-risc-v-processor-rival-arm-cortex-a76/)
- [RISC-V Adventures: Lightening](https://ekaitz.elenq.tech/lightening.html)
- [Build a RISC-V CPU From Scratch](https://spectrum.ieee.org/build-a-riscv-cpu-from-scratch)
- [Example RISC-V Assembly Programs](https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/)
- [What happens when you load into x0 on RISC-V?](https://commaok.xyz/post/riscv_isa_blog_post/)
- [Designing a RISC-V CPU, Part 1: Learning hardware design as a software engineer](https://mcla.ug/blog/risc-v-cpu-part-1.html)
- [RISC-V isn’t as interesting as you think](https://sporks.space/2021/02/01/risc-v-isnt-as-interesting-as-you-think/)
- [The Genius of RISC-V Microprocessors](https://erik-engheim.medium.com/the-genius-of-risc-v-microprocessors-b19d735abaa6)
- [Do Some ARM](https://medium.com/@simonhallam/do-some-arm-c7ddc2d59202)
- [What Does RISC and CISC Mean in 2020?](https://medium.com/swlh/what-does-risc-and-cisc-mean-in-2020-7b4d42c9a9de)
- [Getting Graphical Output from our Custom RISC-V Operating System in Rust](https://blog.stephenmarz.com/2020/11/11/risc-v-os-using-rust-graphics/)
- [Understanding Non-Local Jumps (setjmp/longjmp) in RISC-V Assembly](https://danielmangum.com/posts/non-local-jumps-riscv/)
- [Parsing RISC-V assembly](https://web.eecs.utk.edu/~azh/blog/parsingriscv.html)
- [RISC-V: What’s Missing And Who’s Competing](https://semiengineering.com/risc-v-whats-missing-and-whos-competing/)
- [Open-Source Hardware Momentum Builds](https://semiengineering.com/riding-the-risc-v-wave/)
- [RISC-V’s Expanding Footprint](https://semiengineering.com/where-risc-v-is-gaining-traction/)
- [PicoRio Linux RISC-V SBC is an Open Source Alternative to Raspberry Pi Board](https://www.cnx-software.com/2020/09/04/picorio-linux-risc-v-sbc-is-an-open-source-alternative-to-raspberry-pi-board/)
- [RISC-V from scratch 1: Introduction, toolchain setup, and hello world!](https://twilco.github.io/riscv-from-scratch/2019/03/10/riscv-from-scratch-1.html)
- [SiFive Core IP 20G1](https://www.sifive.com/blog/sifive-core-ip-20g1)
- [Will RISC-V Revolutionize Computing?](https://cacm.acm.org/magazines/2020/5/244325-will-risc-v-revolutionize-computing/fulltext)
- [Bare metal RISC-V programming in Go](https://embeddedgo.github.io/2020/05/31/bare_metal_programming_risc-v_in_go.html)
- [Learning embedded Rust by building RISC-V-powered robot - Part 1](https://k155la3.blog/2020/03/21/learning-embedded-rust-by-building-riscv-powered-robot-part-1/)
- [Sipeed MAiX RISC-V boards](http://www.ulisp.com/show?30X8)
- [RISC-V Stumbling Blocks](https://x86.lol/generic/2020/01/01/riscv-intro.html)
- [Процессор Snitch на базе RISC-V может похвастаться шестикратным приростом производительности](https://habr.com/ru/company/ispsystem/blog/586404/)
- [RISC-V vs ARM](http://digitrode.ru/computing-devices/mcu_cpu/3414-chto-iz-sebya-predstavlyaet-arhitektura-risc-v-i-pochemu-ona-mozhet-byt-zamenoy-arm.html)


## Courses / Videos

- [RISC-V CPU In TypeScript](https://youtube.com/playlist?list=PLP29wDx6QmW4sXTvFYgbHrLygqH8_oNEH)
- [RISC-V and the CPU Revolution, Yunsup Lee, Samsung Forum](https://youtu.be/AOC7KmHvx9w)
- [George Hotz | Programming | twitchcore: a little RISC-V core | in Python | in Verilog | on FPGA](https://youtu.be/camQ9QeBY9Q)
- [The Genius of the RISC-V Microprocessor - Erik Engheim - NDC TechTown 2021](https://youtu.be/v0ssX-JiV-s)
- ["Verified seL4 on secure RISC-V processors" - Gernot Heiser (LCA 2020)](https://youtu.be/wJ96s3pNtI0)


## Links

- [RISC-V - Getting Started Guide](https://risc-v-getting-started-guide.readthedocs.io/en/latest/)
- [opensbi](https://github.com/riscv-software-src/opensbi) - RISC-V Open Source Supervisor Binary Interface
- [Building a RISC-V CPU Core](https://github.com/stevehoover/LF-Building-a-RISC-V-CPU-Core)
- [RVVM](https://github.com/lekkit/rvvm) - The RISC-V Virtual Machine
- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)
- [RISC-V Assembly Programmer's Manual](https://github.com/riscv-non-isa/riscv-asm-manual/blob/master/riscv-asm.md)
- [Awesome RISC-V](https://github.com/drom/awesome-riscv)
