

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue Jun 14 23:15:34 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _LATD	set	3980
    50  0000                     _TRISD	set	3989
    51  0000                     _T0CONbits	set	4053
    52  0000                     _INTCONbits	set	4082
    53  0000                     _TMR0L	set	4054
    54  0000                     _TRISAbits	set	3986
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59  007FC4                     __pcinit:
    60                           	callstack 0
    61  007FC4                     start_initialization:
    62                           	callstack 0
    63  007FC4                     __initialization:
    64                           	callstack 0
    65                           
    66                           ; Clear objects allocated to COMRAM (1 bytes)
    67  007FC4  6A01               	clrf	__pbssCOMRAM& (0+255),c
    68  007FC6                     end_of_initialization:
    69                           	callstack 0
    70  007FC6                     __end_of__initialization:
    71                           	callstack 0
    72  007FC6  0100               	movlb	0
    73  007FC8  EFE6  F03F         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	bssCOMRAM
    76  000001                     __pbssCOMRAM:
    77                           	callstack 0
    78  000001                     _count:
    79                           	callstack 0
    80  000001                     	ds	1
    81                           
    82                           	psect	cstackCOMRAM
    83  000000                     __pcstackCOMRAM:
    84                           	callstack 0
    85  000000                     
    86                           ; 2 bytes @ 0x0
    87 ;;
    88 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    89 ;;
    90 ;; *************** function _main *****************
    91 ;; Defined at:
    92 ;;		line 27 in file "contador.c"
    93 ;; Parameters:    Size  Location     Type
    94 ;;		None
    95 ;; Auto vars:     Size  Location     Type
    96 ;;		None
    97 ;; Return value:  Size  Location     Type
    98 ;;                  2   18[None  ] int 
    99 ;; Registers used:
   100 ;;		wreg, status,2, status,0
   101 ;; Tracked objects:
   102 ;;		On entry : 0/0
   103 ;;		On exit  : 0/0
   104 ;;		Unchanged: 0/0
   105 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   106 ;;      Params:         0       0       0       0       0       0       0       0       0
   107 ;;      Locals:         0       0       0       0       0       0       0       0       0
   108 ;;      Temps:          0       0       0       0       0       0       0       0       0
   109 ;;      Totals:         0       0       0       0       0       0       0       0       0
   110 ;;Total ram usage:        0 bytes
   111 ;; This function calls:
   112 ;;		Nothing
   113 ;; This function is called by:
   114 ;;		Startup code after reset
   115 ;; This function uses a non-reentrant model
   116 ;;
   117                           
   118                           	psect	text0
   119  007FCC                     __ptext0:
   120                           	callstack 0
   121  007FCC                     _main:
   122                           	callstack 31
   123                           
   124                           ;contador.c: 28: INTCONbits.GIE = 0;
   125                           
   126                           ;incstack = 0
   127  007FCC  9EF2               	bcf	242,7,c	;volatile
   128                           
   129                           ;contador.c: 29: T0CONbits.T0CS = 1;
   130  007FCE  8AD5               	bsf	213,5,c	;volatile
   131                           
   132                           ;contador.c: 30: T0CONbits.T0SE = 1;
   133  007FD0  88D5               	bsf	213,4,c	;volatile
   134                           
   135                           ;contador.c: 31: T0CONbits.T08BIT = 1;
   136  007FD2  8CD5               	bsf	213,6,c	;volatile
   137                           
   138                           ;contador.c: 32: T0CONbits.TMR0ON = 1;
   139  007FD4  8ED5               	bsf	213,7,c	;volatile
   140                           
   141                           ;contador.c: 33: TMR0L = 0;
   142  007FD6  0E00               	movlw	0
   143  007FD8  6ED6               	movwf	214,c	;volatile
   144                           
   145                           ;contador.c: 34: TRISD = 0x00;
   146  007FDA  0E00               	movlw	0
   147  007FDC  6E95               	movwf	149,c	;volatile
   148                           
   149                           ;contador.c: 35: LATD = 0x00;
   150  007FDE  0E00               	movlw	0
   151  007FE0  6E8C               	movwf	140,c	;volatile
   152                           
   153                           ;contador.c: 36: TRISAbits.RA4 = 1;
   154  007FE2  8892               	bsf	146,4,c	;volatile
   155  007FE4                     l777:
   156                           
   157                           ;contador.c: 38: if (TMR0L == 10) {
   158  007FE4  0E0A               	movlw	10
   159  007FE6  18D6               	xorwf	214,w,c	;volatile
   160  007FE8  A4D8               	btfss	status,2,c
   161  007FEA  D004               	goto	l781
   162                           
   163                           ;contador.c: 39: TMR0L = 0;
   164  007FEC  0E00               	movlw	0
   165  007FEE  6ED6               	movwf	214,c	;volatile
   166                           
   167                           ;contador.c: 40: count = 0;
   168  007FF0  0E00               	movlw	0
   169  007FF2  6E01               	movwf	_count^0,c
   170  007FF4                     l781:
   171                           
   172                           ;contador.c: 41: };contador.c: 42: count = TMR0L;
   173  007FF4  CFD6 F001          	movff	4054,_count	;volatile
   174                           
   175                           ;contador.c: 43: LATD = (1 << 4) | count;
   176  007FF8  5001               	movf	_count^0,w,c
   177  007FFA  0910               	iorlw	16
   178  007FFC  6E8C               	movwf	140,c	;volatile
   179  007FFE  D7F2               	goto	l777
   180  008000                     __end_of_main:
   181                           	callstack 0
   182  0000                     
   183                           	psect	rparam
   184  0000                     
   185                           	psect	idloc
   186                           
   187                           ;Config register IDLOC0 @ 0x200000
   188                           ;	unspecified, using default values
   189  200000                     	org	2097152
   190  200000  FF                 	db	255
   191                           
   192                           ;Config register IDLOC1 @ 0x200001
   193                           ;	unspecified, using default values
   194  200001                     	org	2097153
   195  200001  FF                 	db	255
   196                           
   197                           ;Config register IDLOC2 @ 0x200002
   198                           ;	unspecified, using default values
   199  200002                     	org	2097154
   200  200002  FF                 	db	255
   201                           
   202                           ;Config register IDLOC3 @ 0x200003
   203                           ;	unspecified, using default values
   204  200003                     	org	2097155
   205  200003  FF                 	db	255
   206                           
   207                           ;Config register IDLOC4 @ 0x200004
   208                           ;	unspecified, using default values
   209  200004                     	org	2097156
   210  200004  FF                 	db	255
   211                           
   212                           ;Config register IDLOC5 @ 0x200005
   213                           ;	unspecified, using default values
   214  200005                     	org	2097157
   215  200005  FF                 	db	255
   216                           
   217                           ;Config register IDLOC6 @ 0x200006
   218                           ;	unspecified, using default values
   219  200006                     	org	2097158
   220  200006  FF                 	db	255
   221                           
   222                           ;Config register IDLOC7 @ 0x200007
   223                           ;	unspecified, using default values
   224  200007                     	org	2097159
   225  200007  FF                 	db	255
   226                           
   227                           	psect	config
   228                           
   229                           ;Config register CONFIG1L @ 0x300000
   230                           ;	PLL Prescaler Selection bits
   231                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   232                           ;	System Clock Postscaler Selection bits
   233                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   234                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   235                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   236  300000                     	org	3145728
   237  300000  00                 	db	0
   238                           
   239                           ;Config register CONFIG1H @ 0x300001
   240                           ;	Oscillator Selection bits
   241                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   242                           ;	Fail-Safe Clock Monitor Enable bit
   243                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   244                           ;	Internal/External Oscillator Switchover bit
   245                           ;	IESO = OFF, Oscillator Switchover mode disabled
   246  300001                     	org	3145729
   247  300001  08                 	db	8
   248                           
   249                           ;Config register CONFIG2L @ 0x300002
   250                           ;	Power-up Timer Enable bit
   251                           ;	PWRT = OFF, PWRT disabled
   252                           ;	Brown-out Reset Enable bits
   253                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   254                           ;	Brown-out Reset Voltage bits
   255                           ;	BORV = 3, Minimum setting 2.05V
   256                           ;	USB Voltage Regulator Enable bit
   257                           ;	VREGEN = OFF, USB voltage regulator disabled
   258  300002                     	org	3145730
   259  300002  19                 	db	25
   260                           
   261                           ;Config register CONFIG2H @ 0x300003
   262                           ;	Watchdog Timer Enable bit
   263                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   264                           ;	Watchdog Timer Postscale Select bits
   265                           ;	WDTPS = 32768, 1:32768
   266  300003                     	org	3145731
   267  300003  1E                 	db	30
   268                           
   269                           ; Padding undefined space
   270  300004                     	org	3145732
   271  300004  FF                 	db	255
   272                           
   273                           ;Config register CONFIG3H @ 0x300005
   274                           ;	CCP2 MUX bit
   275                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   276                           ;	PORTB A/D Enable bit
   277                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   278                           ;	Low-Power Timer 1 Oscillator Enable bit
   279                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   280                           ;	MCLR Pin Enable bit
   281                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR pin disabled
   282  300005                     	org	3145733
   283  300005  01                 	db	1
   284                           
   285                           ;Config register CONFIG4L @ 0x300006
   286                           ;	Stack Full/Underflow Reset Enable bit
   287                           ;	STVREN = ON, Stack full/underflow will cause Reset
   288                           ;	Single-Supply ICSP Enable bit
   289                           ;	LVP = OFF, Single-Supply ICSP disabled
   290                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   291                           ;	ICPRT = OFF, ICPORT disabled
   292                           ;	Extended Instruction Set Enable bit
   293                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   294                           ;	Background Debugger Enable bit
   295                           ;	DEBUG = 0x1, unprogrammed default
   296  300006                     	org	3145734
   297  300006  81                 	db	129
   298                           
   299                           ; Padding undefined space
   300  300007                     	org	3145735
   301  300007  FF                 	db	255
   302                           
   303                           ;Config register CONFIG5L @ 0x300008
   304                           ;	Code Protection bit
   305                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   306                           ;	Code Protection bit
   307                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   308                           ;	Code Protection bit
   309                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   310                           ;	Code Protection bit
   311                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   312  300008                     	org	3145736
   313  300008  0F                 	db	15
   314                           
   315                           ;Config register CONFIG5H @ 0x300009
   316                           ;	Boot Block Code Protection bit
   317                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   318                           ;	Data EEPROM Code Protection bit
   319                           ;	CPD = OFF, Data EEPROM is not code-protected
   320  300009                     	org	3145737
   321  300009  C0                 	db	192
   322                           
   323                           ;Config register CONFIG6L @ 0x30000A
   324                           ;	Write Protection bit
   325                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   326                           ;	Write Protection bit
   327                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   328                           ;	Write Protection bit
   329                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   330                           ;	Write Protection bit
   331                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   332  30000A                     	org	3145738
   333  30000A  0F                 	db	15
   334                           
   335                           ;Config register CONFIG6H @ 0x30000B
   336                           ;	Configuration Register Write Protection bit
   337                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   338                           ;	Boot Block Write Protection bit
   339                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   340                           ;	Data EEPROM Write Protection bit
   341                           ;	WRTD = OFF, Data EEPROM is not write-protected
   342  30000B                     	org	3145739
   343  30000B  E0                 	db	224
   344                           
   345                           ;Config register CONFIG7L @ 0x30000C
   346                           ;	Table Read Protection bit
   347                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   348                           ;	Table Read Protection bit
   349                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   350                           ;	Table Read Protection bit
   351                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   352                           ;	Table Read Protection bit
   353                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   354  30000C                     	org	3145740
   355  30000C  0F                 	db	15
   356                           
   357                           ;Config register CONFIG7H @ 0x30000D
   358                           ;	Boot Block Table Read Protection bit
   359                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   360  30000D                     	org	3145741
   361  30000D  40                 	db	64
   362                           tosu	equ	0xFFF
   363                           tosh	equ	0xFFE
   364                           tosl	equ	0xFFD
   365                           stkptr	equ	0xFFC
   366                           pclatu	equ	0xFFB
   367                           pclath	equ	0xFFA
   368                           pcl	equ	0xFF9
   369                           tblptru	equ	0xFF8
   370                           tblptrh	equ	0xFF7
   371                           tblptrl	equ	0xFF6
   372                           tablat	equ	0xFF5
   373                           prodh	equ	0xFF4
   374                           prodl	equ	0xFF3
   375                           indf0	equ	0xFEF
   376                           postinc0	equ	0xFEE
   377                           postdec0	equ	0xFED
   378                           preinc0	equ	0xFEC
   379                           plusw0	equ	0xFEB
   380                           fsr0h	equ	0xFEA
   381                           fsr0l	equ	0xFE9
   382                           wreg	equ	0xFE8
   383                           indf1	equ	0xFE7
   384                           postinc1	equ	0xFE6
   385                           postdec1	equ	0xFE5
   386                           preinc1	equ	0xFE4
   387                           plusw1	equ	0xFE3
   388                           fsr1h	equ	0xFE2
   389                           fsr1l	equ	0xFE1
   390                           bsr	equ	0xFE0
   391                           indf2	equ	0xFDF
   392                           postinc2	equ	0xFDE
   393                           postdec2	equ	0xFDD
   394                           preinc2	equ	0xFDC
   395                           plusw2	equ	0xFDB
   396                           fsr2h	equ	0xFDA
   397                           fsr2l	equ	0xFD9
   398                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      0       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      27        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      0       1       1        1.1%
BITBIGSFRllh        3F      0       0      23        0.0%
BITBIGSFRllll       2C      0       0      26        0.0%
BITBIGSFRlh         1B      0       0      22        0.0%
BITBIGSFRh           D      0       0      21        0.0%
BITBIGSFRlllhl       5      0       0      25        0.0%
BITBIGSFRlllhh       2      0       0      24        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       1       3        0.0%
DATA                 0      0       1       4        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue Jun 14 23:15:34 2022

                    l781 7FF4                      l777 7FE4                     _LATD 000F8C  
                   _main 7FCC                     start 0000             ___param_bank 000000  
                  ?_main 0000                    _TMR0L 000FD6                    _TRISD 000F95  
                  _count 0001                    status 000FD8          __initialization 7FC4  
           __end_of_main 8000                   ??_main 0000            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FC6  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FC4                  __ramtop 0800  
                __ptext0 7FCC                _T0CONbits 000FD5     end_of_initialization 7FC6  
              _TRISAbits 000F92      start_initialization 7FC4              __pbssCOMRAM 0001  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
             _INTCONbits 000FF2  
