// Seed: 3511139381
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic [7:0] id_6, id_7, id_8, id_9 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  wire id_10, id_11;
  assign id_9 = id_1;
  assign id_6 = id_7[-1'b0];
endmodule
