// Seed: 1101025109
module module_0 (
    output wire id_0,
    output supply0 id_1,
    output wire id_2,
    output tri1 id_3,
    output wor id_4,
    input uwire id_5,
    output wand id_6,
    input tri1 id_7
);
  wire id_9;
  assign module_1.id_12 = 0;
  assign id_3 = 1 - -1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    output logic id_4,
    output supply0 id_5,
    input wor id_6,
    output tri0 id_7,
    input wand id_8,
    input tri id_9,
    id_15,
    input wor id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri id_13
);
  always id_4 <= 1;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_11,
      id_11,
      id_5,
      id_2,
      id_7,
      id_8
  );
  wire id_16;
endmodule
