<profile>

<section name = "Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_24_2'" level="0">
<item name = "Date">Tue Jun 20 15:44:16 2023
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">a9crc</item>
<item name = "Solution">solution_crc (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.212 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">26, 26, 0.260 us, 0.260 us, 26, 26, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_24_2">24, 24, 1, 1, 1, 24, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 23, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 8, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24_fu_526_p2">+, 0, 0, 13, 6, 1</column>
<column name="icmp_ln24_fu_396_p2">icmp, 0, 0, 10, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_3">9, 2, 6, 12</column>
<column name="i_fu_120">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="i_fu_120">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_24_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_24_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_24_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_24_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_24_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, crc24a_Pipeline_VITIS_LOOP_24_2, return value</column>
<column name="crc_V_39_out">out, 1, ap_vld, crc_V_39_out, pointer</column>
<column name="crc_V_39_out_ap_vld">out, 1, ap_vld, crc_V_39_out, pointer</column>
<column name="crc_V_38_out">out, 1, ap_vld, crc_V_38_out, pointer</column>
<column name="crc_V_38_out_ap_vld">out, 1, ap_vld, crc_V_38_out, pointer</column>
<column name="crc_V_37_out">out, 1, ap_vld, crc_V_37_out, pointer</column>
<column name="crc_V_37_out_ap_vld">out, 1, ap_vld, crc_V_37_out, pointer</column>
<column name="crc_V_36_out">out, 1, ap_vld, crc_V_36_out, pointer</column>
<column name="crc_V_36_out_ap_vld">out, 1, ap_vld, crc_V_36_out, pointer</column>
<column name="crc_V_35_out">out, 1, ap_vld, crc_V_35_out, pointer</column>
<column name="crc_V_35_out_ap_vld">out, 1, ap_vld, crc_V_35_out, pointer</column>
<column name="crc_V_34_out">out, 1, ap_vld, crc_V_34_out, pointer</column>
<column name="crc_V_34_out_ap_vld">out, 1, ap_vld, crc_V_34_out, pointer</column>
<column name="crc_V_33_out">out, 1, ap_vld, crc_V_33_out, pointer</column>
<column name="crc_V_33_out_ap_vld">out, 1, ap_vld, crc_V_33_out, pointer</column>
<column name="crc_V_32_out">out, 1, ap_vld, crc_V_32_out, pointer</column>
<column name="crc_V_32_out_ap_vld">out, 1, ap_vld, crc_V_32_out, pointer</column>
<column name="crc_V_31_out">out, 1, ap_vld, crc_V_31_out, pointer</column>
<column name="crc_V_31_out_ap_vld">out, 1, ap_vld, crc_V_31_out, pointer</column>
<column name="crc_V_30_out">out, 1, ap_vld, crc_V_30_out, pointer</column>
<column name="crc_V_30_out_ap_vld">out, 1, ap_vld, crc_V_30_out, pointer</column>
<column name="crc_V_29_out">out, 1, ap_vld, crc_V_29_out, pointer</column>
<column name="crc_V_29_out_ap_vld">out, 1, ap_vld, crc_V_29_out, pointer</column>
<column name="crc_V_28_out">out, 1, ap_vld, crc_V_28_out, pointer</column>
<column name="crc_V_28_out_ap_vld">out, 1, ap_vld, crc_V_28_out, pointer</column>
<column name="crc_V_27_out">out, 1, ap_vld, crc_V_27_out, pointer</column>
<column name="crc_V_27_out_ap_vld">out, 1, ap_vld, crc_V_27_out, pointer</column>
<column name="crc_V_26_out">out, 1, ap_vld, crc_V_26_out, pointer</column>
<column name="crc_V_26_out_ap_vld">out, 1, ap_vld, crc_V_26_out, pointer</column>
<column name="crc_V_25_out">out, 1, ap_vld, crc_V_25_out, pointer</column>
<column name="crc_V_25_out_ap_vld">out, 1, ap_vld, crc_V_25_out, pointer</column>
<column name="crc_V_24_out">out, 1, ap_vld, crc_V_24_out, pointer</column>
<column name="crc_V_24_out_ap_vld">out, 1, ap_vld, crc_V_24_out, pointer</column>
<column name="crc_V_23_out">out, 1, ap_vld, crc_V_23_out, pointer</column>
<column name="crc_V_23_out_ap_vld">out, 1, ap_vld, crc_V_23_out, pointer</column>
<column name="crc_V_22_out">out, 1, ap_vld, crc_V_22_out, pointer</column>
<column name="crc_V_22_out_ap_vld">out, 1, ap_vld, crc_V_22_out, pointer</column>
<column name="crc_V_21_out">out, 1, ap_vld, crc_V_21_out, pointer</column>
<column name="crc_V_21_out_ap_vld">out, 1, ap_vld, crc_V_21_out, pointer</column>
<column name="crc_V_20_out">out, 1, ap_vld, crc_V_20_out, pointer</column>
<column name="crc_V_20_out_ap_vld">out, 1, ap_vld, crc_V_20_out, pointer</column>
<column name="crc_V_19_out">out, 1, ap_vld, crc_V_19_out, pointer</column>
<column name="crc_V_19_out_ap_vld">out, 1, ap_vld, crc_V_19_out, pointer</column>
<column name="crc_V_18_out">out, 1, ap_vld, crc_V_18_out, pointer</column>
<column name="crc_V_18_out_ap_vld">out, 1, ap_vld, crc_V_18_out, pointer</column>
<column name="crc_V_17_out">out, 1, ap_vld, crc_V_17_out, pointer</column>
<column name="crc_V_17_out_ap_vld">out, 1, ap_vld, crc_V_17_out, pointer</column>
<column name="crc_V_8_out">out, 1, ap_vld, crc_V_8_out, pointer</column>
<column name="crc_V_8_out_ap_vld">out, 1, ap_vld, crc_V_8_out, pointer</column>
</table>
</item>
</section>
</profile>
