{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/740-US20210134366(Pending) (Done on website already).pdf"}, "page_content": "output , and provides the output logic as desired .\n\n[ 0053 ] Four 3 - input LUTRAMs are connected such that\n\ntwo LUTRAMs in parallel and two in cascade form to\n\n[ 0046 ] The following table lists the important terminolo\n\nemulate a 2x6 TCAM . In FIG . 3E two TCAM rules of 6 bits\n\ngies used in the memory device according to embodiments\n\neach ( \u201c 1 0 0 X 10 \u201d and \u201c 1 X X 0 0 1 \u201d ) are stored .\n\nof the present invention .\n\n[ 0054 ] To simplify the understanding , the emulation of\n\nLUTRAMs into TCAM may be explained using 3 - input\n\nTABLE 1\n\nLUTRAMs . FPGAs may have 6 - input LUTRAM , such as in\n\nthose Xilinx FPGAs . In this example TCAM design , 6 - input\n\nTerminologies ( Notations for D - TCAM )\n\nmay saves information of 1x6 TCAM in a similar way as\n\nNotation\n\nefir ion\n\ndescribed for 3 - input LUTRAM of FIG . 3A . For example , a\n\nbasic memory block including a D - CAM block may include\n\nSearch key ( W bits )\n\nSk\n\n64 6 - input LUTRAMs which implements a 64x6 TCAM . In\n\nWidth of the D - TCAM\n\nW\n\nDepth of the D - TCAM\n\naddition , multiple basic memory blocks , i.e. , the D - CAM\n\nD\n\nNumber of D - CAM blocks in a column\n\nm\n\nblocks , may be connected together to form a modular\n\nNumber of D - CAM blocks in a row\n\nn\n\nstructure of larger TCAMs similarly as described for mul\n\nMatch lines . Output of D - TCAM going into\n\nMLs\n\ntiple 3 - input LUTRAMs in cascade and / or parallel form ,\n\nthe priority encoder\n\nMatch line vecotrs of 64 bits . Ouptput of\n\nML_Vs\n\nreferring to FIG . 3E for example .\n\neach D - CAM block\n\n[ 0055 ]\n\nPreferably , the D - CAM block is the basic building\n\nSub - word formed by dividing Sk into a 6 - bit\n\nSw\n\nblock of the D - TCAM architecture . In one preferable\n\nwords\n\nembodiment , one D - CAM block consists of 64 6 - input\n\nlookup tables ( LUTs ) . These LUTs may be provided by the\n\n[ 0047 ] FPGAs consist of reconfigurable hardware compo\n\nSLICEM slices of Xilinx FPGAs , which are also known as\n\nnents , to implement any digital system , supported by the", "type": "Document"}}