// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "top_mod")
  (DATE "07/30/2017 13:28:49")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (362:362:362))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (4459:4459:4459))
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4690:4690:4690) (4657:4657:4657))
        (PORT d[1] (3238:3238:3238) (3269:3269:3269))
        (PORT d[2] (4612:4612:4612) (4538:4538:4538))
        (PORT d[3] (3161:3161:3161) (3187:3187:3187))
        (PORT d[4] (4671:4671:4671) (4605:4605:4605))
        (PORT d[5] (3751:3751:3751) (3751:3751:3751))
        (PORT d[6] (5073:5073:5073) (5071:5071:5071))
        (PORT d[7] (3435:3435:3435) (3441:3441:3441))
        (PORT d[8] (3230:3230:3230) (3273:3273:3273))
        (PORT d[9] (2506:2506:2506) (2520:2520:2520))
        (PORT d[10] (3276:3276:3276) (3340:3340:3340))
        (PORT d[11] (4024:4024:4024) (4118:4118:4118))
        (PORT d[12] (4944:4944:4944) (4881:4881:4881))
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5262:5262:5262) (5097:5097:5097))
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2987:2987:2987))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4556:4556:4556))
        (PORT d[1] (3917:3917:3917) (3936:3936:3936))
        (PORT d[2] (4421:4421:4421) (4265:4265:4265))
        (PORT d[3] (5017:5017:5017) (4982:4982:4982))
        (PORT d[4] (3370:3370:3370) (3341:3341:3341))
        (PORT d[5] (4762:4762:4762) (4644:4644:4644))
        (PORT d[6] (4576:4576:4576) (4499:4499:4499))
        (PORT d[7] (3727:3727:3727) (3598:3598:3598))
        (PORT d[8] (5648:5648:5648) (5560:5560:5560))
        (PORT d[9] (3163:3163:3163) (3194:3194:3194))
        (PORT d[10] (3651:3651:3651) (3589:3589:3589))
        (PORT d[11] (6225:6225:6225) (6104:6104:6104))
        (PORT d[12] (4511:4511:4511) (4515:4515:4515))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3484:3484:3484) (3338:3338:3338))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4342:4342:4342))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5349:5349:5349))
        (PORT d[1] (3553:3553:3553) (3558:3558:3558))
        (PORT d[2] (4993:4993:4993) (4916:4916:4916))
        (PORT d[3] (3453:3453:3453) (3467:3467:3467))
        (PORT d[4] (4739:4739:4739) (4689:4689:4689))
        (PORT d[5] (4405:4405:4405) (4376:4376:4376))
        (PORT d[6] (5132:5132:5132) (5123:5123:5123))
        (PORT d[7] (4078:4078:4078) (4064:4064:4064))
        (PORT d[8] (3227:3227:3227) (3273:3273:3273))
        (PORT d[9] (2819:2819:2819) (2826:2826:2826))
        (PORT d[10] (3942:3942:3942) (3995:3995:3995))
        (PORT d[11] (4903:4903:4903) (4969:4969:4969))
        (PORT d[12] (4641:4641:4641) (4591:4591:4591))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5458:5458:5458) (5017:5017:5017))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2558:2558:2558))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (5222:5222:5222))
        (PORT d[1] (3521:3521:3521) (3533:3533:3533))
        (PORT d[2] (5314:5314:5314) (5122:5122:5122))
        (PORT d[3] (4945:4945:4945) (4898:4898:4898))
        (PORT d[4] (4018:4018:4018) (3958:3958:3958))
        (PORT d[5] (5326:5326:5326) (5176:5176:5176))
        (PORT d[6] (5522:5522:5522) (5411:5411:5411))
        (PORT d[7] (4939:4939:4939) (4766:4766:4766))
        (PORT d[8] (5661:5661:5661) (5548:5548:5548))
        (PORT d[9] (3422:3422:3422) (3437:3437:3437))
        (PORT d[10] (3804:3804:3804) (3703:3703:3703))
        (PORT d[11] (5653:5653:5653) (5563:5563:5563))
        (PORT d[12] (4496:4496:4496) (4506:4506:4506))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4222:4222:4222))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4528:4528:4528))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3713:3713:3713))
        (PORT d[1] (3465:3465:3465) (3463:3463:3463))
        (PORT d[2] (4871:4871:4871) (4777:4777:4777))
        (PORT d[3] (3585:3585:3585) (3620:3620:3620))
        (PORT d[4] (5400:5400:5400) (5369:5369:5369))
        (PORT d[5] (3482:3482:3482) (3530:3530:3530))
        (PORT d[6] (4240:4240:4240) (4164:4164:4164))
        (PORT d[7] (3579:3579:3579) (3524:3524:3524))
        (PORT d[8] (3342:3342:3342) (3328:3328:3328))
        (PORT d[9] (3214:3214:3214) (3236:3236:3236))
        (PORT d[10] (3248:3248:3248) (3291:3291:3291))
        (PORT d[11] (2885:2885:2885) (2942:2942:2942))
        (PORT d[12] (3621:3621:3621) (3427:3427:3427))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (3874:3874:3874))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4185:4185:4185) (4083:4083:4083))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4926:4926:4926) (4881:4881:4881))
        (PORT d[1] (3398:3398:3398) (3338:3338:3338))
        (PORT d[2] (3377:3377:3377) (3304:3304:3304))
        (PORT d[3] (3027:3027:3027) (2958:2958:2958))
        (PORT d[4] (4026:4026:4026) (4003:4003:4003))
        (PORT d[5] (3273:3273:3273) (3187:3187:3187))
        (PORT d[6] (2965:2965:2965) (2889:2889:2889))
        (PORT d[7] (3060:3060:3060) (2997:2997:2997))
        (PORT d[8] (6132:6132:6132) (5937:5937:5937))
        (PORT d[9] (2423:2423:2423) (2424:2424:2424))
        (PORT d[10] (3437:3437:3437) (3368:3368:3368))
        (PORT d[11] (5797:5797:5797) (5756:5756:5756))
        (PORT d[12] (4881:4881:4881) (4904:4904:4904))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4019:4019:4019))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4398:4398:4398))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4355:4355:4355) (4311:4311:4311))
        (PORT d[1] (3175:3175:3175) (3203:3203:3203))
        (PORT d[2] (4602:4602:4602) (4527:4527:4527))
        (PORT d[3] (3419:3419:3419) (3390:3390:3390))
        (PORT d[4] (5140:5140:5140) (5142:5142:5142))
        (PORT d[5] (3065:3065:3065) (3062:3062:3062))
        (PORT d[6] (4603:4603:4603) (4539:4539:4539))
        (PORT d[7] (3044:3044:3044) (3016:3016:3016))
        (PORT d[8] (2962:2962:2962) (3024:3024:3024))
        (PORT d[9] (2182:2182:2182) (2216:2216:2216))
        (PORT d[10] (2885:2885:2885) (2911:2911:2911))
        (PORT d[11] (4498:4498:4498) (4630:4630:4630))
        (PORT d[12] (4560:4560:4560) (4492:4492:4492))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (2959:2959:2959))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3395:3395:3395))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4665:4665:4665))
        (PORT d[1] (3583:3583:3583) (3611:3611:3611))
        (PORT d[2] (4428:4428:4428) (4247:4247:4247))
        (PORT d[3] (4678:4678:4678) (4650:4650:4650))
        (PORT d[4] (3543:3543:3543) (3487:3487:3487))
        (PORT d[5] (3979:3979:3979) (3811:3811:3811))
        (PORT d[6] (4359:4359:4359) (4185:4185:4185))
        (PORT d[7] (3989:3989:3989) (3810:3810:3810))
        (PORT d[8] (5368:5368:5368) (5276:5276:5276))
        (PORT d[9] (2498:2498:2498) (2439:2439:2439))
        (PORT d[10] (3080:3080:3080) (3196:3196:3196))
        (PORT d[11] (5414:5414:5414) (5355:5355:5355))
        (PORT d[12] (4400:4400:4400) (4377:4377:4377))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3731:3731:3731) (3684:3684:3684))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4591:4591:4591) (4522:4522:4522))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (3829:3829:3829))
        (PORT d[1] (3159:3159:3159) (3170:3170:3170))
        (PORT d[2] (4543:4543:4543) (4462:4462:4462))
        (PORT d[3] (3541:3541:3541) (3576:3576:3576))
        (PORT d[4] (5393:5393:5393) (5374:5374:5374))
        (PORT d[5] (3533:3533:3533) (3579:3579:3579))
        (PORT d[6] (4258:4258:4258) (4181:4181:4181))
        (PORT d[7] (3302:3302:3302) (3256:3256:3256))
        (PORT d[8] (2750:2750:2750) (2753:2753:2753))
        (PORT d[9] (2862:2862:2862) (2895:2895:2895))
        (PORT d[10] (2660:2660:2660) (2732:2732:2732))
        (PORT d[11] (2941:2941:2941) (3000:3000:3000))
        (PORT d[12] (3671:3671:3671) (3475:3475:3475))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4914:4914:4914) (4825:4825:4825))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (3785:3785:3785))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4549:4549:4549))
        (PORT d[1] (3454:3454:3454) (3391:3391:3391))
        (PORT d[2] (3419:3419:3419) (3345:3345:3345))
        (PORT d[3] (3330:3330:3330) (3249:3249:3249))
        (PORT d[4] (4051:4051:4051) (4037:4037:4037))
        (PORT d[5] (3221:3221:3221) (3302:3302:3302))
        (PORT d[6] (3326:3326:3326) (3240:3240:3240))
        (PORT d[7] (4180:4180:4180) (4355:4355:4355))
        (PORT d[8] (5281:5281:5281) (5153:5153:5153))
        (PORT d[9] (2080:2080:2080) (2090:2090:2090))
        (PORT d[10] (2854:2854:2854) (2917:2917:2917))
        (PORT d[11] (5718:5718:5718) (5664:5664:5664))
        (PORT d[12] (4908:4908:4908) (4935:4935:4935))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (2947:2947:2947))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4389:4389:4389))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4116:4116:4116))
        (PORT d[1] (3174:3174:3174) (3205:3205:3205))
        (PORT d[2] (4684:4684:4684) (4610:4610:4610))
        (PORT d[3] (3462:3462:3462) (3430:3430:3430))
        (PORT d[4] (5529:5529:5529) (5522:5522:5522))
        (PORT d[5] (3903:3903:3903) (3856:3856:3856))
        (PORT d[6] (4398:4398:4398) (4367:4367:4367))
        (PORT d[7] (3065:3065:3065) (3048:3048:3048))
        (PORT d[8] (2899:2899:2899) (2959:2959:2959))
        (PORT d[9] (2233:2233:2233) (2265:2265:2265))
        (PORT d[10] (2795:2795:2795) (2800:2800:2800))
        (PORT d[11] (4176:4176:4176) (4338:4338:4338))
        (PORT d[12] (4542:4542:4542) (4475:4475:4475))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4369:4369:4369) (4067:4067:4067))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (3068:3068:3068))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4685:4685:4685))
        (PORT d[1] (3588:3588:3588) (3616:3616:3616))
        (PORT d[2] (4155:4155:4155) (4000:4000:4000))
        (PORT d[3] (4662:4662:4662) (4640:4640:4640))
        (PORT d[4] (3850:3850:3850) (3776:3776:3776))
        (PORT d[5] (3697:3697:3697) (3550:3550:3550))
        (PORT d[6] (4282:4282:4282) (4102:4102:4102))
        (PORT d[7] (4018:4018:4018) (3857:3857:3857))
        (PORT d[8] (5376:5376:5376) (5284:5284:5284))
        (PORT d[9] (3198:3198:3198) (3100:3100:3100))
        (PORT d[10] (3070:3070:3070) (3188:3188:3188))
        (PORT d[11] (5748:5748:5748) (5660:5660:5660))
        (PORT d[12] (4699:4699:4699) (4671:4671:4671))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3555:3555:3555))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4219:4219:4219) (4124:4124:4124))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3316:3316:3316) (3232:3232:3232))
        (PORT d[1] (3423:3423:3423) (3408:3408:3408))
        (PORT d[2] (4956:4956:4956) (4870:4870:4870))
        (PORT d[3] (4267:4267:4267) (4336:4336:4336))
        (PORT d[4] (6116:6116:6116) (6120:6120:6120))
        (PORT d[5] (3633:3633:3633) (3719:3719:3719))
        (PORT d[6] (3369:3369:3369) (3283:3283:3283))
        (PORT d[7] (3347:3347:3347) (3318:3318:3318))
        (PORT d[8] (3118:3118:3118) (3132:3132:3132))
        (PORT d[9] (3808:3808:3808) (3826:3826:3826))
        (PORT d[10] (2948:2948:2948) (3001:3001:3001))
        (PORT d[11] (2927:2927:2927) (2957:2957:2957))
        (PORT d[12] (4117:4117:4117) (3994:3994:3994))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5895:5895:5895) (5698:5698:5698))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (3895:3895:3895))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5353:5353:5353) (5314:5314:5314))
        (PORT d[1] (3846:3846:3846) (3855:3855:3855))
        (PORT d[2] (4797:4797:4797) (4847:4847:4847))
        (PORT d[3] (3962:3962:3962) (3902:3902:3902))
        (PORT d[4] (4504:4504:4504) (4518:4518:4518))
        (PORT d[5] (2680:2680:2680) (2702:2702:2702))
        (PORT d[6] (4991:4991:4991) (4956:4956:4956))
        (PORT d[7] (4098:4098:4098) (4240:4240:4240))
        (PORT d[8] (4901:4901:4901) (4739:4739:4739))
        (PORT d[9] (3055:3055:3055) (3053:3053:3053))
        (PORT d[10] (2862:2862:2862) (2876:2876:2876))
        (PORT d[11] (4608:4608:4608) (4447:4447:4447))
        (PORT d[12] (4504:4504:4504) (4517:4517:4517))
        (PORT clk (2220:2220:2220) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (4750:4750:4750))
        (PORT clk (2220:2220:2220) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4374:4374:4374))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (4061:4061:4061))
        (PORT d[1] (3486:3486:3486) (3483:3483:3483))
        (PORT d[2] (4643:4643:4643) (4569:4569:4569))
        (PORT d[3] (3448:3448:3448) (3413:3413:3413))
        (PORT d[4] (5178:5178:5178) (5180:5180:5180))
        (PORT d[5] (3651:3651:3651) (3615:3615:3615))
        (PORT d[6] (4443:4443:4443) (4408:4408:4408))
        (PORT d[7] (3378:3378:3378) (3359:3359:3359))
        (PORT d[8] (3263:3263:3263) (3310:3310:3310))
        (PORT d[9] (2194:2194:2194) (2228:2228:2228))
        (PORT d[10] (3155:3155:3155) (3175:3175:3175))
        (PORT d[11] (4133:4133:4133) (4290:4290:4290))
        (PORT d[12] (4554:4554:4554) (4486:4486:4486))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2965:2965:2965) (2868:2868:2868))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3020:3020:3020) (3094:3094:3094))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4648:4648:4648))
        (PORT d[1] (3913:3913:3913) (3930:3930:3930))
        (PORT d[2] (4141:4141:4141) (3982:3982:3982))
        (PORT d[3] (4683:4683:4683) (4657:4657:4657))
        (PORT d[4] (3325:3325:3325) (3286:3286:3286))
        (PORT d[5] (3987:3987:3987) (3820:3820:3820))
        (PORT d[6] (4325:4325:4325) (4153:4153:4153))
        (PORT d[7] (3714:3714:3714) (3558:3558:3558))
        (PORT d[8] (5449:5449:5449) (5356:5356:5356))
        (PORT d[9] (2795:2795:2795) (2723:2723:2723))
        (PORT d[10] (3095:3095:3095) (3212:3212:3212))
        (PORT d[11] (5749:5749:5749) (5661:5661:5661))
        (PORT d[12] (4686:4686:4686) (4657:4657:4657))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3556:3556:3556))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4012:4012:4012))
        (PORT clk (2200:2200:2200) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4752:4752:4752) (4704:4704:4704))
        (PORT d[1] (2872:2872:2872) (2885:2885:2885))
        (PORT d[2] (4672:4672:4672) (4592:4592:4592))
        (PORT d[3] (3138:3138:3138) (3131:3131:3131))
        (PORT d[4] (6172:6172:6172) (6150:6150:6150))
        (PORT d[5] (4239:4239:4239) (4186:4186:4186))
        (PORT d[6] (4848:4848:4848) (4814:4814:4814))
        (PORT d[7] (3407:3407:3407) (3376:3376:3376))
        (PORT d[8] (3966:3966:3966) (3996:3996:3996))
        (PORT d[9] (2537:2537:2537) (2556:2556:2556))
        (PORT d[10] (3811:3811:3811) (3808:3808:3808))
        (PORT d[11] (5075:5075:5075) (5183:5183:5183))
        (PORT d[12] (4548:4548:4548) (4476:4476:4476))
        (PORT clk (2197:2197:2197) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3664:3664:3664))
        (PORT clk (2197:2197:2197) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3082:3082:3082))
        (PORT clk (2202:2202:2202) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4228:4228:4228))
        (PORT d[1] (4282:4282:4282) (4294:4294:4294))
        (PORT d[2] (3494:3494:3494) (3357:3357:3357))
        (PORT d[3] (4673:4673:4673) (4646:4646:4646))
        (PORT d[4] (3371:3371:3371) (3327:3327:3327))
        (PORT d[5] (3052:3052:3052) (2928:2928:2928))
        (PORT d[6] (3045:3045:3045) (2924:2924:2924))
        (PORT d[7] (4401:4401:4401) (4240:4240:4240))
        (PORT d[8] (6043:6043:6043) (5930:5930:5930))
        (PORT d[9] (3445:3445:3445) (3348:3348:3348))
        (PORT d[10] (3084:3084:3084) (3206:3206:3206))
        (PORT d[11] (5723:5723:5723) (5640:5640:5640))
        (PORT d[12] (5372:5372:5372) (5313:5313:5313))
        (PORT clk (2199:2199:2199) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2131:2131:2131) (2097:2097:2097))
        (PORT clk (2199:2199:2199) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (2851:2851:2851))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4070:4070:4070))
        (PORT d[1] (2857:2857:2857) (2869:2869:2869))
        (PORT d[2] (5245:5245:5245) (5152:5152:5152))
        (PORT d[3] (4168:4168:4168) (4182:4182:4182))
        (PORT d[4] (5447:5447:5447) (5436:5436:5436))
        (PORT d[5] (3872:3872:3872) (3921:3921:3921))
        (PORT d[6] (4589:4589:4589) (4493:4493:4493))
        (PORT d[7] (4333:4333:4333) (4274:4274:4274))
        (PORT d[8] (3710:3710:3710) (3682:3682:3682))
        (PORT d[9] (3546:3546:3546) (3584:3584:3584))
        (PORT d[10] (3892:3892:3892) (3918:3918:3918))
        (PORT d[11] (3561:3561:3561) (3592:3592:3592))
        (PORT d[12] (3426:3426:3426) (3259:3259:3259))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3673:3673:3673))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2498:2498:2498))
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5604:5604:5604) (5540:5540:5540))
        (PORT d[1] (2421:2421:2421) (2381:2381:2381))
        (PORT d[2] (2443:2443:2443) (2410:2410:2410))
        (PORT d[3] (2333:2333:2333) (2274:2274:2274))
        (PORT d[4] (2319:2319:2319) (2256:2256:2256))
        (PORT d[5] (2298:2298:2298) (2245:2245:2245))
        (PORT d[6] (2369:2369:2369) (2323:2323:2323))
        (PORT d[7] (2370:2370:2370) (2332:2332:2332))
        (PORT d[8] (6458:6458:6458) (6255:6255:6255))
        (PORT d[9] (3040:3040:3040) (3013:3013:3013))
        (PORT d[10] (2821:2821:2821) (2775:2775:2775))
        (PORT d[11] (5260:5260:5260) (5127:5127:5127))
        (PORT d[12] (5582:5582:5582) (5602:5602:5602))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2590:2590:2590))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1084:1084:1084))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2784:2784:2784))
        (PORT d[1] (2980:2980:2980) (2918:2918:2918))
        (PORT d[2] (1021:1021:1021) (977:977:977))
        (PORT d[3] (2747:2747:2747) (2701:2701:2701))
        (PORT d[4] (4119:4119:4119) (3928:3928:3928))
        (PORT d[5] (2050:2050:2050) (1995:1995:1995))
        (PORT d[6] (1126:1126:1126) (1091:1091:1091))
        (PORT d[7] (1091:1091:1091) (1060:1060:1060))
        (PORT d[8] (2852:2852:2852) (2853:2853:2853))
        (PORT d[9] (2150:2150:2150) (2096:2096:2096))
        (PORT d[10] (2124:2124:2124) (2128:2128:2128))
        (PORT d[11] (2200:2200:2200) (2228:2228:2228))
        (PORT d[12] (2146:2146:2146) (2043:2043:2043))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1247:1247:1247))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (1928:1928:1928))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1279:1279:1279))
        (PORT d[1] (1301:1301:1301) (1239:1239:1239))
        (PORT d[2] (3895:3895:3895) (3826:3826:3826))
        (PORT d[3] (4930:4930:4930) (4816:4816:4816))
        (PORT d[4] (3881:3881:3881) (3758:3758:3758))
        (PORT d[5] (1529:1529:1529) (1466:1466:1466))
        (PORT d[6] (4270:4270:4270) (4197:4197:4197))
        (PORT d[7] (1226:1226:1226) (1192:1192:1192))
        (PORT d[8] (4066:4066:4066) (3903:3903:3903))
        (PORT d[9] (3999:3999:3999) (3926:3926:3926))
        (PORT d[10] (1737:1737:1737) (1753:1753:1753))
        (PORT d[11] (3259:3259:3259) (3150:3150:3150))
        (PORT d[12] (4464:4464:4464) (4442:4442:4442))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3140:3140:3140) (2967:2967:2967))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (3413:3413:3413))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1774:1774:1774))
        (PORT d[1] (4002:4002:4002) (3952:3952:3952))
        (PORT d[2] (6233:6233:6233) (6104:6104:6104))
        (PORT d[3] (4234:4234:4234) (4279:4279:4279))
        (PORT d[4] (6416:6416:6416) (6375:6375:6375))
        (PORT d[5] (2420:2420:2420) (2407:2407:2407))
        (PORT d[6] (2174:2174:2174) (2059:2059:2059))
        (PORT d[7] (2150:2150:2150) (2015:2015:2015))
        (PORT d[8] (3441:3441:3441) (3403:3403:3403))
        (PORT d[9] (4259:4259:4259) (4293:4293:4293))
        (PORT d[10] (4936:4936:4936) (4931:4931:4931))
        (PORT d[11] (4505:4505:4505) (4497:4497:4497))
        (PORT d[12] (4403:4403:4403) (4210:4210:4210))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (1993:1993:1993))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1502:1502:1502) (1496:1496:1496))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6539:6539:6539) (6438:6438:6438))
        (PORT d[1] (2085:2085:2085) (2056:2056:2056))
        (PORT d[2] (1448:1448:1448) (1448:1448:1448))
        (PORT d[3] (1696:1696:1696) (1672:1672:1672))
        (PORT d[4] (2028:2028:2028) (1988:1988:1988))
        (PORT d[5] (1726:1726:1726) (1705:1705:1705))
        (PORT d[6] (2023:2023:2023) (1986:1986:1986))
        (PORT d[7] (2055:2055:2055) (2029:2029:2029))
        (PORT d[8] (2218:2218:2218) (2140:2140:2140))
        (PORT d[9] (2374:2374:2374) (2348:2348:2348))
        (PORT d[10] (2045:2045:2045) (1986:1986:1986))
        (PORT d[11] (2028:2028:2028) (2004:2004:2004))
        (PORT d[12] (6601:6601:6601) (6587:6587:6587))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1809:1809:1809) (1666:1666:1666))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3652:3652:3652))
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5409:5409:5409) (5344:5344:5344))
        (PORT d[1] (2875:2875:2875) (2891:2891:2891))
        (PORT d[2] (5344:5344:5344) (5257:5257:5257))
        (PORT d[3] (3792:3792:3792) (3762:3762:3762))
        (PORT d[4] (5069:5069:5069) (5027:5027:5027))
        (PORT d[5] (4944:4944:4944) (4869:4869:4869))
        (PORT d[6] (5974:5974:5974) (5873:5873:5873))
        (PORT d[7] (3381:3381:3381) (3360:3360:3360))
        (PORT d[8] (3404:3404:3404) (3401:3401:3401))
        (PORT d[9] (1815:1815:1815) (1828:1828:1828))
        (PORT d[10] (4212:4212:4212) (4205:4205:4205))
        (PORT d[11] (5776:5776:5776) (5879:5879:5879))
        (PORT d[12] (4460:4460:4460) (4362:4362:4362))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3099:3099:3099))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2284:2284:2284) (2314:2314:2314))
        (PORT clk (2220:2220:2220) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4673:4673:4673) (4650:4650:4650))
        (PORT d[1] (3202:3202:3202) (3218:3218:3218))
        (PORT d[2] (4741:4741:4741) (4554:4554:4554))
        (PORT d[3] (4571:4571:4571) (4507:4507:4507))
        (PORT d[4] (3375:3375:3375) (3330:3330:3330))
        (PORT d[5] (3955:3955:3955) (3810:3810:3810))
        (PORT d[6] (3730:3730:3730) (3587:3587:3587))
        (PORT d[7] (5047:5047:5047) (4866:4866:4866))
        (PORT d[8] (6715:6715:6715) (6580:6580:6580))
        (PORT d[9] (4060:4060:4060) (3931:3931:3931))
        (PORT d[10] (3717:3717:3717) (3809:3809:3809))
        (PORT d[11] (5719:5719:5719) (5632:5632:5632))
        (PORT d[12] (4398:4398:4398) (4370:4370:4370))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3993:3993:3993) (3792:3792:3792))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5679:5679:5679) (5522:5522:5522))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6392:6392:6392) (6308:6308:6308))
        (PORT d[1] (4234:4234:4234) (4211:4211:4211))
        (PORT d[2] (3579:3579:3579) (3344:3344:3344))
        (PORT d[3] (2738:2738:2738) (2696:2696:2696))
        (PORT d[4] (6339:6339:6339) (6124:6124:6124))
        (PORT d[5] (2438:2438:2438) (2431:2431:2431))
        (PORT d[6] (7161:7161:7161) (7171:7171:7171))
        (PORT d[7] (2839:2839:2839) (2630:2630:2630))
        (PORT d[8] (5656:5656:5656) (5773:5773:5773))
        (PORT d[9] (1451:1451:1451) (1451:1451:1451))
        (PORT d[10] (2426:2426:2426) (2390:2390:2390))
        (PORT d[11] (4263:4263:4263) (4277:4277:4277))
        (PORT d[12] (4522:4522:4522) (4424:4424:4424))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1955:1955:1955) (1881:1881:1881))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4074:4074:4074) (3966:3966:3966))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (2995:2995:2995))
        (PORT d[1] (4366:4366:4366) (4435:4435:4435))
        (PORT d[2] (6462:6462:6462) (6428:6428:6428))
        (PORT d[3] (5338:5338:5338) (5273:5273:5273))
        (PORT d[4] (4716:4716:4716) (4631:4631:4631))
        (PORT d[5] (4744:4744:4744) (4859:4859:4859))
        (PORT d[6] (5048:5048:5048) (4865:4865:4865))
        (PORT d[7] (4305:4305:4305) (4329:4329:4329))
        (PORT d[8] (6001:6001:6001) (5867:5867:5867))
        (PORT d[9] (3081:3081:3081) (3072:3072:3072))
        (PORT d[10] (3569:3569:3569) (3450:3450:3450))
        (PORT d[11] (4419:4419:4419) (4360:4360:4360))
        (PORT d[12] (1864:1864:1864) (1786:1786:1786))
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2096:2096:2096))
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4325:4325:4325))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (4756:4756:4756))
        (PORT d[1] (2641:2641:2641) (2584:2584:2584))
        (PORT d[2] (4267:4267:4267) (4179:4179:4179))
        (PORT d[3] (2090:2090:2090) (2058:2058:2058))
        (PORT d[4] (4644:4644:4644) (4571:4571:4571))
        (PORT d[5] (4697:4697:4697) (4732:4732:4732))
        (PORT d[6] (6349:6349:6349) (6274:6274:6274))
        (PORT d[7] (2320:2320:2320) (2257:2257:2257))
        (PORT d[8] (2461:2461:2461) (2433:2433:2433))
        (PORT d[9] (4307:4307:4307) (4226:4226:4226))
        (PORT d[10] (1891:1891:1891) (1886:1886:1886))
        (PORT d[11] (3205:3205:3205) (3192:3192:3192))
        (PORT d[12] (5785:5785:5785) (5668:5668:5668))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4749:4749:4749))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2624:2624:2624))
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2426:2426:2426))
        (PORT d[1] (3946:3946:3946) (3769:3769:3769))
        (PORT d[2] (3607:3607:3607) (3534:3534:3534))
        (PORT d[3] (5410:5410:5410) (5113:5113:5113))
        (PORT d[4] (3814:3814:3814) (3699:3699:3699))
        (PORT d[5] (4526:4526:4526) (4569:4569:4569))
        (PORT d[6] (4656:4656:4656) (4637:4637:4637))
        (PORT d[7] (3533:3533:3533) (3564:3564:3564))
        (PORT d[8] (4379:4379:4379) (4159:4159:4159))
        (PORT d[9] (4912:4912:4912) (4974:4974:4974))
        (PORT d[10] (2612:2612:2612) (2685:2685:2685))
        (PORT d[11] (5467:5467:5467) (5242:5242:5242))
        (PORT d[12] (5140:5140:5140) (5100:5100:5100))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6787:6787:6787) (6330:6330:6330))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4890:4890:4890) (4832:4832:4832))
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5932:5932:5932) (5905:5905:5905))
        (PORT d[1] (4498:4498:4498) (4458:4458:4458))
        (PORT d[2] (2478:2478:2478) (2334:2334:2334))
        (PORT d[3] (3480:3480:3480) (3467:3467:3467))
        (PORT d[4] (2543:2543:2543) (2425:2425:2425))
        (PORT d[5] (2174:2174:2174) (2174:2174:2174))
        (PORT d[6] (6075:6075:6075) (6069:6069:6069))
        (PORT d[7] (4452:4452:4452) (4210:4210:4210))
        (PORT d[8] (5895:5895:5895) (5991:5991:5991))
        (PORT d[9] (2060:2060:2060) (2051:2051:2051))
        (PORT d[10] (4107:4107:4107) (4179:4179:4179))
        (PORT d[11] (2932:2932:2932) (2978:2978:2978))
        (PORT d[12] (5023:5023:5023) (4876:4876:4876))
        (PORT clk (2264:2264:2264) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2233:2233:2233))
        (PORT clk (2264:2264:2264) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3165:3165:3165))
        (PORT clk (2269:2269:2269) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4506:4506:4506))
        (PORT d[1] (3712:3712:3712) (3593:3593:3593))
        (PORT d[2] (4770:4770:4770) (4749:4749:4749))
        (PORT d[3] (1777:1777:1777) (1763:1763:1763))
        (PORT d[4] (2449:2449:2449) (2404:2404:2404))
        (PORT d[5] (3700:3700:3700) (3826:3826:3826))
        (PORT d[6] (2043:2043:2043) (2002:2002:2002))
        (PORT d[7] (1801:1801:1801) (1829:1829:1829))
        (PORT d[8] (1785:1785:1785) (1775:1775:1775))
        (PORT d[9] (4274:4274:4274) (4322:4322:4322))
        (PORT d[10] (2376:2376:2376) (2314:2314:2314))
        (PORT d[11] (2664:2664:2664) (2610:2610:2610))
        (PORT d[12] (2090:2090:2090) (2053:2053:2053))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1937:1937:1937) (1807:1807:1807))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4940:4940:4940) (4878:4878:4878))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5883:5883:5883) (5839:5839:5839))
        (PORT d[1] (4543:4543:4543) (4514:4514:4514))
        (PORT d[2] (2495:2495:2495) (2361:2361:2361))
        (PORT d[3] (3481:3481:3481) (3468:3468:3468))
        (PORT d[4] (2560:2560:2560) (2441:2441:2441))
        (PORT d[5] (4898:4898:4898) (4905:4905:4905))
        (PORT d[6] (6089:6089:6089) (6089:6089:6089))
        (PORT d[7] (5203:5203:5203) (4996:4996:4996))
        (PORT d[8] (5901:5901:5901) (5998:5998:5998))
        (PORT d[9] (2380:2380:2380) (2366:2366:2366))
        (PORT d[10] (2970:2970:2970) (2906:2906:2906))
        (PORT d[11] (2625:2625:2625) (2687:2687:2687))
        (PORT d[12] (4688:4688:4688) (4536:4536:4536))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2362:2362:2362) (2183:2183:2183))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2997:2997:2997) (2885:2885:2885))
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4520:4520:4520))
        (PORT d[1] (3707:3707:3707) (3582:3582:3582))
        (PORT d[2] (4794:4794:4794) (4773:4773:4773))
        (PORT d[3] (2112:2112:2112) (2087:2087:2087))
        (PORT d[4] (2415:2415:2415) (2369:2369:2369))
        (PORT d[5] (3692:3692:3692) (3817:3817:3817))
        (PORT d[6] (2012:2012:2012) (1971:1971:1971))
        (PORT d[7] (2178:2178:2178) (2193:2193:2193))
        (PORT d[8] (1793:1793:1793) (1784:1784:1784))
        (PORT d[9] (4235:4235:4235) (4282:4282:4282))
        (PORT d[10] (2345:2345:2345) (2283:2283:2283))
        (PORT d[11] (2369:2369:2369) (2334:2334:2334))
        (PORT d[12] (2077:2077:2077) (2042:2042:2042))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2595:2595:2595))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5103:5103:5103) (4973:4973:4973))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6291:6291:6291) (6328:6328:6328))
        (PORT d[1] (5282:5282:5282) (5344:5344:5344))
        (PORT d[2] (4278:4278:4278) (4185:4185:4185))
        (PORT d[3] (4454:4454:4454) (4424:4424:4424))
        (PORT d[4] (5690:5690:5690) (5501:5501:5501))
        (PORT d[5] (5835:5835:5835) (5869:5869:5869))
        (PORT d[6] (6230:6230:6230) (6276:6276:6276))
        (PORT d[7] (3483:3483:3483) (3266:3266:3266))
        (PORT d[8] (4946:4946:4946) (5085:5085:5085))
        (PORT d[9] (2535:2535:2535) (2523:2523:2523))
        (PORT d[10] (3679:3679:3679) (3622:3622:3622))
        (PORT d[11] (2939:2939:2939) (2987:2987:2987))
        (PORT d[12] (5753:5753:5753) (5771:5771:5771))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3159:3159:3159))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3316:3316:3316))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4548:4548:4548) (4575:4575:4575))
        (PORT d[1] (4696:4696:4696) (4760:4760:4760))
        (PORT d[2] (5788:5788:5788) (5763:5763:5763))
        (PORT d[3] (5749:5749:5749) (5749:5749:5749))
        (PORT d[4] (4258:4258:4258) (4149:4149:4149))
        (PORT d[5] (3721:3721:3721) (3847:3847:3847))
        (PORT d[6] (4864:4864:4864) (4790:4790:4790))
        (PORT d[7] (3348:3348:3348) (3403:3403:3403))
        (PORT d[8] (5301:5301:5301) (5183:5183:5183))
        (PORT d[9] (2790:2790:2790) (2809:2809:2809))
        (PORT d[10] (5419:5419:5419) (5386:5386:5386))
        (PORT d[11] (3416:3416:3416) (3385:3385:3385))
        (PORT d[12] (2721:2721:2721) (2592:2592:2592))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3030:3030:3030))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (4897:4897:4897))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6190:6190:6190) (6176:6176:6176))
        (PORT d[1] (5246:5246:5246) (5266:5266:5266))
        (PORT d[2] (4591:4591:4591) (4517:4517:4517))
        (PORT d[3] (2448:2448:2448) (2445:2445:2445))
        (PORT d[4] (4520:4520:4520) (4400:4400:4400))
        (PORT d[5] (3687:3687:3687) (3782:3782:3782))
        (PORT d[6] (5883:5883:5883) (5922:5922:5922))
        (PORT d[7] (5411:5411:5411) (5160:5160:5160))
        (PORT d[8] (4186:4186:4186) (4300:4300:4300))
        (PORT d[9] (2211:2211:2211) (2233:2233:2233))
        (PORT d[10] (3557:3557:3557) (3558:3558:3558))
        (PORT d[11] (3539:3539:3539) (3589:3589:3589))
        (PORT d[12] (5020:5020:5020) (4992:4992:4992))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3435:3435:3435))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2563:2563:2563) (2598:2598:2598))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3614:3614:3614))
        (PORT d[1] (5620:5620:5620) (5632:5632:5632))
        (PORT d[2] (5099:5099:5099) (5122:5122:5122))
        (PORT d[3] (5354:5354:5354) (5343:5343:5343))
        (PORT d[4] (4575:4575:4575) (4479:4479:4479))
        (PORT d[5] (4875:4875:4875) (4785:4785:4785))
        (PORT d[6] (4602:4602:4602) (4525:4525:4525))
        (PORT d[7] (2996:2996:2996) (3056:3056:3056))
        (PORT d[8] (6272:6272:6272) (6128:6128:6128))
        (PORT d[9] (4111:4111:4111) (4141:4141:4141))
        (PORT d[10] (3955:3955:3955) (3880:3880:3880))
        (PORT d[11] (4065:4065:4065) (4031:4031:4031))
        (PORT d[12] (5525:5525:5525) (5200:5200:5200))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3694:3694:3694) (3613:3613:3613))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5227:5227:5227))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6651:6651:6651) (6680:6680:6680))
        (PORT d[1] (5627:5627:5627) (5679:5679:5679))
        (PORT d[2] (4174:4174:4174) (4078:4078:4078))
        (PORT d[3] (2382:2382:2382) (2346:2346:2346))
        (PORT d[4] (6006:6006:6006) (5790:5790:5790))
        (PORT d[5] (6146:6146:6146) (6163:6163:6163))
        (PORT d[6] (7076:7076:7076) (7084:7084:7084))
        (PORT d[7] (4426:4426:4426) (4170:4170:4170))
        (PORT d[8] (3661:3661:3661) (3720:3720:3720))
        (PORT d[9] (2880:2880:2880) (2875:2875:2875))
        (PORT d[10] (2100:2100:2100) (2068:2068:2068))
        (PORT d[11] (3661:3661:3661) (3695:3695:3695))
        (PORT d[12] (6142:6142:6142) (6150:6150:6150))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2861:2861:2861))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3764:3764:3764) (3667:3667:3667))
        (PORT clk (2260:2260:2260) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2801:2801:2801))
        (PORT d[1] (4379:4379:4379) (4452:4452:4452))
        (PORT d[2] (6133:6133:6133) (6099:6099:6099))
        (PORT d[3] (5817:5817:5817) (5822:5822:5822))
        (PORT d[4] (4592:4592:4592) (4473:4473:4473))
        (PORT d[5] (4240:4240:4240) (4329:4329:4329))
        (PORT d[6] (4580:4580:4580) (4520:4520:4520))
        (PORT d[7] (3654:3654:3654) (3700:3700:3700))
        (PORT d[8] (5645:5645:5645) (5520:5520:5520))
        (PORT d[9] (3441:3441:3441) (3424:3424:3424))
        (PORT d[10] (5740:5740:5740) (5692:5692:5692))
        (PORT d[11] (3740:3740:3740) (3698:3698:3698))
        (PORT d[12] (2434:2434:2434) (2317:2317:2317))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2464:2464:2464))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (4958:4958:4958))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6038:6038:6038) (6091:6091:6091))
        (PORT d[1] (5883:5883:5883) (5919:5919:5919))
        (PORT d[2] (6043:6043:6043) (5986:5986:5986))
        (PORT d[3] (2347:2347:2347) (2297:2297:2297))
        (PORT d[4] (5676:5676:5676) (5486:5486:5486))
        (PORT d[5] (5834:5834:5834) (5868:5868:5868))
        (PORT d[6] (6473:6473:6473) (6510:6510:6510))
        (PORT d[7] (3757:3757:3757) (3527:3527:3527))
        (PORT d[8] (4956:4956:4956) (5092:5092:5092))
        (PORT d[9] (2535:2535:2535) (2539:2539:2539))
        (PORT d[10] (2353:2353:2353) (2311:2311:2311))
        (PORT d[11] (2938:2938:2938) (2986:2986:2986))
        (PORT d[12] (5761:5761:5761) (5762:5762:5762))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3336:3336:3336))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3202:3202:3202))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4269:4269:4269) (4310:4310:4310))
        (PORT d[1] (4722:4722:4722) (4787:4787:4787))
        (PORT d[2] (5770:5770:5770) (5756:5756:5756))
        (PORT d[3] (5764:5764:5764) (5753:5753:5753))
        (PORT d[4] (3935:3935:3935) (3828:3828:3828))
        (PORT d[5] (3924:3924:3924) (4029:4029:4029))
        (PORT d[6] (4880:4880:4880) (4806:4806:4806))
        (PORT d[7] (3340:3340:3340) (3393:3393:3393))
        (PORT d[8] (5613:5613:5613) (5490:5490:5490))
        (PORT d[9] (2774:2774:2774) (2795:2795:2795))
        (PORT d[10] (5136:5136:5136) (5115:5115:5115))
        (PORT d[11] (3431:3431:3431) (3401:3401:3401))
        (PORT d[12] (2995:2995:2995) (2847:2847:2847))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2389:2389:2389))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5068:5068:5068) (4943:4943:4943))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6360:6360:6360) (6396:6396:6396))
        (PORT d[1] (5618:5618:5618) (5669:5669:5669))
        (PORT d[2] (4220:4220:4220) (4127:4127:4127))
        (PORT d[3] (2057:2057:2057) (2031:2031:2031))
        (PORT d[4] (5698:5698:5698) (5509:5509:5509))
        (PORT d[5] (6175:6175:6175) (6186:6186:6186))
        (PORT d[6] (6778:6778:6778) (6803:6803:6803))
        (PORT d[7] (4075:4075:4075) (3833:3833:3833))
        (PORT d[8] (5012:5012:5012) (5151:5151:5151))
        (PORT d[9] (2525:2525:2525) (2524:2524:2524))
        (PORT d[10] (3697:3697:3697) (3641:3641:3641))
        (PORT d[11] (3280:3280:3280) (3321:3321:3321))
        (PORT d[12] (5728:5728:5728) (5734:5734:5734))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3543:3543:3543))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3316:3316:3316))
        (PORT clk (2258:2258:2258) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (2773:2773:2773))
        (PORT d[1] (4724:4724:4724) (4785:4785:4785))
        (PORT d[2] (6074:6074:6074) (6051:6051:6051))
        (PORT d[3] (5471:5471:5471) (5484:5484:5484))
        (PORT d[4] (4229:4229:4229) (4123:4123:4123))
        (PORT d[5] (4257:4257:4257) (4342:4342:4342))
        (PORT d[6] (4620:4620:4620) (4559:4559:4559))
        (PORT d[7] (3644:3644:3644) (3690:3690:3690))
        (PORT d[8] (5287:5287:5287) (5171:5171:5171))
        (PORT d[9] (2461:2461:2461) (2492:2492:2492))
        (PORT d[10] (4466:4466:4466) (4479:4479:4479))
        (PORT d[11] (3754:3754:3754) (3713:3713:3713))
        (PORT d[12] (2686:2686:2686) (2549:2549:2549))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2179:2179:2179))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5222:5222:5222) (5151:5151:5151))
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6149:6149:6149) (6129:6129:6129))
        (PORT d[1] (5539:5539:5539) (5549:5549:5549))
        (PORT d[2] (5256:5256:5256) (5188:5188:5188))
        (PORT d[3] (2785:2785:2785) (2773:2773:2773))
        (PORT d[4] (4891:4891:4891) (4762:4762:4762))
        (PORT d[5] (3714:3714:3714) (3812:3812:3812))
        (PORT d[6] (6497:6497:6497) (6512:6512:6512))
        (PORT d[7] (5745:5745:5745) (5474:5474:5474))
        (PORT d[8] (4520:4520:4520) (4625:4625:4625))
        (PORT d[9] (2229:2229:2229) (2269:2269:2269))
        (PORT d[10] (3901:3901:3901) (3893:3893:3893))
        (PORT d[11] (3876:3876:3876) (3912:3912:3912))
        (PORT d[12] (5374:5374:5374) (5335:5335:5335))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3847:3847:3847))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3763:3763:3763))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2662:2662:2662))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3618:3618:3618))
        (PORT d[1] (4265:4265:4265) (4290:4290:4290))
        (PORT d[2] (5440:5440:5440) (5456:5456:5456))
        (PORT d[3] (5237:5237:5237) (5203:5203:5203))
        (PORT d[4] (4905:4905:4905) (4795:4795:4795))
        (PORT d[5] (4566:4566:4566) (4480:4480:4480))
        (PORT d[6] (4557:4557:4557) (4495:4495:4495))
        (PORT d[7] (3306:3306:3306) (3347:3347:3347))
        (PORT d[8] (5027:5027:5027) (4910:4910:4910))
        (PORT d[9] (4193:4193:4193) (4224:4224:4224))
        (PORT d[10] (3321:3321:3321) (3280:3280:3280))
        (PORT d[11] (4353:4353:4353) (4305:4305:4305))
        (PORT d[12] (5859:5859:5859) (5523:5523:5523))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2498:2498:2498))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5236:5236:5236) (5161:5161:5161))
        (PORT clk (2274:2274:2274) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6172:6172:6172) (6159:6159:6159))
        (PORT d[1] (3921:3921:3921) (3974:3974:3974))
        (PORT d[2] (4576:4576:4576) (4497:4497:4497))
        (PORT d[3] (2777:2777:2777) (2764:2764:2764))
        (PORT d[4] (4563:4563:4563) (4452:4452:4452))
        (PORT d[5] (3615:3615:3615) (3705:3705:3705))
        (PORT d[6] (6463:6463:6463) (6480:6480:6480))
        (PORT d[7] (5449:5449:5449) (5197:5197:5197))
        (PORT d[8] (4481:4481:4481) (4584:4584:4584))
        (PORT d[9] (2247:2247:2247) (2285:2285:2285))
        (PORT d[10] (3868:3868:3868) (3862:3862:3862))
        (PORT d[11] (3329:3329:3329) (3420:3420:3420))
        (PORT d[12] (5398:5398:5398) (5384:5384:5384))
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (2976:2976:2976))
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3029:3029:3029))
        (PORT clk (2276:2276:2276) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3595:3595:3595))
        (PORT d[1] (5338:5338:5338) (5370:5370:5370))
        (PORT d[2] (5431:5431:5431) (5447:5447:5447))
        (PORT d[3] (5272:5272:5272) (5238:5238:5238))
        (PORT d[4] (4940:4940:4940) (4818:4818:4818))
        (PORT d[5] (4915:4915:4915) (4826:4826:4826))
        (PORT d[6] (4578:4578:4578) (4513:4513:4513))
        (PORT d[7] (3521:3521:3521) (3531:3531:3531))
        (PORT d[8] (7345:7345:7345) (7175:7175:7175))
        (PORT d[9] (4136:4136:4136) (4167:4167:4167))
        (PORT d[10] (3627:3627:3627) (3562:3562:3562))
        (PORT d[11] (4356:4356:4356) (4303:4303:4303))
        (PORT d[12] (5561:5561:5561) (5227:5227:5227))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5332:5332:5332) (5017:5017:5017))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3763:3763:3763))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1402:1402:1402))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4189:4189:4189))
        (PORT d[1] (2182:2182:2182) (2114:2114:2114))
        (PORT d[2] (2034:2034:2034) (1972:1972:1972))
        (PORT d[3] (2046:2046:2046) (2016:2016:2016))
        (PORT d[4] (3761:3761:3761) (3582:3582:3582))
        (PORT d[5] (2778:2778:2778) (2758:2758:2758))
        (PORT d[6] (6681:6681:6681) (6633:6633:6633))
        (PORT d[7] (3278:3278:3278) (3180:3180:3180))
        (PORT d[8] (2180:2180:2180) (2195:2195:2195))
        (PORT d[9] (1408:1408:1408) (1367:1367:1367))
        (PORT d[10] (1801:1801:1801) (1808:1808:1808))
        (PORT d[11] (2237:2237:2237) (2268:2268:2268))
        (PORT d[12] (5572:5572:5572) (5365:5365:5365))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2099:2099:2099))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3586:3586:3586) (3443:3443:3443))
        (PORT clk (2278:2278:2278) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1968:1968:1968))
        (PORT d[1] (1979:1979:1979) (1898:1898:1898))
        (PORT d[2] (5130:5130:5130) (5103:5103:5103))
        (PORT d[3] (4762:4762:4762) (4568:4568:4568))
        (PORT d[4] (3787:3787:3787) (3635:3635:3635))
        (PORT d[5] (3894:3894:3894) (3967:3967:3967))
        (PORT d[6] (7156:7156:7156) (7117:7117:7117))
        (PORT d[7] (3213:3213:3213) (3230:3230:3230))
        (PORT d[8] (3688:3688:3688) (3527:3527:3527))
        (PORT d[9] (5261:5261:5261) (5325:5325:5325))
        (PORT d[10] (3000:3000:3000) (3098:3098:3098))
        (PORT d[11] (3675:3675:3675) (3508:3508:3508))
        (PORT d[12] (4191:4191:4191) (4188:4188:4188))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1954:1954:1954) (1776:1776:1776))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (5167:5167:5167))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6146:6146:6146) (6134:6134:6134))
        (PORT d[1] (5236:5236:5236) (5244:5244:5244))
        (PORT d[2] (4603:4603:4603) (4527:4527:4527))
        (PORT d[3] (2762:2762:2762) (2748:2748:2748))
        (PORT d[4] (4531:4531:4531) (4398:4398:4398))
        (PORT d[5] (4017:4017:4017) (4095:4095:4095))
        (PORT d[6] (6888:6888:6888) (6891:6891:6891))
        (PORT d[7] (5445:5445:5445) (5191:5191:5191))
        (PORT d[8] (4154:4154:4154) (4269:4269:4269))
        (PORT d[9] (2186:2186:2186) (2217:2217:2217))
        (PORT d[10] (3860:3860:3860) (3854:3854:3854))
        (PORT d[11] (3361:3361:3361) (3449:3449:3449))
        (PORT d[12] (5044:5044:5044) (5015:5015:5015))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2887:2887:2887))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3030:3030:3030) (3015:3015:3015))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3609:3609:3609))
        (PORT d[1] (5373:5373:5373) (5393:5393:5393))
        (PORT d[2] (5081:5081:5081) (5103:5103:5103))
        (PORT d[3] (5595:5595:5595) (5575:5575:5575))
        (PORT d[4] (4923:4923:4923) (4812:4812:4812))
        (PORT d[5] (4908:4908:4908) (4818:4818:4818))
        (PORT d[6] (4281:4281:4281) (4227:4227:4227))
        (PORT d[7] (3266:3266:3266) (3311:3311:3311))
        (PORT d[8] (6243:6243:6243) (6104:6104:6104))
        (PORT d[9] (4152:4152:4152) (4181:4181:4181))
        (PORT d[10] (3655:3655:3655) (3586:3586:3586))
        (PORT d[11] (4098:4098:4098) (4063:4063:4063))
        (PORT d[12] (5526:5526:5526) (5201:5201:5201))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2402:2402:2402))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5085:5085:5085) (4957:4957:4957))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6329:6329:6329) (6365:6365:6365))
        (PORT d[1] (5603:5603:5603) (5655:5655:5655))
        (PORT d[2] (4252:4252:4252) (4158:4158:4158))
        (PORT d[3] (4454:4454:4454) (4424:4424:4424))
        (PORT d[4] (5398:5398:5398) (5225:5225:5225))
        (PORT d[5] (5825:5825:5825) (5855:5855:5855))
        (PORT d[6] (6518:6518:6518) (6549:6549:6549))
        (PORT d[7] (4074:4074:4074) (3832:3832:3832))
        (PORT d[8] (4954:4954:4954) (5094:5094:5094))
        (PORT d[9] (2525:2525:2525) (2523:2523:2523))
        (PORT d[10] (2065:2065:2065) (2045:2045:2045))
        (PORT d[11] (3273:3273:3273) (3312:3312:3312))
        (PORT d[12] (6937:6937:6937) (6874:6874:6874))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (1931:1931:1931))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3407:3407:3407) (3306:3306:3306))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4567:4567:4567))
        (PORT d[1] (4688:4688:4688) (4751:4751:4751))
        (PORT d[2] (5764:5764:5764) (5738:5738:5738))
        (PORT d[3] (5471:5471:5471) (5485:5485:5485))
        (PORT d[4] (4259:4259:4259) (4151:4151:4151))
        (PORT d[5] (3931:3931:3931) (4037:4037:4037))
        (PORT d[6] (4568:4568:4568) (4506:4506:4506))
        (PORT d[7] (3680:3680:3680) (3727:3727:3727))
        (PORT d[8] (5311:5311:5311) (5194:5194:5194))
        (PORT d[9] (2782:2782:2782) (2800:2800:2800))
        (PORT d[10] (5426:5426:5426) (5394:5394:5394))
        (PORT d[11] (3747:3747:3747) (3706:3706:3706))
        (PORT d[12] (2725:2725:2725) (2586:2586:2586))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4808:4808:4808) (4500:4500:4500))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4300:4300:4300))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (4172:4172:4172))
        (PORT d[1] (4846:4846:4846) (4811:4811:4811))
        (PORT d[2] (1732:1732:1732) (1693:1693:1693))
        (PORT d[3] (3324:3324:3324) (3260:3260:3260))
        (PORT d[4] (3723:3723:3723) (3531:3531:3531))
        (PORT d[5] (2753:2753:2753) (2731:2731:2731))
        (PORT d[6] (6666:6666:6666) (6618:6618:6618))
        (PORT d[7] (2955:2955:2955) (2862:2862:2862))
        (PORT d[8] (4486:4486:4486) (4451:4451:4451))
        (PORT d[9] (3566:3566:3566) (3467:3467:3467))
        (PORT d[10] (2108:2108:2108) (2098:2098:2098))
        (PORT d[11] (2242:2242:2242) (2267:2267:2267))
        (PORT d[12] (5200:5200:5200) (5008:5008:5008))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3034:3034:3034) (2835:2835:2835))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3253:3253:3253) (3127:3127:3127))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2310:2310:2310))
        (PORT d[1] (2579:2579:2579) (2462:2462:2462))
        (PORT d[2] (4795:4795:4795) (4777:4777:4777))
        (PORT d[3] (4427:4427:4427) (4229:4229:4229))
        (PORT d[4] (3212:3212:3212) (3103:3103:3103))
        (PORT d[5] (3555:3555:3555) (3639:3639:3639))
        (PORT d[6] (4625:4625:4625) (4555:4555:4555))
        (PORT d[7] (2918:2918:2918) (2949:2949:2949))
        (PORT d[8] (3332:3332:3332) (3182:3182:3182))
        (PORT d[9] (4926:4926:4926) (4999:4999:4999))
        (PORT d[10] (5852:5852:5852) (5835:5835:5835))
        (PORT d[11] (3379:3379:3379) (3231:3231:3231))
        (PORT d[12] (3864:3864:3864) (3872:3872:3872))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3298:3298:3298))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5134:5134:5134) (5041:5041:5041))
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6179:6179:6179) (6132:6132:6132))
        (PORT d[1] (4883:4883:4883) (4846:4846:4846))
        (PORT d[2] (2511:2511:2511) (2374:2374:2374))
        (PORT d[3] (3786:3786:3786) (3757:3757:3757))
        (PORT d[4] (2569:2569:2569) (2449:2449:2449))
        (PORT d[5] (2173:2173:2173) (2173:2173:2173))
        (PORT d[6] (6404:6404:6404) (6392:6392:6392))
        (PORT d[7] (4741:4741:4741) (4489:4489:4489))
        (PORT d[8] (6246:6246:6246) (6341:6341:6341))
        (PORT d[9] (2429:2429:2429) (2416:2416:2416))
        (PORT d[10] (3825:3825:3825) (3701:3701:3701))
        (PORT d[11] (2941:2941:2941) (2992:2992:2992))
        (PORT d[12] (5006:5006:5006) (4861:4861:4861))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1691:1691:1691))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3154:3154:3154))
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (1771:1771:1771))
        (PORT d[1] (2095:2095:2095) (2075:2075:2075))
        (PORT d[2] (3669:3669:3669) (3667:3667:3667))
        (PORT d[3] (1776:1776:1776) (1762:1762:1762))
        (PORT d[4] (2424:2424:2424) (2379:2379:2379))
        (PORT d[5] (4369:4369:4369) (4485:4485:4485))
        (PORT d[6] (2004:2004:2004) (1963:1963:1963))
        (PORT d[7] (2152:2152:2152) (2168:2168:2168))
        (PORT d[8] (1802:1802:1802) (1791:1791:1791))
        (PORT d[9] (1748:1748:1748) (1723:1723:1723))
        (PORT d[10] (2343:2343:2343) (2282:2282:2282))
        (PORT d[11] (2678:2678:2678) (2632:2632:2632))
        (PORT d[12] (1787:1787:1787) (1766:1766:1766))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1508:1508:1508))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3239:3239:3239))
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (5636:5636:5636))
        (PORT d[1] (3258:3258:3258) (3293:3293:3293))
        (PORT d[2] (4657:4657:4657) (4593:4593:4593))
        (PORT d[3] (3179:3179:3179) (3194:3194:3194))
        (PORT d[4] (4688:4688:4688) (4639:4639:4639))
        (PORT d[5] (4423:4423:4423) (4399:4399:4399))
        (PORT d[6] (5366:5366:5366) (5342:5342:5342))
        (PORT d[7] (4091:4091:4091) (4077:4077:4077))
        (PORT d[8] (3248:3248:3248) (3298:3298:3298))
        (PORT d[9] (2875:2875:2875) (2881:2881:2881))
        (PORT d[10] (3634:3634:3634) (3698:3698:3698))
        (PORT d[11] (4635:4635:4635) (4715:4715:4715))
        (PORT d[12] (4623:4623:4623) (4575:4575:4575))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5301:5301:5301) (5140:5140:5140))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4527:4527:4527) (4440:4440:4440))
        (PORT clk (2231:2231:2231) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5279:5279:5279) (5213:5213:5213))
        (PORT d[1] (3632:3632:3632) (3665:3665:3665))
        (PORT d[2] (4990:4990:4990) (4808:4808:4808))
        (PORT d[3] (4705:4705:4705) (4691:4691:4691))
        (PORT d[4] (4011:4011:4011) (3951:3951:3951))
        (PORT d[5] (5318:5318:5318) (5167:5167:5167))
        (PORT d[6] (5217:5217:5217) (5121:5121:5121))
        (PORT d[7] (4283:4283:4283) (4138:4138:4138))
        (PORT d[8] (5751:5751:5751) (5648:5648:5648))
        (PORT d[9] (3114:3114:3114) (3152:3152:3152))
        (PORT d[10] (3823:3823:3823) (3725:3725:3725))
        (PORT d[11] (5931:5931:5931) (5826:5826:5826))
        (PORT d[12] (4528:4528:4528) (4537:4537:4537))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3882:3882:3882) (3758:3758:3758))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3296:3296:3296))
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5337:5337:5337))
        (PORT d[1] (3211:3211:3211) (3230:3230:3230))
        (PORT d[2] (4648:4648:4648) (4582:4582:4582))
        (PORT d[3] (3490:3490:3490) (3499:3499:3499))
        (PORT d[4] (4692:4692:4692) (4642:4642:4642))
        (PORT d[5] (4388:4388:4388) (4361:4361:4361))
        (PORT d[6] (5390:5390:5390) (5372:5372:5372))
        (PORT d[7] (3483:3483:3483) (3495:3495:3495))
        (PORT d[8] (2928:2928:2928) (2992:2992:2992))
        (PORT d[9] (2778:2778:2778) (2778:2778:2778))
        (PORT d[10] (3623:3623:3623) (3686:3686:3686))
        (PORT d[11] (4281:4281:4281) (4370:4370:4370))
        (PORT d[12] (4955:4955:4955) (4883:4883:4883))
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (4503:4503:4503))
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4449:4449:4449))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4897:4897:4897) (4852:4852:4852))
        (PORT d[1] (3630:3630:3630) (3664:3664:3664))
        (PORT d[2] (4675:4675:4675) (4503:4503:4503))
        (PORT d[3] (4714:4714:4714) (4700:4700:4700))
        (PORT d[4] (4006:4006:4006) (3943:3943:3943))
        (PORT d[5] (4963:4963:4963) (4821:4821:4821))
        (PORT d[6] (4874:4874:4874) (4789:4789:4789))
        (PORT d[7] (3974:3974:3974) (3842:3842:3842))
        (PORT d[8] (5720:5720:5720) (5617:5617:5617))
        (PORT d[9] (2822:2822:2822) (2865:2865:2865))
        (PORT d[10] (3570:3570:3570) (3490:3490:3490))
        (PORT d[11] (5931:5931:5931) (5830:5830:5830))
        (PORT d[12] (4521:4521:4521) (4507:4507:4507))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4329:4329:4329) (3950:3950:3950))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3684:3684:3684))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4421:4421:4421) (4383:4383:4383))
        (PORT d[1] (3185:3185:3185) (3201:3201:3201))
        (PORT d[2] (4598:4598:4598) (4511:4511:4511))
        (PORT d[3] (2824:2824:2824) (2822:2822:2822))
        (PORT d[4] (5501:5501:5501) (5498:5498:5498))
        (PORT d[5] (3901:3901:3901) (3857:3857:3857))
        (PORT d[6] (4438:4438:4438) (4410:4410:4410))
        (PORT d[7] (3086:3086:3086) (3072:3072:3072))
        (PORT d[8] (2903:2903:2903) (2965:2965:2965))
        (PORT d[9] (2208:2208:2208) (2240:2240:2240))
        (PORT d[10] (3478:3478:3478) (3486:3486:3486))
        (PORT d[11] (4232:4232:4232) (4396:4396:4396))
        (PORT d[12] (4535:4535:4535) (4468:4468:4468))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3815:3815:3815))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4268:4268:4268))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4692:4692:4692) (4690:4690:4690))
        (PORT d[1] (3932:3932:3932) (3953:3953:3953))
        (PORT d[2] (3823:3823:3823) (3678:3678:3678))
        (PORT d[3] (4678:4678:4678) (4657:4657:4657))
        (PORT d[4] (3897:3897:3897) (3823:3823:3823))
        (PORT d[5] (3415:3415:3415) (3281:3281:3281))
        (PORT d[6] (4332:4332:4332) (4156:4156:4156))
        (PORT d[7] (4017:4017:4017) (3859:3859:3859))
        (PORT d[8] (5704:5704:5704) (5601:5601:5601))
        (PORT d[9] (3119:3119:3119) (3035:3035:3035))
        (PORT d[10] (3387:3387:3387) (3490:3490:3490))
        (PORT d[11] (5393:5393:5393) (5316:5316:5316))
        (PORT d[12] (4788:4788:4788) (4752:4752:4752))
        (PORT clk (2211:2211:2211) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3708:3708:3708))
        (PORT clk (2211:2211:2211) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3699:3699:3699))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3220:3220:3220))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5365:5365:5365))
        (PORT d[1] (3242:3242:3242) (3277:3277:3277))
        (PORT d[2] (4972:4972:4972) (4879:4879:4879))
        (PORT d[3] (3496:3496:3496) (3493:3493:3493))
        (PORT d[4] (4999:4999:4999) (4928:4928:4928))
        (PORT d[5] (4385:4385:4385) (4364:4364:4364))
        (PORT d[6] (5094:5094:5094) (5075:5075:5075))
        (PORT d[7] (3791:3791:3791) (3793:3793:3793))
        (PORT d[8] (3260:3260:3260) (3308:3308:3308))
        (PORT d[9] (2810:2810:2810) (2816:2816:2816))
        (PORT d[10] (3689:3689:3689) (3756:3756:3756))
        (PORT d[11] (4634:4634:4634) (4714:4714:4714))
        (PORT d[12] (4663:4663:4663) (4616:4616:4616))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (2933:2933:2933))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4448:4448:4448))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5195:5195:5195))
        (PORT d[1] (3597:3597:3597) (3632:3632:3632))
        (PORT d[2] (4960:4960:4960) (4780:4780:4780))
        (PORT d[3] (4713:4713:4713) (4699:4699:4699))
        (PORT d[4] (4007:4007:4007) (3944:3944:3944))
        (PORT d[5] (5271:5271:5271) (5119:5119:5119))
        (PORT d[6] (5243:5243:5243) (5145:5145:5145))
        (PORT d[7] (4921:4921:4921) (4750:4750:4750))
        (PORT d[8] (5346:5346:5346) (5240:5240:5240))
        (PORT d[9] (3132:3132:3132) (3166:3166:3166))
        (PORT d[10] (3779:3779:3779) (3677:3677:3677))
        (PORT d[11] (6251:6251:6251) (6130:6130:6130))
        (PORT d[12] (4513:4513:4513) (4521:4521:4521))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3463:3463:3463))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2786:2786:2786))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4060:4060:4060))
        (PORT d[1] (3196:3196:3196) (3214:3214:3214))
        (PORT d[2] (4919:4919:4919) (4828:4828:4828))
        (PORT d[3] (4190:4190:4190) (4205:4205:4205))
        (PORT d[4] (5144:5144:5144) (5144:5144:5144))
        (PORT d[5] (3533:3533:3533) (3587:3587:3587))
        (PORT d[6] (4549:4549:4549) (4453:4453:4453))
        (PORT d[7] (3946:3946:3946) (3888:3888:3888))
        (PORT d[8] (3424:3424:3424) (3411:3411:3411))
        (PORT d[9] (3504:3504:3504) (3509:3509:3509))
        (PORT d[10] (3869:3869:3869) (3889:3889:3889))
        (PORT d[11] (3247:3247:3247) (3276:3276:3276))
        (PORT d[12] (3120:3120:3120) (2960:2960:2960))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (4050:4050:4050))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4727:4727:4727))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5254:5254:5254) (5197:5197:5197))
        (PORT d[1] (2730:2730:2730) (2692:2692:2692))
        (PORT d[2] (3082:3082:3082) (3012:3012:3012))
        (PORT d[3] (2707:2707:2707) (2645:2645:2645))
        (PORT d[4] (2702:2702:2702) (2641:2641:2641))
        (PORT d[5] (2652:2652:2652) (2587:2587:2587))
        (PORT d[6] (2943:2943:2943) (2864:2864:2864))
        (PORT d[7] (2756:2756:2756) (2707:2707:2707))
        (PORT d[8] (6483:6483:6483) (6278:6278:6278))
        (PORT d[9] (2068:2068:2068) (2072:2072:2072))
        (PORT d[10] (3098:3098:3098) (3041:3041:3041))
        (PORT d[11] (4960:4960:4960) (4851:4851:4851))
        (PORT d[12] (5887:5887:5887) (5896:5896:5896))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2353:2353:2353))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3932:3932:3932))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4356:4356:4356))
        (PORT d[1] (3526:3526:3526) (3533:3533:3533))
        (PORT d[2] (4667:4667:4667) (4595:4595:4595))
        (PORT d[3] (3115:3115:3115) (3098:3098:3098))
        (PORT d[4] (5500:5500:5500) (5497:5497:5497))
        (PORT d[5] (3925:3925:3925) (3880:3880:3880))
        (PORT d[6] (4455:4455:4455) (4426:4426:4426))
        (PORT d[7] (3053:3053:3053) (3039:3039:3039))
        (PORT d[8] (3260:3260:3260) (3309:3309:3309))
        (PORT d[9] (2174:2174:2174) (2210:2210:2210))
        (PORT d[10] (3209:3209:3209) (3230:3230:3230))
        (PORT d[11] (4199:4199:4199) (4363:4363:4363))
        (PORT d[12] (4547:4547:4547) (4479:4479:4479))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (4577:4577:4577))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4074:4074:4074))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4717:4717:4717) (4714:4714:4714))
        (PORT d[1] (3920:3920:3920) (3928:3928:3928))
        (PORT d[2] (4374:4374:4374) (4195:4195:4195))
        (PORT d[3] (4710:4710:4710) (4684:4684:4684))
        (PORT d[4] (3896:3896:3896) (3822:3822:3822))
        (PORT d[5] (3679:3679:3679) (3532:3532:3532))
        (PORT d[6] (4008:4008:4008) (3841:3841:3841))
        (PORT d[7] (4016:4016:4016) (3858:3858:3858))
        (PORT d[8] (5703:5703:5703) (5600:5600:5600))
        (PORT d[9] (3122:3122:3122) (3037:3037:3037))
        (PORT d[10] (3414:3414:3414) (3513:3513:3513))
        (PORT d[11] (5419:5419:5419) (5340:5340:5340))
        (PORT d[12] (5037:5037:5037) (4992:4992:4992))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4004:4004:4004) (3803:3803:3803))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3171:3171:3171))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3295:3295:3295) (3203:3203:3203))
        (PORT d[1] (3096:3096:3096) (3089:3089:3089))
        (PORT d[2] (4576:4576:4576) (4492:4492:4492))
        (PORT d[3] (4254:4254:4254) (4314:4314:4314))
        (PORT d[4] (6149:6149:6149) (6154:6154:6154))
        (PORT d[5] (3641:3641:3641) (3728:3728:3728))
        (PORT d[6] (3334:3334:3334) (3249:3249:3249))
        (PORT d[7] (3356:3356:3356) (3328:3328:3328))
        (PORT d[8] (2798:2798:2798) (2821:2821:2821))
        (PORT d[9] (3830:3830:3830) (3852:3852:3852))
        (PORT d[10] (3240:3240:3240) (3282:3282:3282))
        (PORT d[11] (2608:2608:2608) (2654:2654:2654))
        (PORT d[12] (4057:4057:4057) (3928:3928:3928))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5910:5910:5910) (5711:5711:5711))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4993:4993:4993) (4960:4960:4960))
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5653:5653:5653) (5606:5606:5606))
        (PORT d[1] (3905:3905:3905) (3914:3914:3914))
        (PORT d[2] (5158:5158:5158) (5202:5202:5202))
        (PORT d[3] (3927:3927:3927) (3866:3866:3866))
        (PORT d[4] (5088:5088:5088) (5060:5060:5060))
        (PORT d[5] (2989:2989:2989) (2991:2991:2991))
        (PORT d[6] (5025:5025:5025) (4989:4989:4989))
        (PORT d[7] (4404:4404:4404) (4534:4534:4534))
        (PORT d[8] (4836:4836:4836) (4636:4636:4636))
        (PORT d[9] (3354:3354:3354) (3344:3344:3344))
        (PORT d[10] (3145:3145:3145) (3155:3155:3155))
        (PORT d[11] (4897:4897:4897) (4718:4718:4718))
        (PORT d[12] (4559:4559:4559) (4575:4575:4575))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4493:4493:4493))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4046:4046:4046))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4726:4726:4726) (4677:4677:4677))
        (PORT d[1] (3900:3900:3900) (3896:3896:3896))
        (PORT d[2] (4661:4661:4661) (4591:4591:4591))
        (PORT d[3] (3147:3147:3147) (3136:3136:3136))
        (PORT d[4] (5836:5836:5836) (5827:5827:5827))
        (PORT d[5] (4270:4270:4270) (4217:4217:4217))
        (PORT d[6] (4815:4815:4815) (4782:4782:4782))
        (PORT d[7] (3039:3039:3039) (3015:3015:3015))
        (PORT d[8] (3935:3935:3935) (3965:3965:3965))
        (PORT d[9] (2498:2498:2498) (2518:2518:2518))
        (PORT d[10] (2570:2570:2570) (2637:2637:2637))
        (PORT d[11] (4787:4787:4787) (4907:4907:4907))
        (PORT d[12] (4528:4528:4528) (4458:4458:4458))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2874:2874:2874))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3650:3650:3650) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4617:4617:4617))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4592:4592:4592) (4555:4555:4555))
        (PORT d[1] (4281:4281:4281) (4293:4293:4293))
        (PORT d[2] (3741:3741:3741) (3584:3584:3584))
        (PORT d[3] (4653:4653:4653) (4627:4627:4627))
        (PORT d[4] (3389:3389:3389) (3345:3345:3345))
        (PORT d[5] (3359:3359:3359) (3223:3223:3223))
        (PORT d[6] (4353:4353:4353) (4181:4181:4181))
        (PORT d[7] (4425:4425:4425) (4263:4263:4263))
        (PORT d[8] (6043:6043:6043) (5929:5929:5929))
        (PORT d[9] (3438:3438:3438) (3339:3339:3339))
        (PORT d[10] (3069:3069:3069) (3189:3189:3189))
        (PORT d[11] (5090:5090:5090) (5030:5030:5030))
        (PORT d[12] (4448:4448:4448) (4422:4422:4422))
        (PORT clk (2194:2194:2194) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4226:4226:4226))
        (PORT clk (2194:2194:2194) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3680:3680:3680))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2918:2918:2918))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6334:6334:6334) (6233:6233:6233))
        (PORT d[1] (3827:3827:3827) (3856:3856:3856))
        (PORT d[2] (5320:5320:5320) (5237:5237:5237))
        (PORT d[3] (2817:2817:2817) (2828:2828:2828))
        (PORT d[4] (5003:5003:5003) (4928:4928:4928))
        (PORT d[5] (5072:5072:5072) (5025:5025:5025))
        (PORT d[6] (5460:5460:5460) (5484:5484:5484))
        (PORT d[7] (4455:4455:4455) (4432:4432:4432))
        (PORT d[8] (3877:3877:3877) (3900:3900:3900))
        (PORT d[9] (3534:3534:3534) (3513:3513:3513))
        (PORT d[10] (4287:4287:4287) (4329:4329:4329))
        (PORT d[11] (3673:3673:3673) (3774:3774:3774))
        (PORT d[12] (4953:4953:4953) (4881:4881:4881))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4151:4151:4151))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4115:4115:4115))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5922:5922:5922) (5843:5843:5843))
        (PORT d[1] (3903:3903:3903) (3922:3922:3922))
        (PORT d[2] (4766:4766:4766) (4627:4627:4627))
        (PORT d[3] (4946:4946:4946) (4933:4933:4933))
        (PORT d[4] (4661:4661:4661) (4580:4580:4580))
        (PORT d[5] (4088:4088:4088) (3988:3988:3988))
        (PORT d[6] (4935:4935:4935) (4867:4867:4867))
        (PORT d[7] (5291:5291:5291) (5109:5109:5109))
        (PORT d[8] (6364:6364:6364) (6232:6232:6232))
        (PORT d[9] (3761:3761:3761) (3778:3778:3778))
        (PORT d[10] (3621:3621:3621) (3535:3535:3535))
        (PORT d[11] (5027:5027:5027) (4954:4954:4954))
        (PORT d[12] (5117:5117:5117) (5088:5088:5088))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2004:2004:2004))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2452:2452:2452) (2329:2329:2329))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (1814:1814:1814))
        (PORT d[1] (3734:3734:3734) (3701:3701:3701))
        (PORT d[2] (3747:3747:3747) (3599:3599:3599))
        (PORT d[3] (3936:3936:3936) (3995:3995:3995))
        (PORT d[4] (6408:6408:6408) (6366:6366:6366))
        (PORT d[5] (4827:4827:4827) (4838:4838:4838))
        (PORT d[6] (5745:5745:5745) (5576:5576:5576))
        (PORT d[7] (5268:5268:5268) (5175:5175:5175))
        (PORT d[8] (3472:3472:3472) (3434:3434:3434))
        (PORT d[9] (4227:4227:4227) (4260:4260:4260))
        (PORT d[10] (4897:4897:4897) (4890:4890:4890))
        (PORT d[11] (4186:4186:4186) (4194:4194:4194))
        (PORT d[12] (4085:4085:4085) (3898:3898:3898))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3325:3325:3325) (3138:3138:3138))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1418:1418:1418))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6563:6563:6563) (6462:6462:6462))
        (PORT d[1] (1740:1740:1740) (1730:1730:1730))
        (PORT d[2] (1773:1773:1773) (1749:1749:1749))
        (PORT d[3] (1789:1789:1789) (1774:1774:1774))
        (PORT d[4] (1683:1683:1683) (1662:1662:1662))
        (PORT d[5] (1980:1980:1980) (1940:1940:1940))
        (PORT d[6] (1699:1699:1699) (1679:1679:1679))
        (PORT d[7] (1725:1725:1725) (1709:1709:1709))
        (PORT d[8] (2178:2178:2178) (2101:2101:2101))
        (PORT d[9] (2035:2035:2035) (2016:2016:2016))
        (PORT d[10] (2080:2080:2080) (2052:2052:2052))
        (PORT d[11] (2035:2035:2035) (2003:2003:2003))
        (PORT d[12] (6517:6517:6517) (6488:6488:6488))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2340:2340:2340))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4050:4050:4050) (4036:4036:4036))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4447:4447:4447) (4427:4427:4427))
        (PORT d[1] (3849:3849:3849) (3846:3846:3846))
        (PORT d[2] (4653:4653:4653) (4584:4584:4584))
        (PORT d[3] (2809:2809:2809) (2811:2811:2811))
        (PORT d[4] (5835:5835:5835) (5826:5826:5826))
        (PORT d[5] (4230:4230:4230) (4176:4176:4176))
        (PORT d[6] (4447:4447:4447) (4420:4420:4420))
        (PORT d[7] (3368:3368:3368) (3338:3338:3338))
        (PORT d[8] (3601:3601:3601) (3643:3643:3643))
        (PORT d[9] (2518:2518:2518) (2536:2536:2536))
        (PORT d[10] (3497:3497:3497) (3506:3506:3506))
        (PORT d[11] (4536:4536:4536) (4678:4678:4678))
        (PORT d[12] (4626:4626:4626) (4558:4558:4558))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4059:4059:4059) (3845:3845:3845))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4706:4706:4706) (4587:4587:4587))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4286:4286:4286))
        (PORT d[1] (4275:4275:4275) (4287:4287:4287))
        (PORT d[2] (3790:3790:3790) (3644:3644:3644))
        (PORT d[3] (4734:4734:4734) (4713:4713:4713))
        (PORT d[4] (3054:3054:3054) (3017:3017:3017))
        (PORT d[5] (3323:3323:3323) (3181:3181:3181))
        (PORT d[6] (3679:3679:3679) (3522:3522:3522))
        (PORT d[7] (3395:3395:3395) (3253:3253:3253))
        (PORT d[8] (6035:6035:6035) (5920:5920:5920))
        (PORT d[9] (3139:3139:3139) (3056:3056:3056))
        (PORT d[10] (3022:3022:3022) (3141:3141:3141))
        (PORT d[11] (5370:5370:5370) (5291:5291:5291))
        (PORT d[12] (4806:4806:4806) (4768:4768:4768))
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (2925:2925:2925))
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3686:3686:3686))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4078:4078:4078))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3737:3737:3737))
        (PORT d[1] (3220:3220:3220) (3237:3237:3237))
        (PORT d[2] (4910:4910:4910) (4819:4819:4819))
        (PORT d[3] (3863:3863:3863) (3893:3893:3893))
        (PORT d[4] (5125:5125:5125) (5122:5122:5122))
        (PORT d[5] (3525:3525:3525) (3578:3578:3578))
        (PORT d[6] (4272:4272:4272) (4180:4180:4180))
        (PORT d[7] (3969:3969:3969) (3910:3910:3910))
        (PORT d[8] (3402:3402:3402) (3387:3387:3387))
        (PORT d[9] (2915:2915:2915) (2980:2980:2980))
        (PORT d[10] (3626:3626:3626) (3661:3661:3661))
        (PORT d[11] (3238:3238:3238) (3279:3279:3279))
        (PORT d[12] (3342:3342:3342) (3164:3164:3164))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (3831:3831:3831))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4457:4457:4457))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5247:5247:5247) (5190:5190:5190))
        (PORT d[1] (3091:3091:3091) (3042:3042:3042))
        (PORT d[2] (2768:2768:2768) (2721:2721:2721))
        (PORT d[3] (2690:2690:2690) (2630:2630:2630))
        (PORT d[4] (4019:4019:4019) (3998:3998:3998))
        (PORT d[5] (2662:2662:2662) (2598:2598:2598))
        (PORT d[6] (2675:2675:2675) (2611:2611:2611))
        (PORT d[7] (2709:2709:2709) (2661:2661:2661))
        (PORT d[8] (6130:6130:6130) (5938:5938:5938))
        (PORT d[9] (2367:2367:2367) (2352:2352:2352))
        (PORT d[10] (3130:3130:3130) (3079:3079:3079))
        (PORT d[11] (5496:5496:5496) (5347:5347:5347))
        (PORT d[12] (5223:5223:5223) (5243:5243:5243))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4698:4698:4698) (4373:4373:4373))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2809:2809:2809))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4045:4045:4045))
        (PORT d[1] (3452:3452:3452) (3453:3453:3453))
        (PORT d[2] (5273:5273:5273) (5166:5166:5166))
        (PORT d[3] (4190:4190:4190) (4206:4206:4206))
        (PORT d[4] (5458:5458:5458) (5445:5445:5445))
        (PORT d[5] (3865:3865:3865) (3913:3913:3913))
        (PORT d[6] (4556:4556:4556) (4461:4461:4461))
        (PORT d[7] (4658:4658:4658) (4586:4586:4586))
        (PORT d[8] (3393:3393:3393) (3380:3380:3380))
        (PORT d[9] (3189:3189:3189) (3244:3244:3244))
        (PORT d[10] (2645:2645:2645) (2715:2715:2715))
        (PORT d[11] (3217:3217:3217) (3259:3259:3259))
        (PORT d[12] (3410:3410:3410) (3240:3240:3240))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3095:3095:3095))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4466:4466:4466))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5577:5577:5577) (5513:5513:5513))
        (PORT d[1] (2755:2755:2755) (2715:2715:2715))
        (PORT d[2] (2748:2748:2748) (2701:2701:2701))
        (PORT d[3] (2973:2973:2973) (2882:2882:2882))
        (PORT d[4] (2982:2982:2982) (2899:2899:2899))
        (PORT d[5] (2637:2637:2637) (2569:2569:2569))
        (PORT d[6] (3008:3008:3008) (2924:2924:2924))
        (PORT d[7] (2678:2678:2678) (2623:2623:2623))
        (PORT d[8] (5905:5905:5905) (5748:5748:5748))
        (PORT d[9] (2745:2745:2745) (2734:2734:2734))
        (PORT d[10] (2851:2851:2851) (2812:2812:2812))
        (PORT d[11] (4646:4646:4646) (4556:4556:4556))
        (PORT d[12] (5606:5606:5606) (5624:5624:5624))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2564:2564:2564))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3517:3517:3517))
        (PORT clk (2184:2184:2184) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3501:3501:3501))
        (PORT d[1] (3361:3361:3361) (3343:3343:3343))
        (PORT d[2] (4606:4606:4606) (4528:4528:4528))
        (PORT d[3] (4306:4306:4306) (4382:4382:4382))
        (PORT d[4] (6118:6118:6118) (6127:6127:6127))
        (PORT d[5] (3973:3973:3973) (4048:4048:4048))
        (PORT d[6] (3569:3569:3569) (3456:3456:3456))
        (PORT d[7] (3691:3691:3691) (3652:3652:3652))
        (PORT d[8] (3125:3125:3125) (3136:3136:3136))
        (PORT d[9] (4192:4192:4192) (4202:4202:4202))
        (PORT d[10] (3612:3612:3612) (3643:3643:3643))
        (PORT d[11] (2557:2557:2557) (2572:2572:2572))
        (PORT d[12] (4217:4217:4217) (4011:4011:4011))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2383:2383:2383))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3639:3639:3639) (3665:3665:3665))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5282:5282:5282) (5227:5227:5227))
        (PORT clk (2186:2186:2186) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6005:6005:6005) (5943:5943:5943))
        (PORT d[1] (4240:4240:4240) (4240:4240:4240))
        (PORT d[2] (5481:5481:5481) (5517:5517:5517))
        (PORT d[3] (4261:4261:4261) (4179:4179:4179))
        (PORT d[4] (5456:5456:5456) (5420:5420:5420))
        (PORT d[5] (2355:2355:2355) (2362:2362:2362))
        (PORT d[6] (4822:4822:4822) (4731:4731:4731))
        (PORT d[7] (4091:4091:4091) (4226:4226:4226))
        (PORT d[8] (5491:5491:5491) (5311:5311:5311))
        (PORT d[9] (3716:3716:3716) (3696:3696:3696))
        (PORT d[10] (3474:3474:3474) (3474:3474:3474))
        (PORT d[11] (4631:4631:4631) (4509:4509:4509))
        (PORT d[12] (5174:5174:5174) (5159:5159:5159))
        (PORT clk (2183:2183:2183) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2729:2729:2729))
        (PORT clk (2183:2183:2183) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3641:3641:3641) (3666:3666:3666))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3802:3802:3802))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (3834:3834:3834))
        (PORT d[1] (3056:3056:3056) (3018:3018:3018))
        (PORT d[2] (4591:4591:4591) (4510:4510:4510))
        (PORT d[3] (4630:4630:4630) (4693:4693:4693))
        (PORT d[4] (6428:6428:6428) (6428:6428:6428))
        (PORT d[5] (4296:4296:4296) (4355:4355:4355))
        (PORT d[6] (3933:3933:3933) (3805:3805:3805))
        (PORT d[7] (2990:2990:2990) (2886:2886:2886))
        (PORT d[8] (2092:2092:2092) (2100:2100:2100))
        (PORT d[9] (4799:4799:4799) (4788:4788:4788))
        (PORT d[10] (3938:3938:3938) (3957:3957:3957))
        (PORT d[11] (2457:2457:2457) (2442:2442:2442))
        (PORT d[12] (4695:4695:4695) (4545:4545:4545))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3423:3423:3423) (3127:3127:3127))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4981:4981:4981) (4926:4926:4926))
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2450:2450:2450) (2429:2429:2429))
        (PORT d[1] (3139:3139:3139) (3140:3140:3140))
        (PORT d[2] (5778:5778:5778) (5800:5800:5800))
        (PORT d[3] (4512:4512:4512) (4413:4413:4413))
        (PORT d[4] (5500:5500:5500) (5482:5482:5482))
        (PORT d[5] (2026:2026:2026) (2042:2042:2042))
        (PORT d[6] (4260:4260:4260) (4219:4219:4219))
        (PORT d[7] (4771:4771:4771) (4884:4884:4884))
        (PORT d[8] (5467:5467:5467) (5275:5275:5275))
        (PORT d[9] (3708:3708:3708) (3683:3683:3683))
        (PORT d[10] (3793:3793:3793) (3782:3782:3782))
        (PORT d[11] (4332:4332:4332) (4224:4224:4224))
        (PORT d[12] (4495:4495:4495) (4506:4506:4506))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3105:3105:3105))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4571:4571:4571))
        (PORT clk (2190:2190:2190) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (4993:4993:4993))
        (PORT d[1] (2875:2875:2875) (2887:2887:2887))
        (PORT d[2] (4995:4995:4995) (4916:4916:4916))
        (PORT d[3] (3489:3489:3489) (3477:3477:3477))
        (PORT d[4] (6168:6168:6168) (6148:6148:6148))
        (PORT d[5] (4604:4604:4604) (4539:4539:4539))
        (PORT d[6] (5648:5648:5648) (5552:5552:5552))
        (PORT d[7] (3048:3048:3048) (3038:3038:3038))
        (PORT d[8] (3126:3126:3126) (3137:3137:3137))
        (PORT d[9] (2886:2886:2886) (2895:2895:2895))
        (PORT d[10] (3867:3867:3867) (3865:3865:3865))
        (PORT d[11] (5132:5132:5132) (5241:5241:5241))
        (PORT d[12] (4886:4886:4886) (4808:4808:4808))
        (PORT clk (2187:2187:2187) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3124:3124:3124))
        (PORT clk (2187:2187:2187) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3676:3676:3676))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (3681:3681:3681))
        (PORT clk (2192:2192:2192) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4357:4357:4357) (4347:4347:4347))
        (PORT d[1] (3232:3232:3232) (3245:3245:3245))
        (PORT d[2] (3838:3838:3838) (3693:3693:3693))
        (PORT d[3] (4660:4660:4660) (4632:4632:4632))
        (PORT d[4] (3069:3069:3069) (3032:3032:3032))
        (PORT d[5] (3320:3320:3320) (3158:3158:3158))
        (PORT d[6] (3375:3375:3375) (3227:3227:3227))
        (PORT d[7] (4700:4700:4700) (4527:4527:4527))
        (PORT d[8] (6379:6379:6379) (6255:6255:6255))
        (PORT d[9] (3752:3752:3752) (3639:3639:3639))
        (PORT d[10] (3405:3405:3405) (3511:3511:3511))
        (PORT d[11] (5391:5391:5391) (5316:5316:5316))
        (PORT d[12] (4131:4131:4131) (4112:4112:4112))
        (PORT clk (2189:2189:2189) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3499:3499:3499))
        (PORT clk (2189:2189:2189) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3677:3677:3677))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (4042:4042:4042))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (4880:4880:4880))
        (PORT d[1] (3484:3484:3484) (3480:3480:3480))
        (PORT d[2] (4799:4799:4799) (4697:4697:4697))
        (PORT d[3] (2661:2661:2661) (2611:2611:2611))
        (PORT d[4] (3964:3964:3964) (3891:3891:3891))
        (PORT d[5] (3317:3317:3317) (3388:3388:3388))
        (PORT d[6] (7705:7705:7705) (7810:7810:7810))
        (PORT d[7] (3203:3203:3203) (3120:3120:3120))
        (PORT d[8] (2823:2823:2823) (2830:2830:2830))
        (PORT d[9] (3453:3453:3453) (3457:3457:3457))
        (PORT d[10] (3521:3521:3521) (3520:3520:3520))
        (PORT d[11] (2542:2542:2542) (2581:2581:2581))
        (PORT d[12] (6726:6726:6726) (6611:6611:6611))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2697:2697:2697))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4776:4776:4776) (4656:4656:4656))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3671:3671:3671) (3647:3647:3647))
        (PORT d[1] (3994:3994:3994) (3868:3868:3868))
        (PORT d[2] (3742:3742:3742) (3753:3753:3753))
        (PORT d[3] (4759:4759:4759) (4600:4600:4600))
        (PORT d[4] (3541:3541:3541) (3421:3421:3421))
        (PORT d[5] (3921:3921:3921) (4005:4005:4005))
        (PORT d[6] (5732:5732:5732) (5735:5735:5735))
        (PORT d[7] (2597:2597:2597) (2690:2690:2690))
        (PORT d[8] (3949:3949:3949) (3758:3758:3758))
        (PORT d[9] (3652:3652:3652) (3764:3764:3764))
        (PORT d[10] (4884:4884:4884) (4909:4909:4909))
        (PORT d[11] (3679:3679:3679) (3517:3517:3517))
        (PORT d[12] (3829:3829:3829) (3834:3834:3834))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3381:3381:3381))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3477:3477:3477) (3406:3406:3406))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4586:4586:4586) (4604:4604:4604))
        (PORT d[1] (3151:3151:3151) (3154:3154:3154))
        (PORT d[2] (4418:4418:4418) (4293:4293:4293))
        (PORT d[3] (2807:2807:2807) (2810:2810:2810))
        (PORT d[4] (3568:3568:3568) (3465:3465:3465))
        (PORT d[5] (3629:3629:3629) (3670:3670:3670))
        (PORT d[6] (7325:7325:7325) (7404:7404:7404))
        (PORT d[7] (4202:4202:4202) (4021:4021:4021))
        (PORT d[8] (4259:4259:4259) (4409:4409:4409))
        (PORT d[9] (2831:2831:2831) (2871:2871:2871))
        (PORT d[10] (3048:3048:3048) (3136:3136:3136))
        (PORT d[11] (2528:2528:2528) (2592:2592:2592))
        (PORT d[12] (5635:5635:5635) (5632:5632:5632))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4204:4204:4204))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3309:3309:3309) (3214:3214:3214))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3187:3187:3187) (3212:3212:3212))
        (PORT d[1] (4074:4074:4074) (3963:3963:3963))
        (PORT d[2] (4008:4008:4008) (3986:3986:3986))
        (PORT d[3] (4587:4587:4587) (4549:4549:4549))
        (PORT d[4] (2987:2987:2987) (2912:2912:2912))
        (PORT d[5] (4019:4019:4019) (4147:4147:4147))
        (PORT d[6] (5296:5296:5296) (5263:5263:5263))
        (PORT d[7] (2872:2872:2872) (2928:2928:2928))
        (PORT d[8] (6002:6002:6002) (5919:5919:5919))
        (PORT d[9] (3217:3217:3217) (3292:3292:3292))
        (PORT d[10] (4823:4823:4823) (4847:4847:4847))
        (PORT d[11] (2969:2969:2969) (2900:2900:2900))
        (PORT d[12] (3141:3141:3141) (3079:3079:3079))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (2505:2505:2505))
        (PORT clk (2237:2237:2237) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3912:3912:3912))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5740:5740:5740) (5680:5680:5680))
        (PORT d[1] (4176:4176:4176) (4156:4156:4156))
        (PORT d[2] (4853:4853:4853) (4769:4769:4769))
        (PORT d[3] (2719:2719:2719) (2678:2678:2678))
        (PORT d[4] (4568:4568:4568) (4469:4469:4469))
        (PORT d[5] (2129:2129:2129) (2118:2118:2118))
        (PORT d[6] (6360:6360:6360) (6325:6325:6325))
        (PORT d[7] (2584:2584:2584) (2510:2510:2510))
        (PORT d[8] (3806:3806:3806) (3792:3792:3792))
        (PORT d[9] (2561:2561:2561) (2451:2451:2451))
        (PORT d[10] (3905:3905:3905) (3905:3905:3905))
        (PORT d[11] (3199:3199:3199) (3206:3206:3206))
        (PORT d[12] (6736:6736:6736) (6648:6648:6648))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2516:2516:2516))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4125:4125:4125))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4382:4382:4382) (4343:4343:4343))
        (PORT d[1] (5193:5193:5193) (5004:5004:5004))
        (PORT d[2] (4134:4134:4134) (4135:4135:4135))
        (PORT d[3] (4056:4056:4056) (3874:3874:3874))
        (PORT d[4] (2899:2899:2899) (2796:2796:2796))
        (PORT d[5] (3905:3905:3905) (3964:3964:3964))
        (PORT d[6] (6184:6184:6184) (6186:6186:6186))
        (PORT d[7] (1825:1825:1825) (1879:1879:1879))
        (PORT d[8] (3021:3021:3021) (2880:2880:2880))
        (PORT d[9] (4491:4491:4491) (4540:4540:4540))
        (PORT d[10] (5207:5207:5207) (5218:5218:5218))
        (PORT d[11] (3041:3041:3041) (2906:2906:2906))
        (PORT d[12] (3827:3827:3827) (3830:3830:3830))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3022:3022:3022) (2818:2818:2818))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (4077:4077:4077))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4499:4499:4499) (4484:4484:4484))
        (PORT d[1] (3329:3329:3329) (3264:3264:3264))
        (PORT d[2] (5174:5174:5174) (5057:5057:5057))
        (PORT d[3] (2732:2732:2732) (2699:2699:2699))
        (PORT d[4] (4595:4595:4595) (4516:4516:4516))
        (PORT d[5] (3684:3684:3684) (3742:3742:3742))
        (PORT d[6] (7894:7894:7894) (8039:8039:8039))
        (PORT d[7] (2709:2709:2709) (2670:2670:2670))
        (PORT d[8] (2091:2091:2091) (2078:2078:2078))
        (PORT d[9] (5455:5455:5455) (5438:5438:5438))
        (PORT d[10] (2562:2562:2562) (2598:2598:2598))
        (PORT d[11] (2192:2192:2192) (2212:2212:2212))
        (PORT d[12] (6063:6063:6063) (5963:5963:5963))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4805:4805:4805) (4419:4419:4419))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3678:3678:3678))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4535:4535:4535))
        (PORT clk (2198:2198:2198) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2467:2467:2467))
        (PORT d[1] (3966:3966:3966) (3772:3772:3772))
        (PORT d[2] (3000:3000:3000) (2960:2960:2960))
        (PORT d[3] (5176:5176:5176) (4917:4917:4917))
        (PORT d[4] (3498:3498:3498) (3397:3397:3397))
        (PORT d[5] (3819:3819:3819) (3876:3876:3876))
        (PORT d[6] (5619:5619:5619) (5577:5577:5577))
        (PORT d[7] (2889:2889:2889) (2946:2946:2946))
        (PORT d[8] (5253:5253:5253) (5124:5124:5124))
        (PORT d[9] (4278:4278:4278) (4358:4358:4358))
        (PORT d[10] (2928:2928:2928) (3022:3022:3022))
        (PORT d[11] (4769:4769:4769) (4565:4565:4565))
        (PORT d[12] (4134:4134:4134) (4133:4133:4133))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5481:5481:5481) (5346:5346:5346))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3256:3256:3256))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6478:6478:6478) (6455:6455:6455))
        (PORT d[1] (5557:5557:5557) (5553:5553:5553))
        (PORT d[2] (5183:5183:5183) (5069:5069:5069))
        (PORT d[3] (3098:3098:3098) (3072:3072:3072))
        (PORT d[4] (4845:4845:4845) (4696:4696:4696))
        (PORT d[5] (3736:3736:3736) (3835:3835:3835))
        (PORT d[6] (5498:5498:5498) (5503:5503:5503))
        (PORT d[7] (5785:5785:5785) (5525:5525:5525))
        (PORT d[8] (4793:4793:4793) (4881:4881:4881))
        (PORT d[9] (2579:2579:2579) (2605:2605:2605))
        (PORT d[10] (4192:4192:4192) (4176:4176:4176))
        (PORT d[11] (3664:3664:3664) (3745:3745:3745))
        (PORT d[12] (5381:5381:5381) (5343:5343:5343))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (3349:3349:3349))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3718:3718:3718))
        (PORT clk (2282:2282:2282) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3615:3615:3615))
        (PORT d[1] (3931:3931:3931) (3965:3965:3965))
        (PORT d[2] (5402:5402:5402) (5412:5412:5412))
        (PORT d[3] (5658:5658:5658) (5634:5634:5634))
        (PORT d[4] (5248:5248:5248) (5130:5130:5130))
        (PORT d[5] (5110:5110:5110) (5002:5002:5002))
        (PORT d[6] (4473:4473:4473) (4396:4396:4396))
        (PORT d[7] (3876:3876:3876) (3877:3877:3877))
        (PORT d[8] (7024:7024:7024) (6873:6873:6873))
        (PORT d[9] (4478:4478:4478) (4494:4494:4494))
        (PORT d[10] (3364:3364:3364) (3319:3319:3319))
        (PORT d[11] (4393:4393:4393) (4341:4341:4341))
        (PORT d[12] (5838:5838:5838) (5496:5496:5496))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3135:3135:3135))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3674:3674:3674))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4881:4881:4881) (4880:4880:4880))
        (PORT d[1] (3490:3490:3490) (3485:3485:3485))
        (PORT d[2] (4727:4727:4727) (4591:4591:4591))
        (PORT d[3] (3078:3078:3078) (3053:3053:3053))
        (PORT d[4] (3904:3904:3904) (3791:3791:3791))
        (PORT d[5] (3891:3891:3891) (3921:3921:3921))
        (PORT d[6] (7856:7856:7856) (7872:7872:7872))
        (PORT d[7] (4201:4201:4201) (4026:4026:4026))
        (PORT d[8] (4849:4849:4849) (4973:4973:4973))
        (PORT d[9] (3146:3146:3146) (3174:3174:3174))
        (PORT d[10] (3096:3096:3096) (3190:3190:3190))
        (PORT d[11] (3177:3177:3177) (3197:3197:3197))
        (PORT d[12] (5986:5986:5986) (5970:5970:5970))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3874:3874:3874) (3774:3774:3774))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (2947:2947:2947))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3223:3223:3223))
        (PORT d[1] (4142:4142:4142) (4034:4034:4034))
        (PORT d[2] (4053:4053:4053) (4036:4036:4036))
        (PORT d[3] (4964:4964:4964) (4921:4921:4921))
        (PORT d[4] (3352:3352:3352) (3257:3257:3257))
        (PORT d[5] (4335:4335:4335) (4455:4455:4455))
        (PORT d[6] (6192:6192:6192) (6114:6114:6114))
        (PORT d[7] (2557:2557:2557) (2646:2646:2646))
        (PORT d[8] (3058:3058:3058) (2999:2999:2999))
        (PORT d[9] (3230:3230:3230) (3310:3310:3310))
        (PORT d[10] (4803:4803:4803) (4826:4826:4826))
        (PORT d[11] (3209:3209:3209) (3108:3108:3108))
        (PORT d[12] (3114:3114:3114) (3052:3052:3052))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3359:3359:3359))
        (PORT clk (2218:2218:2218) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (4075:4075:4075))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4504:4504:4504) (4502:4502:4502))
        (PORT d[1] (3125:3125:3125) (3125:3125:3125))
        (PORT d[2] (4509:4509:4509) (4423:4423:4423))
        (PORT d[3] (2646:2646:2646) (2595:2595:2595))
        (PORT d[4] (4007:4007:4007) (3934:3934:3934))
        (PORT d[5] (3276:3276:3276) (3347:3347:3347))
        (PORT d[6] (7655:7655:7655) (7762:7762:7762))
        (PORT d[7] (2874:2874:2874) (2805:2805:2805))
        (PORT d[8] (2809:2809:2809) (2827:2827:2827))
        (PORT d[9] (3129:3129:3129) (3142:3142:3142))
        (PORT d[10] (2970:2970:2970) (3016:3016:3016))
        (PORT d[11] (2281:2281:2281) (2329:2329:2329))
        (PORT d[12] (5814:5814:5814) (5744:5744:5744))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3623:3623:3623))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4808:4808:4808) (4688:4688:4688))
        (PORT clk (2250:2250:2250) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3336:3336:3336))
        (PORT d[1] (3956:3956:3956) (3834:3834:3834))
        (PORT d[2] (3753:3753:3753) (3738:3738:3738))
        (PORT d[3] (4440:4440:4440) (4287:4287:4287))
        (PORT d[4] (3574:3574:3574) (3455:3455:3455))
        (PORT d[5] (3619:3619:3619) (3711:3711:3711))
        (PORT d[6] (5428:5428:5428) (5440:5440:5440))
        (PORT d[7] (2917:2917:2917) (2987:2987:2987))
        (PORT d[8] (4172:4172:4172) (3950:3950:3950))
        (PORT d[9] (3926:3926:3926) (4017:4017:4017))
        (PORT d[10] (4892:4892:4892) (4918:4918:4918))
        (PORT d[11] (3685:3685:3685) (3523:3523:3523))
        (PORT d[12] (4185:4185:4185) (4174:4174:4174))
        (PORT clk (2247:2247:2247) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3336:3336:3336))
        (PORT clk (2247:2247:2247) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2901:2901:2901))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6652:6652:6652) (6537:6537:6537))
        (PORT d[1] (3856:3856:3856) (3883:3883:3883))
        (PORT d[2] (5626:5626:5626) (5524:5524:5524))
        (PORT d[3] (2830:2830:2830) (2828:2828:2828))
        (PORT d[4] (4654:4654:4654) (4572:4572:4572))
        (PORT d[5] (5354:5354:5354) (5294:5294:5294))
        (PORT d[6] (5460:5460:5460) (5483:5483:5483))
        (PORT d[7] (4794:4794:4794) (4758:4758:4758))
        (PORT d[8] (3884:3884:3884) (3908:3908:3908))
        (PORT d[9] (3819:3819:3819) (3791:3791:3791))
        (PORT d[10] (4693:4693:4693) (4727:4727:4727))
        (PORT d[11] (4341:4341:4341) (4401:4401:4401))
        (PORT d[12] (4959:4959:4959) (4888:4888:4888))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2777:2777:2777))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4155:4155:4155))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5938:5938:5938) (5866:5866:5866))
        (PORT d[1] (4245:4245:4245) (4251:4251:4251))
        (PORT d[2] (4747:4747:4747) (4612:4612:4612))
        (PORT d[3] (4953:4953:4953) (4927:4927:4927))
        (PORT d[4] (4966:4966:4966) (4867:4867:4867))
        (PORT d[5] (4459:4459:4459) (4342:4342:4342))
        (PORT d[6] (3853:3853:3853) (3785:3785:3785))
        (PORT d[7] (5299:5299:5299) (5118:5118:5118))
        (PORT d[8] (6676:6676:6676) (6533:6533:6533))
        (PORT d[9] (4075:4075:4075) (4076:4076:4076))
        (PORT d[10] (3352:3352:3352) (3284:3284:3284))
        (PORT d[11] (5289:5289:5289) (5197:5197:5197))
        (PORT d[12] (5415:5415:5415) (5384:5384:5384))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3200:3200:3200) (3107:3107:3107))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (3986:3986:3986))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5200:5200:5200))
        (PORT d[1] (3833:3833:3833) (3818:3818:3818))
        (PORT d[2] (5079:5079:5079) (4933:4933:4933))
        (PORT d[3] (3420:3420:3420) (3378:3378:3378))
        (PORT d[4] (4243:4243:4243) (4122:4122:4122))
        (PORT d[5] (4245:4245:4245) (4269:4269:4269))
        (PORT d[6] (8095:8095:8095) (8097:8097:8097))
        (PORT d[7] (4586:4586:4586) (4402:4402:4402))
        (PORT d[8] (5241:5241:5241) (5359:5359:5359))
        (PORT d[9] (3478:3478:3478) (3495:3495:3495))
        (PORT d[10] (3416:3416:3416) (3504:3504:3504))
        (PORT d[11] (2252:2252:2252) (2314:2314:2314))
        (PORT d[12] (6697:6697:6697) (6667:6667:6667))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2796:2796:2796))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2649:2649:2649))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (3865:3865:3865))
        (PORT d[1] (4060:4060:4060) (3951:3951:3951))
        (PORT d[2] (4135:4135:4135) (4135:4135:4135))
        (PORT d[3] (2783:2783:2783) (2737:2737:2737))
        (PORT d[4] (3045:3045:3045) (2968:2968:2968))
        (PORT d[5] (4032:4032:4032) (4148:4148:4148))
        (PORT d[6] (6567:6567:6567) (6482:6482:6482))
        (PORT d[7] (3466:3466:3466) (3512:3512:3512))
        (PORT d[8] (2445:2445:2445) (2416:2416:2416))
        (PORT d[9] (3573:3573:3573) (3643:3643:3643))
        (PORT d[10] (4821:4821:4821) (4848:4848:4848))
        (PORT d[11] (2638:2638:2638) (2583:2583:2583))
        (PORT d[12] (2751:2751:2751) (2697:2697:2697))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2758:2758:2758))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3316:3316:3316))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5816:5816:5816) (5810:5810:5810))
        (PORT d[1] (4906:4906:4906) (4922:4922:4922))
        (PORT d[2] (4931:4931:4931) (4878:4878:4878))
        (PORT d[3] (3105:3105:3105) (3099:3099:3099))
        (PORT d[4] (4202:4202:4202) (4103:4103:4103))
        (PORT d[5] (4407:4407:4407) (4511:4511:4511))
        (PORT d[6] (6542:6542:6542) (6553:6553:6553))
        (PORT d[7] (5083:5083:5083) (4842:4842:4842))
        (PORT d[8] (3860:3860:3860) (3985:3985:3985))
        (PORT d[9] (2504:2504:2504) (2505:2505:2505))
        (PORT d[10] (3534:3534:3534) (3538:3538:3538))
        (PORT d[11] (3492:3492:3492) (3542:3542:3542))
        (PORT d[12] (5367:5367:5367) (5347:5347:5347))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3558:3558:3558))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4060:4060:4060))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3553:3553:3553))
        (PORT d[1] (5008:5008:5008) (5040:5040:5040))
        (PORT d[2] (4749:4749:4749) (4780:4780:4780))
        (PORT d[3] (6016:6016:6016) (6002:6002:6002))
        (PORT d[4] (4253:4253:4253) (4151:4151:4151))
        (PORT d[5] (4851:4851:4851) (4760:4760:4760))
        (PORT d[6] (4546:4546:4546) (4481:4481:4481))
        (PORT d[7] (2682:2682:2682) (2755:2755:2755))
        (PORT d[8] (5937:5937:5937) (5815:5815:5815))
        (PORT d[9] (3808:3808:3808) (3847:3847:3847))
        (PORT d[10] (3953:3953:3953) (3880:3880:3880))
        (PORT d[11] (3739:3739:3739) (3716:3716:3716))
        (PORT d[12] (5245:5245:5245) (4923:4923:4923))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2512:2512:2512))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3317:3317:3317) (3283:3283:3283))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5799:5799:5799) (5794:5794:5794))
        (PORT d[1] (5212:5212:5212) (5233:5233:5233))
        (PORT d[2] (4598:4598:4598) (4524:4524:4524))
        (PORT d[3] (2834:2834:2834) (2842:2842:2842))
        (PORT d[4] (4248:4248:4248) (4153:4153:4153))
        (PORT d[5] (3694:3694:3694) (3790:3790:3790))
        (PORT d[6] (6516:6516:6516) (6530:6530:6530))
        (PORT d[7] (5056:5056:5056) (4803:4803:4803))
        (PORT d[8] (3829:3829:3829) (3954:3954:3954))
        (PORT d[9] (2465:2465:2465) (2469:2469:2469))
        (PORT d[10] (3541:3541:3541) (3545:3545:3545))
        (PORT d[11] (3294:3294:3294) (3374:3374:3374))
        (PORT d[12] (5345:5345:5345) (5329:5329:5329))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3363:3363:3363) (3213:3213:3213))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4053:4053:4053))
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3620:3620:3620))
        (PORT d[1] (5042:5042:5042) (5075:5075:5075))
        (PORT d[2] (5091:5091:5091) (5113:5113:5113))
        (PORT d[3] (6022:6022:6022) (6008:6008:6008))
        (PORT d[4] (4889:4889:4889) (4770:4770:4770))
        (PORT d[5] (4545:4545:4545) (4472:4472:4472))
        (PORT d[6] (4555:4555:4555) (4486:4486:4486))
        (PORT d[7] (2984:2984:2984) (3040:3040:3040))
        (PORT d[8] (6292:6292:6292) (6150:6150:6150))
        (PORT d[9] (3791:3791:3791) (3832:3832:3832))
        (PORT d[10] (4009:4009:4009) (3934:3934:3934))
        (PORT d[11] (4346:4346:4346) (4290:4290:4290))
        (PORT d[12] (5232:5232:5232) (4910:4910:4910))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (4755:4755:4755))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4297:4297:4297))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5504:5504:5504) (5487:5487:5487))
        (PORT d[1] (4157:4157:4157) (4130:4130:4130))
        (PORT d[2] (5385:5385:5385) (5222:5222:5222))
        (PORT d[3] (3136:3136:3136) (3133:3133:3133))
        (PORT d[4] (3244:3244:3244) (3126:3126:3126))
        (PORT d[5] (4593:4593:4593) (4613:4613:4613))
        (PORT d[6] (5735:5735:5735) (5724:5724:5724))
        (PORT d[7] (4542:4542:4542) (4358:4358:4358))
        (PORT d[8] (5207:5207:5207) (5319:5319:5319))
        (PORT d[9] (3803:3803:3803) (3799:3799:3799))
        (PORT d[10] (3425:3425:3425) (3514:3514:3514))
        (PORT d[11] (2266:2266:2266) (2332:2332:2332))
        (PORT d[12] (6696:6696:6696) (6671:6671:6671))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (2944:2944:2944))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2626:2626:2626))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4178:4178:4178))
        (PORT d[1] (4091:4091:4091) (3980:3980:3980))
        (PORT d[2] (4153:4153:4153) (4154:4154:4154))
        (PORT d[3] (2450:2450:2450) (2418:2418:2418))
        (PORT d[4] (3053:3053:3053) (2976:2976:2976))
        (PORT d[5] (3980:3980:3980) (4097:4097:4097))
        (PORT d[6] (6834:6834:6834) (6736:6736:6736))
        (PORT d[7] (3506:3506:3506) (3551:3551:3551))
        (PORT d[8] (2495:2495:2495) (2463:2463:2463))
        (PORT d[9] (3614:3614:3614) (3684:3684:3684))
        (PORT d[10] (5128:5128:5128) (5140:5140:5140))
        (PORT d[11] (2325:2325:2325) (2283:2283:2283))
        (PORT d[12] (2463:2463:2463) (2425:2425:2425))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2659:2659:2659))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (3980:3980:3980))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5271:5271:5271) (5264:5264:5264))
        (PORT d[1] (3834:3834:3834) (3817:3817:3817))
        (PORT d[2] (5081:5081:5081) (4935:4935:4935))
        (PORT d[3] (2830:2830:2830) (2841:2841:2841))
        (PORT d[4] (3264:3264:3264) (3157:3157:3157))
        (PORT d[5] (4246:4246:4246) (4269:4269:4269))
        (PORT d[6] (5455:5455:5455) (5476:5476:5476))
        (PORT d[7] (4559:4559:4559) (4379:4379:4379))
        (PORT d[8] (5235:5235:5235) (5353:5353:5353))
        (PORT d[9] (3478:3478:3478) (3496:3496:3496))
        (PORT d[10] (3449:3449:3449) (3537:3537:3537))
        (PORT d[11] (2227:2227:2227) (2277:2277:2277))
        (PORT d[12] (6687:6687:6687) (6661:6661:6661))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (2565:2565:2565))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2623:2623:2623))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3840:3840:3840))
        (PORT d[1] (4079:4079:4079) (3968:3968:3968))
        (PORT d[2] (4110:4110:4110) (4112:4112:4112))
        (PORT d[3] (2450:2450:2450) (2419:2419:2419))
        (PORT d[4] (2361:2361:2361) (2318:2318:2318))
        (PORT d[5] (3995:3995:3995) (4110:4110:4110))
        (PORT d[6] (6870:6870:6870) (6767:6767:6767))
        (PORT d[7] (3473:3473:3473) (3519:3519:3519))
        (PORT d[8] (2444:2444:2444) (2416:2416:2416))
        (PORT d[9] (3613:3613:3613) (3683:3683:3683))
        (PORT d[10] (4908:4908:4908) (4838:4838:4838))
        (PORT d[11] (2325:2325:2325) (2283:2283:2283))
        (PORT d[12] (2724:2724:2724) (2670:2670:2670))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2752:2752:2752))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3390:3390:3390))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (4848:4848:4848))
        (PORT d[1] (3482:3482:3482) (3474:3474:3474))
        (PORT d[2] (4754:4754:4754) (4610:4610:4610))
        (PORT d[3] (2826:2826:2826) (2827:2827:2827))
        (PORT d[4] (3872:3872:3872) (3759:3759:3759))
        (PORT d[5] (3876:3876:3876) (3905:3905:3905))
        (PORT d[6] (7524:7524:7524) (7566:7566:7566))
        (PORT d[7] (4215:4215:4215) (4034:4034:4034))
        (PORT d[8] (4265:4265:4265) (4416:4416:4416))
        (PORT d[9] (3651:3651:3651) (3620:3620:3620))
        (PORT d[10] (3055:3055:3055) (3150:3150:3150))
        (PORT d[11] (2848:2848:2848) (2889:2889:2889))
        (PORT d[12] (6034:6034:6034) (6017:6017:6017))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (2945:2945:2945))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3222:3222:3222))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3489:3489:3489))
        (PORT d[1] (4085:4085:4085) (3982:3982:3982))
        (PORT d[2] (3781:3781:3781) (3791:3791:3791))
        (PORT d[3] (4977:4977:4977) (4935:4935:4935))
        (PORT d[4] (3049:3049:3049) (2972:2972:2972))
        (PORT d[5] (4352:4352:4352) (4471:4471:4471))
        (PORT d[6] (6522:6522:6522) (6422:6422:6422))
        (PORT d[7] (3134:3134:3134) (3187:3187:3187))
        (PORT d[8] (6012:6012:6012) (5935:5935:5935))
        (PORT d[9] (3168:3168:3168) (3243:3243:3243))
        (PORT d[10] (4817:4817:4817) (4839:4839:4839))
        (PORT d[11] (2964:2964:2964) (2893:2893:2893))
        (PORT d[12] (3160:3160:3160) (3096:3096:3096))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2551:2551:2551))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4429:4429:4429) (4309:4309:4309))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5542:5542:5542) (5520:5520:5520))
        (PORT d[1] (4182:4182:4182) (4160:4160:4160))
        (PORT d[2] (5418:5418:5418) (5255:5255:5255))
        (PORT d[3] (3163:3163:3163) (3167:3167:3167))
        (PORT d[4] (3193:3193:3193) (3078:3078:3078))
        (PORT d[5] (4570:4570:4570) (4591:4591:4591))
        (PORT d[6] (5760:5760:5760) (5738:5738:5738))
        (PORT d[7] (4386:4386:4386) (4135:4135:4135))
        (PORT d[8] (5559:5559:5559) (5659:5659:5659))
        (PORT d[9] (3785:3785:3785) (3786:3786:3786))
        (PORT d[10] (3793:3793:3793) (3871:3871:3871))
        (PORT d[11] (2320:2320:2320) (2388:2388:2388))
        (PORT d[12] (7034:7034:7034) (6994:6994:6994))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2499:2499:2499))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2342:2342:2342))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4173:4173:4173) (4181:4181:4181))
        (PORT d[1] (4085:4085:4085) (3975:3975:3975))
        (PORT d[2] (4457:4457:4457) (4449:4449:4449))
        (PORT d[3] (2451:2451:2451) (2418:2418:2418))
        (PORT d[4] (2254:2254:2254) (2186:2186:2186))
        (PORT d[5] (3668:3668:3668) (3798:3798:3798))
        (PORT d[6] (6890:6890:6890) (6788:6788:6788))
        (PORT d[7] (1858:1858:1858) (1886:1886:1886))
        (PORT d[8] (2116:2116:2116) (2099:2099:2099))
        (PORT d[9] (3904:3904:3904) (3963:3963:3963))
        (PORT d[10] (2907:2907:2907) (2822:2822:2822))
        (PORT d[11] (2305:2305:2305) (2263:2263:2263))
        (PORT d[12] (2672:2672:2672) (2603:2603:2603))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (2998:2998:2998))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (3839:3839:3839))
        (PORT clk (2226:2226:2226) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5702:5702:5702) (5763:5763:5763))
        (PORT d[1] (5565:5565:5565) (5616:5616:5616))
        (PORT d[2] (5739:5739:5739) (5703:5703:5703))
        (PORT d[3] (3904:3904:3904) (3920:3920:3920))
        (PORT d[4] (3224:3224:3224) (3120:3120:3120))
        (PORT d[5] (5532:5532:5532) (5577:5577:5577))
        (PORT d[6] (7690:7690:7690) (7750:7750:7750))
        (PORT d[7] (3463:3463:3463) (3243:3243:3243))
        (PORT d[8] (4587:4587:4587) (4733:4733:4733))
        (PORT d[9] (2236:2236:2236) (2245:2245:2245))
        (PORT d[10] (3366:3366:3366) (3311:3311:3311))
        (PORT d[11] (2611:2611:2611) (2673:2673:2673))
        (PORT d[12] (6702:6702:6702) (6659:6659:6659))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3619:3619:3619))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (2974:2974:2974))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3991:3991:3991))
        (PORT d[1] (5053:5053:5053) (5102:5102:5102))
        (PORT d[2] (5426:5426:5426) (5420:5420:5420))
        (PORT d[3] (5453:5453:5453) (5464:5464:5464))
        (PORT d[4] (3638:3638:3638) (3555:3555:3555))
        (PORT d[5] (3708:3708:3708) (3839:3839:3839))
        (PORT d[6] (5218:5218:5218) (5133:5133:5133))
        (PORT d[7] (2994:2994:2994) (3054:3054:3054))
        (PORT d[8] (6396:6396:6396) (6274:6274:6274))
        (PORT d[9] (3150:3150:3150) (3152:3152:3152))
        (PORT d[10] (4815:4815:4815) (4807:4807:4807))
        (PORT d[11] (3066:3066:3066) (3044:3044:3044))
        (PORT d[12] (3298:3298:3298) (3135:3135:3135))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3161:3161:3161))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6175:6175:6175) (6088:6088:6088))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (4817:4817:4817))
        (PORT d[1] (2649:2649:2649) (2598:2598:2598))
        (PORT d[2] (1710:1710:1710) (1651:1651:1651))
        (PORT d[3] (5762:5762:5762) (5709:5709:5709))
        (PORT d[4] (4314:4314:4314) (4259:4259:4259))
        (PORT d[5] (1660:1660:1660) (1599:1599:1599))
        (PORT d[6] (1698:1698:1698) (1644:1644:1644))
        (PORT d[7] (1801:1801:1801) (1746:1746:1746))
        (PORT d[8] (2262:2262:2262) (2213:2213:2213))
        (PORT d[9] (5351:5351:5351) (5260:5260:5260))
        (PORT d[10] (2173:2173:2173) (2189:2189:2189))
        (PORT d[11] (1881:1881:1881) (1921:1921:1921))
        (PORT d[12] (3336:3336:3336) (3169:3169:3169))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4050:4050:4050))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4324:4324:4324))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1952:1952:1952))
        (PORT d[1] (4469:4469:4469) (4445:4445:4445))
        (PORT d[2] (4003:4003:4003) (3971:3971:3971))
        (PORT d[3] (4246:4246:4246) (4151:4151:4151))
        (PORT d[4] (6031:6031:6031) (5970:5970:5970))
        (PORT d[5] (5073:5073:5073) (5055:5055:5055))
        (PORT d[6] (4226:4226:4226) (4147:4147:4147))
        (PORT d[7] (1977:1977:1977) (1937:1937:1937))
        (PORT d[8] (4708:4708:4708) (4516:4516:4516))
        (PORT d[9] (2766:2766:2766) (2758:2758:2758))
        (PORT d[10] (2236:2236:2236) (2313:2313:2313))
        (PORT d[11] (2904:2904:2904) (2820:2820:2820))
        (PORT d[12] (3830:3830:3830) (3828:3828:3828))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (1876:1876:1876))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5507:5507:5507) (5422:5422:5422))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3582:3582:3582))
        (PORT d[1] (3367:3367:3367) (3331:3331:3331))
        (PORT d[2] (4586:4586:4586) (4510:4510:4510))
        (PORT d[3] (4266:4266:4266) (4310:4310:4310))
        (PORT d[4] (6789:6789:6789) (6775:6775:6775))
        (PORT d[5] (4000:4000:4000) (4088:4088:4088))
        (PORT d[6] (4418:4418:4418) (4387:4387:4387))
        (PORT d[7] (4610:4610:4610) (4530:4530:4530))
        (PORT d[8] (2137:2137:2137) (2153:2153:2153))
        (PORT d[9] (4899:4899:4899) (4895:4895:4895))
        (PORT d[10] (4555:4555:4555) (4551:4551:4551))
        (PORT d[11] (2587:2587:2587) (2599:2599:2599))
        (PORT d[12] (5016:5016:5016) (4863:4863:4863))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3700:3700:3700))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4548:4548:4548) (4496:4496:4496))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6611:6611:6611) (6524:6524:6524))
        (PORT d[1] (4888:4888:4888) (4864:4864:4864))
        (PORT d[2] (6117:6117:6117) (6126:6126:6126))
        (PORT d[3] (4874:4874:4874) (4764:4764:4764))
        (PORT d[4] (5842:5842:5842) (5814:5814:5814))
        (PORT d[5] (2774:2774:2774) (2778:2778:2778))
        (PORT d[6] (4854:4854:4854) (4768:4768:4768))
        (PORT d[7] (3457:3457:3457) (3595:3595:3595))
        (PORT d[8] (6165:6165:6165) (5965:5965:5965))
        (PORT d[9] (2829:2829:2829) (2855:2855:2855))
        (PORT d[10] (4119:4119:4119) (4095:4095:4095))
        (PORT d[11] (4938:4938:4938) (4805:4805:4805))
        (PORT d[12] (5505:5505:5505) (5483:5483:5483))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2216:2216:2216))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5877:5877:5877) (5794:5794:5794))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1750:1750:1750))
        (PORT d[1] (2649:2649:2649) (2597:2597:2597))
        (PORT d[2] (1724:1724:1724) (1666:1666:1666))
        (PORT d[3] (5761:5761:5761) (5708:5708:5708))
        (PORT d[4] (5233:5233:5233) (5164:5164:5164))
        (PORT d[5] (1633:1633:1633) (1576:1576:1576))
        (PORT d[6] (2304:2304:2304) (2217:2217:2217))
        (PORT d[7] (2600:2600:2600) (2519:2519:2519))
        (PORT d[8] (2299:2299:2299) (2246:2246:2246))
        (PORT d[9] (4762:4762:4762) (4712:4712:4712))
        (PORT d[10] (2205:2205:2205) (2219:2219:2219))
        (PORT d[11] (1889:1889:1889) (1926:1926:1926))
        (PORT d[12] (1809:1809:1809) (1711:1711:1711))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3094:3094:3094))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4069:4069:4069))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6259:6259:6259) (6178:6178:6178))
        (PORT d[1] (4496:4496:4496) (4480:4480:4480))
        (PORT d[2] (3975:3975:3975) (3934:3934:3934))
        (PORT d[3] (4272:4272:4272) (4165:4165:4165))
        (PORT d[4] (6000:6000:6000) (5939:5939:5939))
        (PORT d[5] (4756:4756:4756) (4751:4751:4751))
        (PORT d[6] (3928:3928:3928) (3868:3868:3868))
        (PORT d[7] (2248:2248:2248) (2190:2190:2190))
        (PORT d[8] (7004:7004:7004) (6831:6831:6831))
        (PORT d[9] (2135:2135:2135) (2156:2156:2156))
        (PORT d[10] (2308:2308:2308) (2385:2385:2385))
        (PORT d[11] (2903:2903:2903) (2819:2819:2819))
        (PORT d[12] (5948:5948:5948) (5955:5955:5955))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4386:4386:4386) (4195:4195:4195))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (4986:4986:4986))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (5928:5928:5928))
        (PORT d[1] (3541:3541:3541) (3591:3591:3591))
        (PORT d[2] (4990:4990:4990) (4916:4916:4916))
        (PORT d[3] (3473:3473:3473) (3487:3487:3487))
        (PORT d[4] (4702:4702:4702) (4646:4646:4646))
        (PORT d[5] (4751:4751:4751) (4715:4715:4715))
        (PORT d[6] (6062:6062:6062) (6015:6015:6015))
        (PORT d[7] (4137:4137:4137) (4128:4128:4128))
        (PORT d[8] (3560:3560:3560) (3597:3597:3597))
        (PORT d[9] (3212:3212:3212) (3207:3207:3207))
        (PORT d[10] (3964:3964:3964) (4019:4019:4019))
        (PORT d[11] (4955:4955:4955) (5019:5019:5019))
        (PORT d[12] (4639:4639:4639) (4584:4584:4584))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (2949:2949:2949))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3436:3436:3436))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5617:5617:5617) (5545:5545:5545))
        (PORT d[1] (3616:3616:3616) (3650:3650:3650))
        (PORT d[2] (5575:5575:5575) (5359:5359:5359))
        (PORT d[3] (4701:4701:4701) (4679:4679:4679))
        (PORT d[4] (4330:4330:4330) (4258:4258:4258))
        (PORT d[5] (5633:5633:5633) (5463:5463:5463))
        (PORT d[6] (4812:4812:4812) (4720:4720:4720))
        (PORT d[7] (4573:4573:4573) (4411:4411:4411))
        (PORT d[8] (5996:5996:5996) (5874:5874:5874))
        (PORT d[9] (3440:3440:3440) (3466:3466:3466))
        (PORT d[10] (3300:3300:3300) (3227:3227:3227))
        (PORT d[11] (5606:5606:5606) (5518:5518:5518))
        (PORT d[12] (4813:4813:4813) (4801:4801:4801))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3479:3479:3479))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5780:5780:5780) (5665:5665:5665))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4263:4263:4263) (4138:4138:4138))
        (PORT d[1] (3044:3044:3044) (3019:3019:3019))
        (PORT d[2] (4539:4539:4539) (4461:4461:4461))
        (PORT d[3] (3944:3944:3944) (4003:4003:4003))
        (PORT d[4] (6487:6487:6487) (6487:6487:6487))
        (PORT d[5] (3944:3944:3944) (4036:4036:4036))
        (PORT d[6] (4185:4185:4185) (4050:4050:4050))
        (PORT d[7] (4357:4357:4357) (4293:4293:4293))
        (PORT d[8] (3104:3104:3104) (3113:3113:3113))
        (PORT d[9] (4540:4540:4540) (4539:4539:4539))
        (PORT d[10] (4233:4233:4233) (4241:4241:4241))
        (PORT d[11] (2242:2242:2242) (2256:2256:2256))
        (PORT d[12] (4684:4684:4684) (4539:4539:4539))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (3952:3952:3952))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3963:3963:3963) (3942:3942:3942))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6298:6298:6298) (6227:6227:6227))
        (PORT d[1] (3215:3215:3215) (3231:3231:3231))
        (PORT d[2] (4455:4455:4455) (4482:4482:4482))
        (PORT d[3] (4291:4291:4291) (4212:4212:4212))
        (PORT d[4] (5509:5509:5509) (5491:5491:5491))
        (PORT d[5] (2434:2434:2434) (2442:2442:2442))
        (PORT d[6] (4799:4799:4799) (4711:4711:4711))
        (PORT d[7] (3320:3320:3320) (3448:3448:3448))
        (PORT d[8] (6157:6157:6157) (5953:5953:5953))
        (PORT d[9] (4058:4058:4058) (4025:4025:4025))
        (PORT d[10] (3817:3817:3817) (3808:3808:3808))
        (PORT d[11] (4620:4620:4620) (4500:4500:4500))
        (PORT d[12] (5166:5166:5166) (5157:5157:5157))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3028:3028:3028) (2753:2753:2753))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5953:5953:5953) (5885:5885:5885))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4519:4519:4519))
        (PORT d[1] (2344:2344:2344) (2288:2288:2288))
        (PORT d[2] (4109:4109:4109) (3969:3969:3969))
        (PORT d[3] (5419:5419:5419) (5378:5378:5378))
        (PORT d[4] (5026:5026:5026) (4990:4990:4990))
        (PORT d[5] (4537:4537:4537) (4557:4557:4557))
        (PORT d[6] (2017:2017:2017) (1950:1950:1950))
        (PORT d[7] (2248:2248:2248) (2176:2176:2176))
        (PORT d[8] (1983:1983:1983) (1946:1946:1946))
        (PORT d[9] (4981:4981:4981) (4912:4912:4912))
        (PORT d[10] (1842:1842:1842) (1874:1874:1874))
        (PORT d[11] (1865:1865:1865) (1902:1902:1902))
        (PORT d[12] (3008:3008:3008) (2852:2852:2852))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2238:2238:2238))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3762:3762:3762))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6237:6237:6237) (6155:6155:6155))
        (PORT d[1] (4150:4150:4150) (4140:4140:4140))
        (PORT d[2] (6899:6899:6899) (6917:6917:6917))
        (PORT d[3] (3899:3899:3899) (3810:3810:3810))
        (PORT d[4] (5374:5374:5374) (5336:5336:5336))
        (PORT d[5] (4758:4758:4758) (4743:4743:4743))
        (PORT d[6] (5764:5764:5764) (5634:5634:5634))
        (PORT d[7] (2308:2308:2308) (2256:2256:2256))
        (PORT d[8] (5016:5016:5016) (4805:4805:4805))
        (PORT d[9] (2142:2142:2142) (2163:2163:2163))
        (PORT d[10] (2266:2266:2266) (2342:2342:2342))
        (PORT d[11] (2532:2532:2532) (2456:2456:2456))
        (PORT d[12] (5611:5611:5611) (5628:5628:5628))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2185:2185:2185))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5774:5774:5774) (5659:5659:5659))
        (PORT clk (2236:2236:2236) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4160:4160:4160))
        (PORT d[1] (2680:2680:2680) (2657:2657:2657))
        (PORT d[2] (4586:4586:4586) (4509:4509:4509))
        (PORT d[3] (4233:4233:4233) (4277:4277:4277))
        (PORT d[4] (6757:6757:6757) (6743:6743:6743))
        (PORT d[5] (4257:4257:4257) (4321:4321:4321))
        (PORT d[6] (4248:4248:4248) (4118:4118:4118))
        (PORT d[7] (4314:4314:4314) (4254:4254:4254))
        (PORT d[8] (2137:2137:2137) (2152:2152:2152))
        (PORT d[9] (4873:4873:4873) (4870:4870:4870))
        (PORT d[10] (4242:4242:4242) (4251:4251:4251))
        (PORT d[11] (2257:2257:2257) (2284:2284:2284))
        (PORT d[12] (5033:5033:5033) (4879:4879:4879))
        (PORT clk (2233:2233:2233) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3601:3601:3601) (3567:3567:3567))
        (PORT clk (2233:2233:2233) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4550:4550:4550) (4490:4490:4490))
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6636:6636:6636) (6548:6548:6548))
        (PORT d[1] (3225:3225:3225) (3240:3240:3240))
        (PORT d[2] (6088:6088:6088) (6085:6085:6085))
        (PORT d[3] (4823:4823:4823) (4710:4710:4710))
        (PORT d[4] (5834:5834:5834) (5806:5806:5806))
        (PORT d[5] (2781:2781:2781) (2785:2785:2785))
        (PORT d[6] (4821:4821:4821) (4736:4736:4736))
        (PORT d[7] (3480:3480:3480) (3618:3618:3618))
        (PORT d[8] (6156:6156:6156) (5956:5956:5956))
        (PORT d[9] (2795:2795:2795) (2822:2822:2822))
        (PORT d[10] (2098:2098:2098) (2127:2127:2127))
        (PORT d[11] (2979:2979:2979) (2820:2820:2820))
        (PORT d[12] (5525:5525:5525) (5500:5500:5500))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4001:4001:4001) (3886:3886:3886))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5935:5935:5935) (5866:5866:5866))
        (PORT clk (2254:2254:2254) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (4834:4834:4834))
        (PORT d[1] (2641:2641:2641) (2589:2589:2589))
        (PORT d[2] (4167:4167:4167) (4027:4027:4027))
        (PORT d[3] (5754:5754:5754) (5700:5700:5700))
        (PORT d[4] (4912:4912:4912) (4860:4860:4860))
        (PORT d[5] (1634:1634:1634) (1577:1577:1577))
        (PORT d[6] (2017:2017:2017) (1942:1942:1942))
        (PORT d[7] (2211:2211:2211) (2140:2140:2140))
        (PORT d[8] (1982:1982:1982) (1941:1941:1941))
        (PORT d[9] (4729:4729:4729) (4680:4680:4680))
        (PORT d[10] (2492:2492:2492) (2489:2489:2489))
        (PORT d[11] (1875:1875:1875) (1913:1913:1913))
        (PORT d[12] (4393:4393:4393) (4213:4213:4213))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2406:2406:2406))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4037:4037:4037))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6283:6283:6283) (6202:6202:6202))
        (PORT d[1] (4470:4470:4470) (4455:4455:4455))
        (PORT d[2] (3667:3667:3667) (3657:3657:3657))
        (PORT d[3] (4221:4221:4221) (4123:4123:4123))
        (PORT d[4] (6011:6011:6011) (5949:5949:5949))
        (PORT d[5] (4751:4751:4751) (4745:4745:4745))
        (PORT d[6] (3894:3894:3894) (3836:3836:3836))
        (PORT d[7] (2249:2249:2249) (2191:2191:2191))
        (PORT d[8] (7003:7003:7003) (6830:6830:6830))
        (PORT d[9] (2475:2475:2475) (2468:2468:2468))
        (PORT d[10] (2285:2285:2285) (2362:2362:2362))
        (PORT d[11] (2895:2895:2895) (2810:2810:2810))
        (PORT d[12] (5922:5922:5922) (5930:5930:5930))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2113:2113:2113))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6299:6299:6299) (6240:6240:6240))
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2702:2702:2702))
        (PORT d[1] (2272:2272:2272) (2190:2190:2190))
        (PORT d[2] (1091:1091:1091) (1055:1055:1055))
        (PORT d[3] (2407:2407:2407) (2373:2373:2373))
        (PORT d[4] (4093:4093:4093) (3903:3903:3903))
        (PORT d[5] (2437:2437:2437) (2374:2374:2374))
        (PORT d[6] (1038:1038:1038) (1005:1005:1005))
        (PORT d[7] (1150:1150:1150) (1125:1125:1125))
        (PORT d[8] (2518:2518:2518) (2533:2533:2533))
        (PORT d[9] (1766:1766:1766) (1717:1717:1717))
        (PORT d[10] (1785:1785:1785) (1794:1794:1794))
        (PORT d[11] (2596:2596:2596) (2621:2621:2621))
        (PORT d[12] (2173:2173:2173) (2070:2070:2070))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1200:1200:1200))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3763:3763:3763))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3648:3648:3648))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1653:1653:1653))
        (PORT d[1] (1674:1674:1674) (1615:1615:1615))
        (PORT d[2] (3574:3574:3574) (3530:3530:3530))
        (PORT d[3] (5073:5073:5073) (4869:4869:4869))
        (PORT d[4] (3859:3859:3859) (3721:3721:3721))
        (PORT d[5] (4221:4221:4221) (4280:4280:4280))
        (PORT d[6] (4297:4297:4297) (4225:4225:4225))
        (PORT d[7] (3168:3168:3168) (3192:3192:3192))
        (PORT d[8] (4029:4029:4029) (3858:3858:3858))
        (PORT d[9] (4056:4056:4056) (3983:3983:3983))
        (PORT d[10] (2937:2937:2937) (3007:3007:3007))
        (PORT d[11] (3634:3634:3634) (3527:3527:3527))
        (PORT d[12] (3482:3482:3482) (3472:3472:3472))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2705:2705:2705) (2657:2657:2657))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6293:6293:6293) (6237:6237:6237))
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6799:6799:6799) (6710:6710:6710))
        (PORT d[1] (5206:5206:5206) (5156:5156:5156))
        (PORT d[2] (1124:1124:1124) (1091:1091:1091))
        (PORT d[3] (2406:2406:2406) (2374:2374:2374))
        (PORT d[4] (3785:3785:3785) (3607:3607:3607))
        (PORT d[5] (3080:3080:3080) (3046:3046:3046))
        (PORT d[6] (1037:1037:1037) (1004:1004:1004))
        (PORT d[7] (1126:1126:1126) (1099:1099:1099))
        (PORT d[8] (2486:2486:2486) (2497:2497:2497))
        (PORT d[9] (1765:1765:1765) (1717:1717:1717))
        (PORT d[10] (1800:1800:1800) (1797:1797:1797))
        (PORT d[11] (2545:2545:2545) (2567:2567:2567))
        (PORT d[12] (5574:5574:5574) (5368:5368:5368))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1194:1194:1194))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3429:3429:3429))
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1654:1654:1654))
        (PORT d[1] (1649:1649:1649) (1592:1592:1592))
        (PORT d[2] (3303:3303:3303) (3285:3285:3285))
        (PORT d[3] (4733:4733:4733) (4530:4530:4530))
        (PORT d[4] (3526:3526:3526) (3408:3408:3408))
        (PORT d[5] (4247:4247:4247) (4304:4304:4304))
        (PORT d[6] (4583:4583:4583) (4515:4515:4515))
        (PORT d[7] (2905:2905:2905) (2958:2958:2958))
        (PORT d[8] (3711:3711:3711) (3552:3552:3552))
        (PORT d[9] (5593:5593:5593) (5644:5644:5644))
        (PORT d[10] (1777:1777:1777) (1803:1803:1803))
        (PORT d[11] (3603:3603:3603) (3493:3493:3493))
        (PORT d[12] (4468:4468:4468) (4450:4450:4450))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2131:2131:2131))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3763:3763:3763))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5336:5336:5336))
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5405:5405:5405) (5348:5348:5348))
        (PORT d[1] (3192:3192:3192) (3198:3198:3198))
        (PORT d[2] (5639:5639:5639) (5540:5540:5540))
        (PORT d[3] (3814:3814:3814) (3786:3786:3786))
        (PORT d[4] (5101:5101:5101) (5065:5065:5065))
        (PORT d[5] (5227:5227:5227) (5137:5137:5137))
        (PORT d[6] (5443:5443:5443) (5391:5391:5391))
        (PORT d[7] (3725:3725:3725) (3690:3690:3690))
        (PORT d[8] (3425:3425:3425) (3424:3424:3424))
        (PORT d[9] (1807:1807:1807) (1819:1819:1819))
        (PORT d[10] (4496:4496:4496) (4476:4476:4476))
        (PORT d[11] (5843:5843:5843) (5945:5945:5945))
        (PORT d[12] (4781:4781:4781) (4666:4666:4666))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (4428:4428:4428))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3335:3335:3335))
        (PORT clk (2229:2229:2229) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4991:4991:4991) (4956:4956:4956))
        (PORT d[1] (4513:4513:4513) (4497:4497:4497))
        (PORT d[2] (4738:4738:4738) (4555:4555:4555))
        (PORT d[3] (4314:4314:4314) (4276:4276:4276))
        (PORT d[4] (3711:3711:3711) (3659:3659:3659))
        (PORT d[5] (3966:3966:3966) (3798:3798:3798))
        (PORT d[6] (4051:4051:4051) (3898:3898:3898))
        (PORT d[7] (5394:5394:5394) (5202:5202:5202))
        (PORT d[8] (7055:7055:7055) (6906:6906:6906))
        (PORT d[9] (2414:2414:2414) (2423:2423:2423))
        (PORT d[10] (3691:3691:3691) (3787:3787:3787))
        (PORT d[11] (5429:5429:5429) (5343:5343:5343))
        (PORT d[12] (4109:4109:4109) (4090:4090:4090))
        (PORT clk (2226:2226:2226) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2418:2418:2418))
        (PORT clk (2226:2226:2226) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6264:6264:6264))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2759:2759:2759))
        (PORT d[1] (2591:2591:2591) (2482:2482:2482))
        (PORT d[2] (753:753:753) (729:729:729))
        (PORT d[3] (2740:2740:2740) (2692:2692:2692))
        (PORT d[4] (4101:4101:4101) (3908:3908:3908))
        (PORT d[5] (2400:2400:2400) (2338:2338:2338))
        (PORT d[6] (730:730:730) (710:710:710))
        (PORT d[7] (727:727:727) (709:709:709))
        (PORT d[8] (2856:2856:2856) (2861:2861:2861))
        (PORT d[9] (2110:2110:2110) (2052:2052:2052))
        (PORT d[10] (1815:1815:1815) (1826:1826:1826))
        (PORT d[11] (2577:2577:2577) (2600:2600:2600))
        (PORT d[12] (1592:1592:1592) (1502:1502:1502))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2001:2001:2001))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (3772:3772:3772))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1615:1615:1615))
        (PORT d[1] (1893:1893:1893) (1798:1798:1798))
        (PORT d[2] (3593:3593:3593) (3545:3545:3545))
        (PORT d[3] (4908:4908:4908) (4788:4788:4788))
        (PORT d[4] (3883:3883:3883) (3760:3760:3760))
        (PORT d[5] (1820:1820:1820) (1753:1753:1753))
        (PORT d[6] (4286:4286:4286) (4214:4214:4214))
        (PORT d[7] (3534:3534:3534) (3553:3553:3553))
        (PORT d[8] (4065:4065:4065) (3902:3902:3902))
        (PORT d[9] (4049:4049:4049) (3980:3980:3980))
        (PORT d[10] (1438:1438:1438) (1469:1469:1469))
        (PORT d[11] (3227:3227:3227) (3120:3120:3120))
        (PORT d[12] (4799:4799:4799) (4760:4760:4760))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1816:1816:1816))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5123:5123:5123) (5016:5016:5016))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3779:3779:3779) (3759:3759:3759))
        (PORT d[1] (4264:4264:4264) (4166:4166:4166))
        (PORT d[2] (4523:4523:4523) (4422:4422:4422))
        (PORT d[3] (2383:2383:2383) (2326:2326:2326))
        (PORT d[4] (4976:4976:4976) (4890:4890:4890))
        (PORT d[5] (5010:5010:5010) (5041:5041:5041))
        (PORT d[6] (6625:6625:6625) (6537:6537:6537))
        (PORT d[7] (2358:2358:2358) (2306:2306:2306))
        (PORT d[8] (2760:2760:2760) (2720:2720:2720))
        (PORT d[9] (4596:4596:4596) (4498:4498:4498))
        (PORT d[10] (2251:2251:2251) (2270:2270:2270))
        (PORT d[11] (3246:3246:3246) (3234:3234:3234))
        (PORT d[12] (4835:4835:4835) (4754:4754:4754))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2358:2358:2358))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3753:3753:3753))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3774:3774:3774) (3775:3775:3775))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2438:2438:2438))
        (PORT d[1] (4294:4294:4294) (4111:4111:4111))
        (PORT d[2] (3882:3882:3882) (3798:3798:3798))
        (PORT d[3] (5166:5166:5166) (4900:4900:4900))
        (PORT d[4] (3822:3822:3822) (3708:3708:3708))
        (PORT d[5] (4815:4815:4815) (4840:4840:4840))
        (PORT d[6] (4984:4984:4984) (4932:4932:4932))
        (PORT d[7] (3854:3854:3854) (3877:3877:3877))
        (PORT d[8] (3826:3826:3826) (3649:3649:3649))
        (PORT d[9] (5263:5263:5263) (5307:5307:5307))
        (PORT d[10] (2618:2618:2618) (2689:2689:2689))
        (PORT d[11] (5735:5735:5735) (5496:5496:5496))
        (PORT d[12] (5126:5126:5126) (5089:5089:5089))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2396:2396:2396))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5739:5739:5739) (5593:5593:5593))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4446:4446:4446))
        (PORT d[1] (3270:3270:3270) (3185:3185:3185))
        (PORT d[2] (4903:4903:4903) (4778:4778:4778))
        (PORT d[3] (2361:2361:2361) (2319:2319:2319))
        (PORT d[4] (4916:4916:4916) (4790:4790:4790))
        (PORT d[5] (5466:5466:5466) (5479:5479:5479))
        (PORT d[6] (5086:5086:5086) (5041:5041:5041))
        (PORT d[7] (2684:2684:2684) (2627:2627:2627))
        (PORT d[8] (1674:1674:1674) (1634:1634:1634))
        (PORT d[9] (4614:4614:4614) (4520:4520:4520))
        (PORT d[10] (1585:1585:1585) (1613:1613:1613))
        (PORT d[11] (3879:3879:3879) (3852:3852:3852))
        (PORT d[12] (4565:4565:4565) (4499:4499:4499))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2139:2139:2139))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4387:4387:4387))
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2285:2285:2285))
        (PORT d[1] (4962:4962:4962) (4755:4755:4755))
        (PORT d[2] (4272:4272:4272) (4177:4177:4177))
        (PORT d[3] (6095:6095:6095) (5789:5789:5789))
        (PORT d[4] (4513:4513:4513) (4387:4387:4387))
        (PORT d[5] (2038:2038:2038) (2036:2036:2036))
        (PORT d[6] (5208:5208:5208) (5124:5124:5124))
        (PORT d[7] (4495:4495:4495) (4499:4499:4499))
        (PORT d[8] (3849:3849:3849) (3667:3667:3667))
        (PORT d[9] (3792:3792:3792) (3779:3779:3779))
        (PORT d[10] (1497:1497:1497) (1533:1533:1533))
        (PORT d[11] (6011:6011:6011) (5849:5849:5849))
        (PORT d[12] (3816:3816:3816) (3790:3790:3790))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3714:3714:3714))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6329:6329:6329) (6277:6277:6277))
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2727:2727:2727))
        (PORT d[1] (2537:2537:2537) (2437:2437:2437))
        (PORT d[2] (1075:1075:1075) (1038:1038:1038))
        (PORT d[3] (2719:2719:2719) (2672:2672:2672))
        (PORT d[4] (4255:4255:4255) (4200:4200:4200))
        (PORT d[5] (2411:2411:2411) (2350:2350:2350))
        (PORT d[6] (1110:1110:1110) (1070:1070:1070))
        (PORT d[7] (1080:1080:1080) (1051:1051:1051))
        (PORT d[8] (2831:2831:2831) (2832:2832:2832))
        (PORT d[9] (2087:2087:2087) (2027:2027:2027))
        (PORT d[10] (1803:1803:1803) (1812:1812:1812))
        (PORT d[11] (2628:2628:2628) (2654:2654:2654))
        (PORT d[12] (2172:2172:2172) (2069:2069:2069))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1081:1081:1081))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3763:3763:3763))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3436:3436:3436))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1617:1617:1617))
        (PORT d[1] (1888:1888:1888) (1798:1798:1798))
        (PORT d[2] (3331:3331:3331) (3301:3301:3301))
        (PORT d[3] (5099:5099:5099) (4894:4894:4894))
        (PORT d[4] (3893:3893:3893) (3769:3769:3769))
        (PORT d[5] (4222:4222:4222) (4281:4281:4281))
        (PORT d[6] (4264:4264:4264) (4193:4193:4193))
        (PORT d[7] (3218:3218:3218) (3248:3248:3248))
        (PORT d[8] (4053:4053:4053) (3889:3889:3889))
        (PORT d[9] (4086:4086:4086) (4017:4017:4017))
        (PORT d[10] (1757:1757:1757) (1780:1780:1780))
        (PORT d[11] (3568:3568:3568) (3458:3458:3458))
        (PORT d[12] (4784:4784:4784) (4747:4747:4747))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1248:1248:1248))
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1656:1656:1656) (1588:1588:1588))
        (PORT d[1] (3106:3106:3106) (3011:3011:3011))
        (PORT d[2] (5283:5283:5283) (5231:5231:5231))
        (PORT d[3] (3419:3419:3419) (3396:3396:3396))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3615:3615:3615))
        (PORT d[1] (1596:1596:1596) (1501:1501:1501))
        (PORT d[2] (1836:1836:1836) (1722:1722:1722))
        (PORT d[3] (1868:1868:1868) (1779:1779:1779))
        (PORT d[4] (1306:1306:1306) (1238:1238:1238))
        (PORT d[5] (2128:2128:2128) (2131:2131:2131))
        (PORT d[6] (6707:6707:6707) (6678:6678:6678))
        (PORT d[7] (5090:5090:5090) (4822:4822:4822))
        (PORT d[8] (6546:6546:6546) (6630:6630:6630))
        (PORT d[9] (2718:2718:2718) (2692:2692:2692))
        (PORT d[10] (3927:3927:3927) (3811:3811:3811))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1389:1389:1389))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1378:1378:1378))
        (PORT d[1] (1421:1421:1421) (1408:1408:1408))
        (PORT d[2] (3635:3635:3635) (3489:3489:3489))
        (PORT d[3] (2356:2356:2356) (2329:2329:2329))
        (PORT clk (2283:2283:2283) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1432:1432:1432))
        (PORT d[1] (1810:1810:1810) (1802:1802:1802))
        (PORT d[2] (1738:1738:1738) (1723:1723:1723))
        (PORT d[3] (1383:1383:1383) (1373:1373:1373))
        (PORT d[4] (1718:1718:1718) (1696:1696:1696))
        (PORT d[5] (4377:4377:4377) (4493:4493:4493))
        (PORT d[6] (1646:1646:1646) (1615:1615:1615))
        (PORT d[7] (1804:1804:1804) (1834:1834:1834))
        (PORT d[8] (1117:1117:1117) (1125:1125:1125))
        (PORT d[9] (1133:1133:1133) (1135:1135:1135))
        (PORT d[10] (1408:1408:1408) (1395:1395:1395))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1197:1197:1197))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4686:4686:4686) (4502:4502:4502))
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (4920:4920:4920))
        (PORT d[1] (3491:3491:3491) (3484:3484:3484))
        (PORT d[2] (4761:4761:4761) (4626:4626:4626))
        (PORT d[3] (2700:2700:2700) (2688:2688:2688))
        (PORT d[4] (3905:3905:3905) (3792:3792:3792))
        (PORT d[5] (3867:3867:3867) (3898:3898:3898))
        (PORT d[6] (7789:7789:7789) (7809:7809:7809))
        (PORT d[7] (4491:4491:4491) (4302:4302:4302))
        (PORT d[8] (4859:4859:4859) (4983:4983:4983))
        (PORT d[9] (3147:3147:3147) (3175:3175:3175))
        (PORT d[10] (3104:3104:3104) (3200:3200:3200))
        (PORT d[11] (3215:3215:3215) (3237:3237:3237))
        (PORT d[12] (6012:6012:6012) (5995:5995:5995))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2410:2410:2410))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3667:3667:3667) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2921:2921:2921))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3521:3521:3521) (3545:3545:3545))
        (PORT d[1] (4117:4117:4117) (4010:4010:4010))
        (PORT d[2] (3806:3806:3806) (3819:3819:3819))
        (PORT d[3] (2780:2780:2780) (2736:2736:2736))
        (PORT d[4] (2720:2720:2720) (2658:2658:2658))
        (PORT d[5] (4368:4368:4368) (4487:4487:4487))
        (PORT d[6] (6232:6232:6232) (6153:6153:6153))
        (PORT d[7] (3154:3154:3154) (3208:3208:3208))
        (PORT d[8] (3043:3043:3043) (2983:2983:2983))
        (PORT d[9] (3245:3245:3245) (3325:3325:3325))
        (PORT d[10] (4426:4426:4426) (4408:4408:4408))
        (PORT d[11] (2964:2964:2964) (2896:2896:2896))
        (PORT d[12] (3099:3099:3099) (3037:3037:3037))
        (PORT clk (2211:2211:2211) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (2917:2917:2917))
        (PORT clk (2211:2211:2211) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4634:4634:4634) (4362:4362:4362))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (4842:4842:4842))
        (PORT d[1] (3467:3467:3467) (3458:3458:3458))
        (PORT d[2] (4407:4407:4407) (4285:4285:4285))
        (PORT d[3] (3074:3074:3074) (3061:3061:3061))
        (PORT d[4] (3892:3892:3892) (3765:3765:3765))
        (PORT d[5] (3596:3596:3596) (3639:3639:3639))
        (PORT d[6] (7515:7515:7515) (7542:7542:7542))
        (PORT d[7] (4215:4215:4215) (4032:4032:4032))
        (PORT d[8] (4576:4576:4576) (4706:4706:4706))
        (PORT d[9] (3377:3377:3377) (3365:3365:3365))
        (PORT d[10] (3085:3085:3085) (3181:3181:3181))
        (PORT d[11] (3125:3125:3125) (3145:3145:3145))
        (PORT d[12] (5961:5961:5961) (5944:5944:5944))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4182:4182:4182))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3230:3230:3230))
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3525:3525:3525))
        (PORT d[1] (4095:4095:4095) (3987:3987:3987))
        (PORT d[2] (3764:3764:3764) (3750:3750:3750))
        (PORT d[3] (4649:4649:4649) (4622:4622:4622))
        (PORT d[4] (3063:3063:3063) (2990:2990:2990))
        (PORT d[5] (4271:4271:4271) (4382:4382:4382))
        (PORT d[6] (5852:5852:5852) (5780:5780:5780))
        (PORT d[7] (2870:2870:2870) (2930:2930:2930))
        (PORT d[8] (5720:5720:5720) (5654:5654:5654))
        (PORT d[9] (3206:3206:3206) (3281:3281:3281))
        (PORT d[10] (4823:4823:4823) (4846:4846:4846))
        (PORT d[11] (3249:3249:3249) (3144:3144:3144))
        (PORT d[12] (3093:3093:3093) (3032:3032:3032))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2827:2827:2827))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5079:5079:5079) (4934:4934:4934))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (4828:4828:4828))
        (PORT d[1] (3597:3597:3597) (3524:3524:3524))
        (PORT d[2] (4246:4246:4246) (4147:4147:4147))
        (PORT d[3] (2411:2411:2411) (2355:2355:2355))
        (PORT d[4] (4317:4317:4317) (4253:4253:4253))
        (PORT d[5] (4298:4298:4298) (4342:4342:4342))
        (PORT d[6] (5724:5724:5724) (5692:5692:5692))
        (PORT d[7] (3037:3037:3037) (2984:2984:2984))
        (PORT d[8] (2430:2430:2430) (2406:2406:2406))
        (PORT d[9] (5821:5821:5821) (5793:5793:5793))
        (PORT d[10] (2905:2905:2905) (2900:2900:2900))
        (PORT d[11] (2560:2560:2560) (2565:2565:2565))
        (PORT d[12] (4880:4880:4880) (4827:4827:4827))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3639:3639:3639))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3309:3309:3309))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2400:2400:2400))
        (PORT d[1] (3634:3634:3634) (3468:3468:3468))
        (PORT d[2] (2997:2997:2997) (2958:2958:2958))
        (PORT d[3] (4533:4533:4533) (4284:4284:4284))
        (PORT d[4] (3472:3472:3472) (3361:3361:3361))
        (PORT d[5] (4216:4216:4216) (4268:4268:4268))
        (PORT d[6] (4971:4971:4971) (4934:4934:4934))
        (PORT d[7] (3197:3197:3197) (3240:3240:3240))
        (PORT d[8] (5598:5598:5598) (5450:5450:5450))
        (PORT d[9] (4569:4569:4569) (4642:4642:4642))
        (PORT d[10] (2951:2951:2951) (3045:3045:3045))
        (PORT d[11] (5108:5108:5108) (4895:4895:4895))
        (PORT d[12] (4121:4121:4121) (4107:4107:4107))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (3761:3761:3761))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (4647:4647:4647))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4426:4426:4426))
        (PORT d[1] (3011:3011:3011) (2959:2959:2959))
        (PORT d[2] (4875:4875:4875) (4768:4768:4768))
        (PORT d[3] (2702:2702:2702) (2658:2658:2658))
        (PORT d[4] (4334:4334:4334) (4272:4272:4272))
        (PORT d[5] (3304:3304:3304) (3368:3368:3368))
        (PORT d[6] (7539:7539:7539) (7689:7689:7689))
        (PORT d[7] (2666:2666:2666) (2626:2626:2626))
        (PORT d[8] (2432:2432:2432) (2412:2412:2412))
        (PORT d[9] (5196:5196:5196) (5186:5186:5186))
        (PORT d[10] (2596:2596:2596) (2628:2628:2628))
        (PORT d[11] (2525:2525:2525) (2520:2520:2520))
        (PORT d[12] (5519:5519:5519) (5434:5434:5434))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (3843:3843:3843))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (3871:3871:3871))
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2766:2766:2766))
        (PORT d[1] (3623:3623:3623) (3447:3447:3447))
        (PORT d[2] (3868:3868:3868) (3792:3792:3792))
        (PORT d[3] (5507:5507:5507) (5234:5234:5234))
        (PORT d[4] (4114:4114:4114) (3992:3992:3992))
        (PORT d[5] (3814:3814:3814) (3870:3870:3870))
        (PORT d[6] (5267:5267:5267) (5239:5239:5239))
        (PORT d[7] (2560:2560:2560) (2629:2629:2629))
        (PORT d[8] (5258:5258:5258) (5130:5130:5130))
        (PORT d[9] (3958:3958:3958) (4054:4054:4054))
        (PORT d[10] (2913:2913:2913) (3006:3006:3006))
        (PORT d[11] (4528:4528:4528) (4349:4349:4349))
        (PORT d[12] (4434:4434:4434) (4417:4417:4417))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4904:4904:4904) (4811:4811:4811))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4385:4385:4385) (4234:4234:4234))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5176:5176:5176) (5169:5169:5169))
        (PORT d[1] (3825:3825:3825) (3807:3807:3807))
        (PORT d[2] (4420:4420:4420) (4288:4288:4288))
        (PORT d[3] (2822:2822:2822) (2831:2831:2831))
        (PORT d[4] (4242:4242:4242) (4120:4120:4120))
        (PORT d[5] (4212:4212:4212) (4236:4236:4236))
        (PORT d[6] (7813:7813:7813) (7841:7841:7841))
        (PORT d[7] (4252:4252:4252) (4078:4078:4078))
        (PORT d[8] (5201:5201:5201) (5320:5320:5320))
        (PORT d[9] (3470:3470:3470) (3486:3486:3486))
        (PORT d[10] (3400:3400:3400) (3488:3488:3488))
        (PORT d[11] (2322:2322:2322) (2379:2379:2379))
        (PORT d[12] (6602:6602:6602) (6564:6564:6564))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2509:2509:2509))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3650:3650:3650) (3678:3678:3678))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2908:2908:2908))
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (3858:3858:3858))
        (PORT d[1] (4111:4111:4111) (4001:4001:4001))
        (PORT d[2] (4127:4127:4127) (4127:4127:4127))
        (PORT d[3] (2772:2772:2772) (2727:2727:2727))
        (PORT d[4] (3031:3031:3031) (2952:2952:2952))
        (PORT d[5] (4000:4000:4000) (4118:4118:4118))
        (PORT d[6] (6527:6527:6527) (6441:6441:6441))
        (PORT d[7] (3166:3166:3166) (3221:3221:3221))
        (PORT d[8] (6369:6369:6369) (6272:6272:6272))
        (PORT d[9] (3285:3285:3285) (3367:3367:3367))
        (PORT d[10] (5116:5116:5116) (5131:5131:5131))
        (PORT d[11] (2652:2652:2652) (2598:2598:2598))
        (PORT d[12] (2785:2785:2785) (2737:2737:2737))
        (PORT clk (2194:2194:2194) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2562:2562:2562))
        (PORT clk (2194:2194:2194) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3652:3652:3652) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4821:4821:4821) (4580:4580:4580))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5960:5960:5960) (5996:5996:5996))
        (PORT d[1] (4645:4645:4645) (4738:4738:4738))
        (PORT d[2] (5645:5645:5645) (5592:5592:5592))
        (PORT d[3] (3273:3273:3273) (3308:3308:3308))
        (PORT d[4] (4174:4174:4174) (4057:4057:4057))
        (PORT d[5] (4455:4455:4455) (4580:4580:4580))
        (PORT d[6] (7258:7258:7258) (7312:7312:7312))
        (PORT d[7] (4093:4093:4093) (3875:3875:3875))
        (PORT d[8] (4285:4285:4285) (4436:4436:4436))
        (PORT d[9] (2504:2504:2504) (2515:2515:2515))
        (PORT d[10] (2742:2742:2742) (2724:2724:2724))
        (PORT d[11] (2885:2885:2885) (2909:2909:2909))
        (PORT d[12] (6363:6363:6363) (6324:6324:6324))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3359:3359:3359))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3127:3127:3127))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3621:3621:3621))
        (PORT d[1] (4729:4729:4729) (4620:4620:4620))
        (PORT d[2] (4740:4740:4740) (4752:4752:4752))
        (PORT d[3] (5412:5412:5412) (5418:5418:5418))
        (PORT d[4] (3954:3954:3954) (3865:3865:3865))
        (PORT d[5] (4438:4438:4438) (4560:4560:4560))
        (PORT d[6] (5326:5326:5326) (5285:5285:5285))
        (PORT d[7] (2893:2893:2893) (2928:2928:2928))
        (PORT d[8] (5690:5690:5690) (5581:5581:5581))
        (PORT d[9] (3118:3118:3118) (3156:3156:3156))
        (PORT d[10] (4357:4357:4357) (4336:4336:4336))
        (PORT d[11] (3554:3554:3554) (3483:3483:3483))
        (PORT d[12] (3965:3965:3965) (3785:3785:3785))
        (PORT clk (2201:2201:2201) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3335:3335:3335) (3201:3201:3201))
        (PORT clk (2201:2201:2201) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3686:3686:3686))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4503:4503:4503) (4273:4273:4273))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5978:5978:5978) (6015:6015:6015))
        (PORT d[1] (4908:4908:4908) (4963:4963:4963))
        (PORT d[2] (5710:5710:5710) (5670:5670:5670))
        (PORT d[3] (3235:3235:3235) (3267:3267:3267))
        (PORT d[4] (4148:4148:4148) (4039:4039:4039))
        (PORT d[5] (4672:4672:4672) (4772:4772:4772))
        (PORT d[6] (6952:6952:6952) (7008:7008:7008))
        (PORT d[7] (4085:4085:4085) (3866:3866:3866))
        (PORT d[8] (4102:4102:4102) (4181:4181:4181))
        (PORT d[9] (2149:2149:2149) (2175:2175:2175))
        (PORT d[10] (2760:2760:2760) (2742:2742:2742))
        (PORT d[11] (2892:2892:2892) (2917:2917:2917))
        (PORT d[12] (6157:6157:6157) (6156:6156:6156))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (2994:2994:2994))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3699:3699:3699))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3465:3465:3465) (3426:3426:3426))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3625:3625:3625))
        (PORT d[1] (4713:4713:4713) (4602:4602:4602))
        (PORT d[2] (4382:4382:4382) (4400:4400:4400))
        (PORT d[3] (5054:5054:5054) (5048:5048:5048))
        (PORT d[4] (3976:3976:3976) (3890:3890:3890))
        (PORT d[5] (5237:5237:5237) (5286:5286:5286))
        (PORT d[6] (5308:5308:5308) (5267:5267:5267))
        (PORT d[7] (2552:2552:2552) (2607:2607:2607))
        (PORT d[8] (5343:5343:5343) (5241:5241:5241))
        (PORT d[9] (3135:3135:3135) (3169:3169:3169))
        (PORT d[10] (4478:4478:4478) (4466:4466:4466))
        (PORT d[11] (3620:3620:3620) (3548:3548:3548))
        (PORT d[12] (3982:3982:3982) (3792:3792:3792))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3627:3627:3627))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4965:4965:4965) (4765:4765:4765))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (5817:5817:5817))
        (PORT d[1] (4549:4549:4549) (4576:4576:4576))
        (PORT d[2] (4961:4961:4961) (4908:4908:4908))
        (PORT d[3] (2805:2805:2805) (2810:2810:2810))
        (PORT d[4] (3593:3593:3593) (3518:3518:3518))
        (PORT d[5] (4102:4102:4102) (4220:4220:4220))
        (PORT d[6] (5945:5945:5945) (5982:5982:5982))
        (PORT d[7] (4732:4732:4732) (4491:4491:4491))
        (PORT d[8] (4136:4136:4136) (4241:4241:4241))
        (PORT d[9] (2266:2266:2266) (2302:2302:2302))
        (PORT d[10] (3217:3217:3217) (3228:3228:3228))
        (PORT d[11] (2977:2977:2977) (3043:3043:3043))
        (PORT d[12] (5373:5373:5373) (5359:5359:5359))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2645:2645:2645) (2583:2583:2583))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3747:3747:3747))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3629:3629:3629))
        (PORT d[1] (4660:4660:4660) (4699:4699:4699))
        (PORT d[2] (4423:4423:4423) (4449:4449:4449))
        (PORT d[3] (5378:5378:5378) (5367:5367:5367))
        (PORT d[4] (3939:3939:3939) (3841:3841:3841))
        (PORT d[5] (5205:5205:5205) (5127:5127:5127))
        (PORT d[6] (4615:4615:4615) (4558:4558:4558))
        (PORT d[7] (2880:2880:2880) (2927:2927:2927))
        (PORT d[8] (5365:5365:5365) (5267:5267:5267))
        (PORT d[9] (3210:3210:3210) (3277:3277:3277))
        (PORT d[10] (3981:3981:3981) (3945:3945:3945))
        (PORT d[11] (3406:3406:3406) (3392:3392:3392))
        (PORT d[12] (4835:4835:4835) (4520:4520:4520))
        (PORT clk (2241:2241:2241) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2638:2638:2638))
        (PORT clk (2241:2241:2241) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4994:4994:4994) (4838:4838:4838))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4906:4906:4906) (4912:4912:4912))
        (PORT d[1] (3835:3835:3835) (3821:3821:3821))
        (PORT d[2] (4801:4801:4801) (4695:4695:4695))
        (PORT d[3] (2669:2669:2669) (2627:2627:2627))
        (PORT d[4] (4267:4267:4267) (4184:4184:4184))
        (PORT d[5] (2517:2517:2517) (2507:2507:2507))
        (PORT d[6] (7784:7784:7784) (7908:7908:7908))
        (PORT d[7] (3582:3582:3582) (3489:3489:3489))
        (PORT d[8] (2857:2857:2857) (2878:2878:2878))
        (PORT d[9] (2569:2569:2569) (2460:2460:2460))
        (PORT d[10] (3849:3849:3849) (3846:3846:3846))
        (PORT d[11] (2867:2867:2867) (2894:2894:2894))
        (PORT d[12] (6764:6764:6764) (6674:6674:6674))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2303:2303:2303))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3362:3362:3362) (3303:3303:3303))
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (4070:4070:4070))
        (PORT d[1] (4849:4849:4849) (4669:4669:4669))
        (PORT d[2] (4100:4100:4100) (4101:4101:4101))
        (PORT d[3] (4757:4757:4757) (4602:4602:4602))
        (PORT d[4] (2882:2882:2882) (2782:2782:2782))
        (PORT d[5] (4219:4219:4219) (4290:4290:4290))
        (PORT d[6] (5853:5853:5853) (5867:5867:5867))
        (PORT d[7] (1901:1901:1901) (1966:1966:1966))
        (PORT d[8] (3029:3029:3029) (2889:2889:2889))
        (PORT d[9] (4484:4484:4484) (4532:4532:4532))
        (PORT d[10] (4851:4851:4851) (4870:4870:4870))
        (PORT d[11] (3374:3374:3374) (3227:3227:3227))
        (PORT d[12] (3815:3815:3815) (3819:3819:3819))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2702:2702:2702))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4566:4566:4566))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5576:5576:5576) (5561:5561:5561))
        (PORT d[1] (4183:4183:4183) (4158:4158:4158))
        (PORT d[2] (2814:2814:2814) (2665:2665:2665))
        (PORT d[3] (3157:3157:3157) (3156:3156:3156))
        (PORT d[4] (2241:2241:2241) (2111:2111:2111))
        (PORT d[5] (4877:4877:4877) (4883:4883:4883))
        (PORT d[6] (5772:5772:5772) (5785:5785:5785))
        (PORT d[7] (4901:4901:4901) (4705:4705:4705))
        (PORT d[8] (5542:5542:5542) (5644:5644:5644))
        (PORT d[9] (2009:2009:2009) (1978:1978:1978))
        (PORT d[10] (3801:3801:3801) (3880:3880:3880))
        (PORT d[11] (2289:2289:2289) (2357:2357:2357))
        (PORT d[12] (4727:4727:4727) (4579:4579:4579))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2774:2774:2774) (2567:2567:2567))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2215:2215:2215))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4208:4208:4208))
        (PORT d[1] (4111:4111:4111) (4001:4001:4001))
        (PORT d[2] (4465:4465:4465) (4459:4459:4459))
        (PORT d[3] (2121:2121:2121) (2088:2088:2088))
        (PORT d[4] (2082:2082:2082) (2043:2043:2043))
        (PORT d[5] (3653:3653:3653) (3782:3782:3782))
        (PORT d[6] (7172:7172:7172) (7055:7055:7055))
        (PORT d[7] (3778:3778:3778) (3800:3800:3800))
        (PORT d[8] (2098:2098:2098) (2075:2075:2075))
        (PORT d[9] (3943:3943:3943) (4002:4002:4002))
        (PORT d[10] (5449:5449:5449) (5450:5450:5450))
        (PORT d[11] (2261:2261:2261) (2209:2209:2209))
        (PORT d[12] (2660:2660:2660) (2590:2590:2590))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1954:1954:1954))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (3837:3837:3837))
        (PORT clk (2194:2194:2194) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5921:5921:5921) (5947:5947:5947))
        (PORT d[1] (5000:5000:5000) (5080:5080:5080))
        (PORT d[2] (5376:5376:5376) (5349:5349:5349))
        (PORT d[3] (3559:3559:3559) (3577:3577:3577))
        (PORT d[4] (4163:4163:4163) (4054:4054:4054))
        (PORT d[5] (4473:4473:4473) (4607:4607:4607))
        (PORT d[6] (7330:7330:7330) (7394:7394:7394))
        (PORT d[7] (4410:4410:4410) (4180:4180:4180))
        (PORT d[8] (4246:4246:4246) (4398:4398:4398))
        (PORT d[9] (2131:2131:2131) (2156:2156:2156))
        (PORT d[10] (2743:2743:2743) (2718:2718:2718))
        (PORT d[11] (2839:2839:2839) (2865:2865:2865))
        (PORT d[12] (6106:6106:6106) (6107:6107:6107))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2900:2900:2900) (2696:2696:2696))
        (PORT clk (2191:2191:2191) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3649:3649:3649) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3149:3149:3149) (3126:3126:3126))
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (3644:3644:3644))
        (PORT d[1] (4743:4743:4743) (4635:4635:4635))
        (PORT d[2] (4758:4758:4758) (4759:4759:4759))
        (PORT d[3] (5364:5364:5364) (5371:5371:5371))
        (PORT d[4] (3611:3611:3611) (3540:3540:3540))
        (PORT d[5] (4376:4376:4376) (4487:4487:4487))
        (PORT d[6] (5353:5353:5353) (5333:5333:5333))
        (PORT d[7] (2568:2568:2568) (2625:2625:2625))
        (PORT d[8] (5691:5691:5691) (5582:5582:5582))
        (PORT d[9] (3429:3429:3429) (3450:3450:3450))
        (PORT d[10] (4147:4147:4147) (4148:4148:4148))
        (PORT d[11] (3366:3366:3366) (3304:3304:3304))
        (PORT d[12] (3635:3635:3635) (3464:3464:3464))
        (PORT clk (2193:2193:2193) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3941:3941:3941) (3696:3696:3696))
        (PORT clk (2193:2193:2193) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3680:3680:3680))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4665:4665:4665))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (4070:4070:4070))
        (PORT d[1] (2367:2367:2367) (2320:2320:2320))
        (PORT d[2] (5538:5538:5538) (5421:5421:5421))
        (PORT d[3] (2103:2103:2103) (2071:2071:2071))
        (PORT d[4] (4914:4914:4914) (4820:4820:4820))
        (PORT d[5] (4033:4033:4033) (4087:4087:4087))
        (PORT d[6] (5475:5475:5475) (5458:5458:5458))
        (PORT d[7] (2311:2311:2311) (2255:2255:2255))
        (PORT d[8] (1779:1779:1779) (1771:1771:1771))
        (PORT d[9] (5813:5813:5813) (5785:5785:5785))
        (PORT d[10] (2880:2880:2880) (2877:2877:2877))
        (PORT d[11] (2502:2502:2502) (2508:2508:2508))
        (PORT d[12] (6118:6118:6118) (6018:6018:6018))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2443:2443:2443))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3186:3186:3186))
        (PORT clk (2220:2220:2220) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2453:2453:2453) (2447:2447:2447))
        (PORT d[1] (3619:3619:3619) (3452:3452:3452))
        (PORT d[2] (3266:3266:3266) (3202:3202:3202))
        (PORT d[3] (5133:5133:5133) (4853:4853:4853))
        (PORT d[4] (3472:3472:3472) (3368:3368:3368))
        (PORT d[5] (3878:3878:3878) (3940:3940:3940))
        (PORT d[6] (5001:5001:5001) (4985:4985:4985))
        (PORT d[7] (3179:3179:3179) (3228:3228:3228))
        (PORT d[8] (5577:5577:5577) (5438:5438:5438))
        (PORT d[9] (4266:4266:4266) (4353:4353:4353))
        (PORT d[10] (2934:2934:2934) (3028:3028:3028))
        (PORT d[11] (5092:5092:5092) (4879:4879:4879))
        (PORT d[12] (4476:4476:4476) (4459:4459:4459))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4057:4057:4057))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4653:4653:4653) (4472:4472:4472))
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5516:5516:5516) (5518:5518:5518))
        (PORT d[1] (4262:4262:4262) (4321:4321:4321))
        (PORT d[2] (4935:4935:4935) (4881:4881:4881))
        (PORT d[3] (2822:2822:2822) (2828:2828:2828))
        (PORT d[4] (3908:3908:3908) (3806:3806:3806))
        (PORT d[5] (4052:4052:4052) (4168:4168:4168))
        (PORT d[6] (5883:5883:5883) (5916:5916:5916))
        (PORT d[7] (3860:3860:3860) (3650:3650:3650))
        (PORT d[8] (3818:3818:3818) (3940:3940:3940))
        (PORT d[9] (2234:2234:2234) (2268:2268:2268))
        (PORT d[10] (2902:2902:2902) (2926:2926:2926))
        (PORT d[11] (2618:2618:2618) (2700:2700:2700))
        (PORT d[12] (5394:5394:5394) (5381:5381:5381))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (2966:2966:2966))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3455:3455:3455) (3443:3443:3443))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3601:3601:3601))
        (PORT d[1] (4639:4639:4639) (4673:4673:4673))
        (PORT d[2] (4713:4713:4713) (4725:4725:4725))
        (PORT d[3] (5332:5332:5332) (5337:5337:5337))
        (PORT d[4] (3606:3606:3606) (3524:3524:3524))
        (PORT d[5] (4935:4935:4935) (4861:4861:4861))
        (PORT d[6] (4631:4631:4631) (4588:4588:4588))
        (PORT d[7] (2827:2827:2827) (2873:2873:2873))
        (PORT d[8] (5619:5619:5619) (5506:5506:5506))
        (PORT d[9] (3199:3199:3199) (3268:3268:3268))
        (PORT d[10] (3965:3965:3965) (3916:3916:3916))
        (PORT d[11] (3322:3322:3322) (3296:3296:3296))
        (PORT d[12] (4487:4487:4487) (4180:4180:4180))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2525:2525:2525))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4591:4591:4591))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6261:6261:6261) (6277:6277:6277))
        (PORT d[1] (4914:4914:4914) (4995:4995:4995))
        (PORT d[2] (5726:5726:5726) (5683:5683:5683))
        (PORT d[3] (3193:3193:3193) (3228:3228:3228))
        (PORT d[4] (4136:4136:4136) (4030:4030:4030))
        (PORT d[5] (4700:4700:4700) (4796:4796:4796))
        (PORT d[6] (6661:6661:6661) (6739:6739:6739))
        (PORT d[7] (4092:4092:4092) (3874:3874:3874))
        (PORT d[8] (4286:4286:4286) (4437:4437:4437))
        (PORT d[9] (2483:2483:2483) (2487:2487:2487))
        (PORT d[10] (2787:2787:2787) (2766:2766:2766))
        (PORT d[11] (2859:2859:2859) (2885:2885:2885))
        (PORT d[12] (6364:6364:6364) (6325:6325:6325))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2259:2259:2259))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3413:3413:3413))
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3746:3746:3746) (3767:3767:3767))
        (PORT d[1] (4423:4423:4423) (4340:4340:4340))
        (PORT d[2] (4700:4700:4700) (4709:4709:4709))
        (PORT d[3] (5055:5055:5055) (5049:5049:5049))
        (PORT d[4] (3950:3950:3950) (3866:3866:3866))
        (PORT d[5] (4741:4741:4741) (4843:4843:4843))
        (PORT d[6] (5310:5310:5310) (5279:5279:5279))
        (PORT d[7] (2553:2553:2553) (2605:2605:2605))
        (PORT d[8] (5675:5675:5675) (5563:5563:5563))
        (PORT d[9] (2857:2857:2857) (2910:2910:2910))
        (PORT d[10] (4370:4370:4370) (4349:4349:4349))
        (PORT d[11] (3587:3587:3587) (3516:3516:3516))
        (PORT d[12] (3943:3943:3943) (3756:3756:3756))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3255:3255:3255))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4720:4720:4720) (4564:4564:4564))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5806:5806:5806) (5794:5794:5794))
        (PORT d[1] (3933:3933:3933) (4004:4004:4004))
        (PORT d[2] (4941:4941:4941) (4886:4886:4886))
        (PORT d[3] (2785:2785:2785) (2780:2780:2780))
        (PORT d[4] (3925:3925:3925) (3836:3836:3836))
        (PORT d[5] (4015:4015:4015) (4122:4122:4122))
        (PORT d[6] (6225:6225:6225) (6254:6254:6254))
        (PORT d[7] (4741:4741:4741) (4502:4502:4502))
        (PORT d[8] (3739:3739:3739) (3854:3854:3854))
        (PORT d[9] (2273:2273:2273) (2309:2309:2309))
        (PORT d[10] (3208:3208:3208) (3224:3224:3224))
        (PORT d[11] (2978:2978:2978) (3044:3044:3044))
        (PORT d[12] (5679:5679:5679) (5650:5650:5650))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3113:3113:3113))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3736:3736:3736))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3590:3590:3590))
        (PORT d[1] (4694:4694:4694) (4734:4734:4734))
        (PORT d[2] (4770:4770:4770) (4792:4792:4792))
        (PORT d[3] (5733:5733:5733) (5735:5735:5735))
        (PORT d[4] (3904:3904:3904) (3818:3818:3818))
        (PORT d[5] (4871:4871:4871) (4781:4781:4781))
        (PORT d[6] (4920:4920:4920) (4837:4837:4837))
        (PORT d[7] (2657:2657:2657) (2726:2726:2726))
        (PORT d[8] (5661:5661:5661) (5543:5543:5543))
        (PORT d[9] (3202:3202:3202) (3272:3272:3272))
        (PORT d[10] (3726:3726:3726) (3699:3699:3699))
        (PORT d[11] (3628:3628:3628) (3580:3580:3580))
        (PORT d[12] (4892:4892:4892) (4580:4580:4580))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3291:3291:3291))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5168:5168:5168) (4909:4909:4909))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5694:5694:5694))
        (PORT d[1] (5236:5236:5236) (5298:5298:5298))
        (PORT d[2] (5418:5418:5418) (5395:5395:5395))
        (PORT d[3] (3574:3574:3574) (3602:3602:3602))
        (PORT d[4] (4143:4143:4143) (4039:4039:4039))
        (PORT d[5] (4657:4657:4657) (4760:4760:4760))
        (PORT d[6] (7547:7547:7547) (7561:7561:7561))
        (PORT d[7] (4723:4723:4723) (4478:4478:4478))
        (PORT d[8] (4268:4268:4268) (4422:4422:4422))
        (PORT d[9] (2203:2203:2203) (2200:2200:2200))
        (PORT d[10] (2758:2758:2758) (2742:2742:2742))
        (PORT d[11] (2569:2569:2569) (2611:2611:2611))
        (PORT d[12] (5799:5799:5799) (5810:5810:5810))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3307:3307:3307))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3642:3642:3642) (3670:3670:3670))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3062:3062:3062))
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3668:3668:3668))
        (PORT d[1] (5059:5059:5059) (4937:4937:4937))
        (PORT d[2] (5081:5081:5081) (5084:5084:5084))
        (PORT d[3] (5434:5434:5434) (5442:5442:5442))
        (PORT d[4] (3585:3585:3585) (3515:3515:3515))
        (PORT d[5] (4358:4358:4358) (4469:4469:4469))
        (PORT d[6] (5679:5679:5679) (5648:5648:5648))
        (PORT d[7] (3235:3235:3235) (3259:3259:3259))
        (PORT d[8] (6046:6046:6046) (5932:5932:5932))
        (PORT d[9] (3133:3133:3133) (3172:3172:3172))
        (PORT d[10] (4446:4446:4446) (4444:4444:4444))
        (PORT d[11] (3285:3285:3285) (3222:3222:3222))
        (PORT d[12] (3645:3645:3645) (3472:3472:3472))
        (PORT clk (2186:2186:2186) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3477:3477:3477))
        (PORT clk (2186:2186:2186) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1191:1191:1191))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2424:2424:2424))
        (PORT d[1] (2999:2999:2999) (2936:2936:2936))
        (PORT d[2] (1096:1096:1096) (1054:1054:1054))
        (PORT d[3] (3489:3489:3489) (3469:3469:3469))
        (PORT d[4] (4308:4308:4308) (4256:4256:4256))
        (PORT d[5] (2042:2042:2042) (1986:1986:1986))
        (PORT d[6] (2641:2641:2641) (2541:2541:2541))
        (PORT d[7] (1145:1145:1145) (1118:1118:1118))
        (PORT d[8] (2602:2602:2602) (2539:2539:2539))
        (PORT d[9] (1050:1050:1050) (1023:1023:1023))
        (PORT d[10] (2123:2123:2123) (2119:2119:2119))
        (PORT d[11] (1896:1896:1896) (1940:1940:1940))
        (PORT d[12] (1258:1258:1258) (1179:1179:1179))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3728:3728:3728))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3611:3611:3611) (3571:3571:3571))
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1600:1600:1600))
        (PORT d[1] (1898:1898:1898) (1800:1800:1800))
        (PORT d[2] (3683:3683:3683) (3668:3668:3668))
        (PORT d[3] (4897:4897:4897) (4782:4782:4782))
        (PORT d[4] (4235:4235:4235) (4110:4110:4110))
        (PORT d[5] (5395:5395:5395) (5361:5361:5361))
        (PORT d[6] (3924:3924:3924) (3866:3866:3866))
        (PORT d[7] (1607:1607:1607) (1565:1565:1565))
        (PORT d[8] (4348:4348:4348) (4169:4169:4169))
        (PORT d[9] (3732:3732:3732) (3669:3669:3669))
        (PORT d[10] (1728:1728:1728) (1743:1743:1743))
        (PORT d[11] (2892:2892:2892) (2790:2790:2790))
        (PORT d[12] (3805:3805:3805) (3781:3781:3781))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2427:2427:2427))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1172:1172:1172))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2094:2094:2094))
        (PORT d[1] (2653:2653:2653) (2598:2598:2598))
        (PORT d[2] (1445:1445:1445) (1396:1396:1396))
        (PORT d[3] (3167:3167:3167) (3160:3160:3160))
        (PORT d[4] (5227:5227:5227) (5158:5158:5158))
        (PORT d[5] (1700:1700:1700) (1645:1645:1645))
        (PORT d[6] (2653:2653:2653) (2558:2558:2558))
        (PORT d[7] (1455:1455:1455) (1415:1415:1415))
        (PORT d[8] (2271:2271:2271) (2222:2222:2222))
        (PORT d[9] (1372:1372:1372) (1329:1329:1329))
        (PORT d[10] (2135:2135:2135) (2149:2149:2149))
        (PORT d[11] (1864:1864:1864) (1903:1903:1903))
        (PORT d[12] (3648:3648:3648) (3464:3464:3464))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3637:3637:3637))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3254:3254:3254))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1985:1985:1985) (1919:1919:1919))
        (PORT d[1] (4792:4792:4792) (4760:4760:4760))
        (PORT d[2] (3984:3984:3984) (3954:3954:3954))
        (PORT d[3] (4572:4572:4572) (4465:4465:4465))
        (PORT d[4] (4563:4563:4563) (4424:4424:4424))
        (PORT d[5] (5081:5081:5081) (5064:5064:5064))
        (PORT d[6] (4211:4211:4211) (4136:4136:4136))
        (PORT d[7] (1961:1961:1961) (1915:1915:1915))
        (PORT d[8] (4668:4668:4668) (4477:4477:4477))
        (PORT d[9] (3114:3114:3114) (3100:3100:3100))
        (PORT d[10] (2228:2228:2228) (2302:2302:2302))
        (PORT d[11] (2574:2574:2574) (2479:2479:2479))
        (PORT d[12] (4127:4127:4127) (4115:4115:4115))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2434:2434:2434))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1217:1217:1217))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2380:2380:2380))
        (PORT d[1] (2979:2979:2979) (2910:2910:2910))
        (PORT d[2] (1037:1037:1037) (994:994:994))
        (PORT d[3] (3500:3500:3500) (3479:3479:3479))
        (PORT d[4] (4321:4321:4321) (4268:4268:4268))
        (PORT d[5] (2050:2050:2050) (1994:1994:1994))
        (PORT d[6] (1057:1057:1057) (1027:1027:1027))
        (PORT d[7] (1113:1113:1113) (1085:1085:1085))
        (PORT d[8] (2853:2853:2853) (2854:2854:2854))
        (PORT d[9] (2120:2120:2120) (2062:2062:2062))
        (PORT d[10] (2112:2112:2112) (2107:2107:2107))
        (PORT d[11] (1530:1530:1530) (1554:1554:1554))
        (PORT d[12] (1838:1838:1838) (1749:1749:1749))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1466:1466:1466))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3579:3579:3579))
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1582:1582:1582))
        (PORT d[1] (1885:1885:1885) (1785:1785:1785))
        (PORT d[2] (3611:3611:3611) (3566:3566:3566))
        (PORT d[3] (4904:4904:4904) (4790:4790:4790))
        (PORT d[4] (4197:4197:4197) (4047:4047:4047))
        (PORT d[5] (1968:1968:1968) (1952:1952:1952))
        (PORT d[6] (3957:3957:3957) (3899:3899:3899))
        (PORT d[7] (1566:1566:1566) (1523:1523:1523))
        (PORT d[8] (4361:4361:4361) (4180:4180:4180))
        (PORT d[9] (3482:3482:3482) (3458:3458:3458))
        (PORT d[10] (1749:1749:1749) (1765:1765:1765))
        (PORT d[11] (3173:3173:3173) (3059:3059:3059))
        (PORT d[12] (4463:4463:4463) (4441:4441:4441))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4735:4735:4735) (4553:4553:4553))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (879:879:879))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2437:2437:2437))
        (PORT d[1] (2962:2962:2962) (2893:2893:2893))
        (PORT d[2] (1370:1370:1370) (1319:1319:1319))
        (PORT d[3] (2424:2424:2424) (2400:2400:2400))
        (PORT d[4] (4297:4297:4297) (4240:4240:4240))
        (PORT d[5] (1700:1700:1700) (1649:1649:1649))
        (PORT d[6] (2706:2706:2706) (2612:2612:2612))
        (PORT d[7] (2587:2587:2587) (2511:2511:2511))
        (PORT d[8] (2594:2594:2594) (2531:2531:2531))
        (PORT d[9] (1410:1410:1410) (1372:1372:1372))
        (PORT d[10] (2214:2214:2214) (2226:2226:2226))
        (PORT d[11] (1866:1866:1866) (1906:1906:1906))
        (PORT d[12] (3687:3687:3687) (3502:3502:3502))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2213:2213:2213))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3278:3278:3278))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1633:1633:1633))
        (PORT d[1] (1880:1880:1880) (1784:1784:1784))
        (PORT d[2] (3672:3672:3672) (3656:3656:3656))
        (PORT d[3] (4606:4606:4606) (4499:4499:4499))
        (PORT d[4] (4208:4208:4208) (4071:4071:4071))
        (PORT d[5] (1888:1888:1888) (1812:1812:1812))
        (PORT d[6] (3935:3935:3935) (3875:3875:3875))
        (PORT d[7] (1617:1617:1617) (1576:1576:1576))
        (PORT d[8] (7582:7582:7582) (7380:7380:7380))
        (PORT d[9] (3149:3149:3149) (3134:3134:3134))
        (PORT d[10] (2249:2249:2249) (2324:2324:2324))
        (PORT d[11] (3222:3222:3222) (3120:3120:3120))
        (PORT d[12] (4135:4135:4135) (4124:4124:4124))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1597:1597:1597))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4955:4955:4955) (4879:4879:4879))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4624:4624:4624) (4490:4490:4490))
        (PORT d[1] (2949:2949:2949) (2899:2899:2899))
        (PORT d[2] (4231:4231:4231) (4129:4129:4129))
        (PORT d[3] (2443:2443:2443) (2425:2425:2425))
        (PORT d[4] (5388:5388:5388) (5394:5394:5394))
        (PORT d[5] (4801:4801:4801) (4831:4831:4831))
        (PORT d[6] (4719:4719:4719) (4678:4678:4678))
        (PORT d[7] (2340:2340:2340) (2261:2261:2261))
        (PORT d[8] (2488:2488:2488) (2499:2499:2499))
        (PORT d[9] (5461:5461:5461) (5413:5413:5413))
        (PORT d[10] (4905:4905:4905) (4885:4885:4885))
        (PORT d[11] (2554:2554:2554) (2561:2561:2561))
        (PORT d[12] (5362:5362:5362) (5197:5197:5197))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4527:4527:4527))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2415:2415:2415))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2694:2694:2694))
        (PORT d[1] (3549:3549:3549) (3554:3554:3554))
        (PORT d[2] (6412:6412:6412) (6409:6409:6409))
        (PORT d[3] (5133:5133:5133) (5007:5007:5007))
        (PORT d[4] (6163:6163:6163) (6119:6119:6119))
        (PORT d[5] (2296:2296:2296) (2276:2276:2276))
        (PORT d[6] (4579:4579:4579) (4524:4524:4524))
        (PORT d[7] (3998:3998:3998) (4094:4094:4094))
        (PORT d[8] (6499:6499:6499) (6291:6291:6291))
        (PORT d[9] (3151:3151:3151) (3164:3164:3164))
        (PORT d[10] (2427:2427:2427) (2441:2441:2441))
        (PORT d[11] (3536:3536:3536) (3341:3341:3341))
        (PORT d[12] (4185:4185:4185) (4184:4184:4184))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3813:3813:3813) (3477:3477:3477))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4667:4667:4667) (4607:4607:4607))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (4800:4800:4800))
        (PORT d[1] (3021:3021:3021) (2991:2991:2991))
        (PORT d[2] (4572:4572:4572) (4459:4459:4459))
        (PORT d[3] (2412:2412:2412) (2394:2394:2394))
        (PORT d[4] (4951:4951:4951) (4841:4841:4841))
        (PORT d[5] (5120:5120:5120) (5139:5139:5139))
        (PORT d[6] (5078:5078:5078) (5022:5022:5022))
        (PORT d[7] (1966:1966:1966) (1894:1894:1894))
        (PORT d[8] (2828:2828:2828) (2829:2829:2829))
        (PORT d[9] (5737:5737:5737) (5675:5675:5675))
        (PORT d[10] (1911:1911:1911) (1929:1929:1929))
        (PORT d[11] (2183:2183:2183) (2213:2213:2213))
        (PORT d[12] (5677:5677:5677) (5493:5493:5493))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (3579:3579:3579))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2377:2377:2377))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2027:2027:2027))
        (PORT d[1] (3882:3882:3882) (3873:3873:3873))
        (PORT d[2] (4609:4609:4609) (4504:4504:4504))
        (PORT d[3] (5436:5436:5436) (5293:5293:5293))
        (PORT d[4] (4860:4860:4860) (4725:4725:4725))
        (PORT d[5] (3416:3416:3416) (3392:3392:3392))
        (PORT d[6] (4916:4916:4916) (4851:4851:4851))
        (PORT d[7] (4353:4353:4353) (4441:4441:4441))
        (PORT d[8] (5056:5056:5056) (4821:4821:4821))
        (PORT d[9] (3418:3418:3418) (3419:3419:3419))
        (PORT d[10] (1502:1502:1502) (1534:1534:1534))
        (PORT d[11] (5631:5631:5631) (5476:5476:5476))
        (PORT d[12] (4541:4541:4541) (4534:4534:4534))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3605:3605:3605) (3287:3287:3287))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (4590:4590:4590))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (4799:4799:4799))
        (PORT d[1] (2988:2988:2988) (2958:2958:2958))
        (PORT d[2] (4221:4221:4221) (4132:4132:4132))
        (PORT d[3] (2437:2437:2437) (2419:2419:2419))
        (PORT d[4] (5732:5732:5732) (5721:5721:5721))
        (PORT d[5] (5110:5110:5110) (5124:5124:5124))
        (PORT d[6] (4744:4744:4744) (4705:4705:4705))
        (PORT d[7] (2023:2023:2023) (1951:1951:1951))
        (PORT d[8] (2827:2827:2827) (2828:2828:2828))
        (PORT d[9] (5736:5736:5736) (5674:5674:5674))
        (PORT d[10] (1918:1918:1918) (1937:1937:1937))
        (PORT d[11] (1907:1907:1907) (1952:1952:1952))
        (PORT d[12] (5350:5350:5350) (5189:5189:5189))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4242:4242:4242) (4180:4180:4180))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2397:2397:2397))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2056:2056:2056))
        (PORT d[1] (3881:3881:3881) (3873:3873:3873))
        (PORT d[2] (6724:6724:6724) (6703:6703:6703))
        (PORT d[3] (5244:5244:5244) (5126:5126:5126))
        (PORT d[4] (5180:5180:5180) (5035:5035:5035))
        (PORT d[5] (3409:3409:3409) (3384:3384:3384))
        (PORT d[6] (4915:4915:4915) (4850:4850:4850))
        (PORT d[7] (4348:4348:4348) (4434:4434:4434))
        (PORT d[8] (6792:6792:6792) (6562:6562:6562))
        (PORT d[9] (3465:3465:3465) (3461:3461:3461))
        (PORT d[10] (2759:2759:2759) (2764:2764:2764))
        (PORT d[11] (5324:5324:5324) (5184:5184:5184))
        (PORT d[12] (4423:4423:4423) (4378:4378:4378))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4676:4676:4676) (4541:4541:4541))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1618:1618:1618))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2058:2058:2058))
        (PORT d[1] (2297:2297:2297) (2253:2253:2253))
        (PORT d[2] (1396:1396:1396) (1347:1347:1347))
        (PORT d[3] (2812:2812:2812) (2814:2814:2814))
        (PORT d[4] (5251:5251:5251) (5182:5182:5182))
        (PORT d[5] (1334:1334:1334) (1293:1293:1293))
        (PORT d[6] (2358:2358:2358) (2272:2272:2272))
        (PORT d[7] (1449:1449:1449) (1408:1408:1408))
        (PORT d[8] (2270:2270:2270) (2221:2221:2221))
        (PORT d[9] (1405:1405:1405) (1361:1361:1361))
        (PORT d[10] (1830:1830:1830) (1862:1862:1862))
        (PORT d[11] (1885:1885:1885) (1924:1924:1924))
        (PORT d[12] (3369:3369:3369) (3201:3201:3201))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (2706:2706:2706))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2974:2974:2974))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (1951:1951:1951))
        (PORT d[1] (4785:4785:4785) (4753:4753:4753))
        (PORT d[2] (3713:3713:3713) (3700:3700:3700))
        (PORT d[3] (4272:4272:4272) (4178:4178:4178))
        (PORT d[4] (6007:6007:6007) (5947:5947:5947))
        (PORT d[5] (5080:5080:5080) (5063:5063:5063))
        (PORT d[6] (3890:3890:3890) (3824:3824:3824))
        (PORT d[7] (1976:1976:1976) (1936:1936:1936))
        (PORT d[8] (7283:7283:7283) (7098:7098:7098))
        (PORT d[9] (2792:2792:2792) (2782:2782:2782))
        (PORT d[10] (2272:2272:2272) (2344:2344:2344))
        (PORT d[11] (3171:3171:3171) (3071:3071:3071))
        (PORT d[12] (4144:4144:4144) (4131:4131:4131))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2692:2692:2692))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2775:2775:2775))
        (PORT clk (2174:2174:2174) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4770:4770:4770) (4738:4738:4738))
        (PORT d[1] (2865:2865:2865) (2878:2878:2878))
        (PORT d[2] (4239:4239:4239) (4155:4155:4155))
        (PORT d[3] (3183:3183:3183) (3166:3166:3166))
        (PORT d[4] (6168:6168:6168) (6147:6147:6147))
        (PORT d[5] (4571:4571:4571) (4506:4506:4506))
        (PORT d[6] (5129:5129:5129) (5086:5086:5086))
        (PORT d[7] (3041:3041:3041) (3030:3030:3030))
        (PORT d[8] (3111:3111:3111) (3122:3122:3122))
        (PORT d[9] (2847:2847:2847) (2857:2857:2857))
        (PORT d[10] (3834:3834:3834) (3832:3832:3832))
        (PORT d[11] (5099:5099:5099) (5208:5208:5208))
        (PORT d[12] (4872:4872:4872) (4793:4793:4793))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3638:3638:3638))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3629:3629:3629) (3657:3657:3657))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2762:2762:2762))
        (PORT clk (2176:2176:2176) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4324:4324:4324) (4314:4314:4314))
        (PORT d[1] (3895:3895:3895) (3902:3902:3902))
        (PORT d[2] (4081:4081:4081) (3917:3917:3917))
        (PORT d[3] (4630:4630:4630) (4574:4574:4574))
        (PORT d[4] (3036:3036:3036) (3000:3000:3000))
        (PORT d[5] (3317:3317:3317) (3170:3170:3170))
        (PORT d[6] (4652:4652:4652) (4469:4469:4469))
        (PORT d[7] (3711:3711:3711) (3563:3563:3563))
        (PORT d[8] (6372:6372:6372) (6246:6246:6246))
        (PORT d[9] (3464:3464:3464) (3369:3369:3369))
        (PORT d[10] (3062:3062:3062) (3184:3184:3184))
        (PORT d[11] (5447:5447:5447) (5371:5371:5371))
        (PORT d[12] (5379:5379:5379) (5320:5320:5320))
        (PORT clk (2173:2173:2173) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2108:2108:2108))
        (PORT clk (2173:2173:2173) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3631:3631:3631) (3658:3658:3658))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (3755:3755:3755))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3835:3835:3835))
        (PORT d[1] (3036:3036:3036) (3010:3010:3010))
        (PORT d[2] (4542:4542:4542) (4450:4450:4450))
        (PORT d[3] (4631:4631:4631) (4693:4693:4693))
        (PORT d[4] (6436:6436:6436) (6437:6437:6437))
        (PORT d[5] (4296:4296:4296) (4356:4356:4356))
        (PORT d[6] (3911:3911:3911) (3790:3790:3790))
        (PORT d[7] (4351:4351:4351) (4286:4286:4286))
        (PORT d[8] (3136:3136:3136) (3142:3142:3142))
        (PORT d[9] (4539:4539:4539) (4538:4538:4538))
        (PORT d[10] (3906:3906:3906) (3926:3926:3926))
        (PORT d[11] (1953:1953:1953) (1994:1994:1994))
        (PORT d[12] (4082:4082:4082) (3979:3979:3979))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4277:4277:4277))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2744:2744:2744))
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6322:6322:6322) (6252:6252:6252))
        (PORT d[1] (4565:4565:4565) (4552:4552:4552))
        (PORT d[2] (5794:5794:5794) (5814:5814:5814))
        (PORT d[3] (4307:4307:4307) (4232:4232:4232))
        (PORT d[4] (5508:5508:5508) (5491:5491:5491))
        (PORT d[5] (2433:2433:2433) (2441:2441:2441))
        (PORT d[6] (4244:4244:4244) (4186:4186:4186))
        (PORT d[7] (3956:3956:3956) (4043:4043:4043))
        (PORT d[8] (5829:5829:5829) (5641:5641:5641))
        (PORT d[9] (4018:4018:4018) (3985:3985:3985))
        (PORT d[10] (3866:3866:3866) (3854:3854:3854))
        (PORT d[11] (4607:4607:4607) (4486:4486:4486))
        (PORT d[12] (5430:5430:5430) (5404:5404:5404))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (1936:1936:1936))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2251:2251:2251) (2164:2164:2164))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4515:4515:4515))
        (PORT d[1] (2304:2304:2304) (2257:2257:2257))
        (PORT d[2] (2051:2051:2051) (1977:1977:1977))
        (PORT d[3] (5419:5419:5419) (5377:5377:5377))
        (PORT d[4] (4915:4915:4915) (4861:4861:4861))
        (PORT d[5] (4563:4563:4563) (4581:4581:4581))
        (PORT d[6] (2000:2000:2000) (1931:1931:1931))
        (PORT d[7] (2260:2260:2260) (2195:2195:2195))
        (PORT d[8] (2711:2711:2711) (2683:2683:2683))
        (PORT d[9] (4424:4424:4424) (4383:4383:4383))
        (PORT d[10] (3292:3292:3292) (3308:3308:3308))
        (PORT d[11] (1905:1905:1905) (1948:1948:1948))
        (PORT d[12] (4035:4035:4035) (3878:3878:3878))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (2699:2699:2699))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2714:2714:2714) (2719:2719:2719))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5928:5928:5928) (5861:5861:5861))
        (PORT d[1] (4124:4124:4124) (4115:4115:4115))
        (PORT d[2] (6917:6917:6917) (6934:6934:6934))
        (PORT d[3] (3927:3927:3927) (3825:3825:3825))
        (PORT d[4] (5415:5415:5415) (5375:5375:5375))
        (PORT d[5] (4430:4430:4430) (4438:4438:4438))
        (PORT d[6] (5756:5756:5756) (5627:5627:5627))
        (PORT d[7] (2590:2590:2590) (2524:2524:2524))
        (PORT d[8] (6671:6671:6671) (6509:6509:6509))
        (PORT d[9] (2123:2123:2123) (2153:2153:2153))
        (PORT d[10] (2594:2594:2594) (2657:2657:2657))
        (PORT d[11] (2572:2572:2572) (2499:2499:2499))
        (PORT d[12] (5585:5585:5585) (5603:5603:5603))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3136:3136:3136) (3020:3020:3020))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1184:1184:1184))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2449:2449:2449))
        (PORT d[1] (2651:2651:2651) (2601:2601:2601))
        (PORT d[2] (1047:1047:1047) (1005:1005:1005))
        (PORT d[3] (3138:3138:3138) (3136:3136:3136))
        (PORT d[4] (4257:4257:4257) (4197:4197:4197))
        (PORT d[5] (1700:1700:1700) (1650:1650:1650))
        (PORT d[6] (2675:2675:2675) (2581:2581:2581))
        (PORT d[7] (2620:2620:2620) (2542:2542:2542))
        (PORT d[8] (2601:2601:2601) (2538:2538:2538))
        (PORT d[9] (1083:1083:1083) (1056:1056:1056))
        (PORT d[10] (2182:2182:2182) (2196:2196:2196))
        (PORT d[11] (1890:1890:1890) (1933:1933:1933))
        (PORT d[12] (1875:1875:1875) (1768:1768:1768))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1696:1696:1696))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3279:3279:3279))
        (PORT clk (2277:2277:2277) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1685:1685:1685) (1634:1634:1634))
        (PORT d[1] (1905:1905:1905) (1808:1808:1808))
        (PORT d[2] (3954:3954:3954) (3926:3926:3926))
        (PORT d[3] (4597:4597:4597) (4497:4497:4497))
        (PORT d[4] (4567:4567:4567) (4426:4426:4426))
        (PORT d[5] (1966:1966:1966) (1960:1960:1960))
        (PORT d[6] (3949:3949:3949) (3890:3890:3890))
        (PORT d[7] (1648:1648:1648) (1607:1607:1607))
        (PORT d[8] (7593:7593:7593) (7391:7391:7391))
        (PORT d[9] (3699:3699:3699) (3636:3636:3636))
        (PORT d[10] (2250:2250:2250) (2325:2325:2325))
        (PORT d[11] (2866:2866:2866) (2765:2765:2765))
        (PORT d[12] (4474:4474:4474) (4449:4449:4449))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2020:2020:2020) (1854:1854:1854))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (2914:2914:2914))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4376:4376:4376))
        (PORT d[1] (2857:2857:2857) (2870:2870:2870))
        (PORT d[2] (5271:5271:5271) (5176:5176:5176))
        (PORT d[3] (3861:3861:3861) (3907:3907:3907))
        (PORT d[4] (5478:5478:5478) (5466:5466:5466))
        (PORT d[5] (3873:3873:3873) (3922:3922:3922))
        (PORT d[6] (4579:4579:4579) (4484:4484:4484))
        (PORT d[7] (4302:4302:4302) (4243:4243:4243))
        (PORT d[8] (3749:3749:3749) (3720:3720:3720))
        (PORT d[9] (3541:3541:3541) (3592:3592:3592))
        (PORT d[10] (4241:4241:4241) (4254:4254:4254))
        (PORT d[11] (2235:2235:2235) (2131:2131:2131))
        (PORT d[12] (3434:3434:3434) (3268:3268:3268))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3627:3627:3627) (3381:3381:3381))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (3140:3140:3140))
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5867:5867:5867) (5788:5788:5788))
        (PORT d[1] (2410:2410:2410) (2377:2377:2377))
        (PORT d[2] (2369:2369:2369) (2322:2322:2322))
        (PORT d[3] (2699:2699:2699) (2641:2641:2641))
        (PORT d[4] (2307:2307:2307) (2253:2253:2253))
        (PORT d[5] (2604:2604:2604) (2537:2537:2537))
        (PORT d[6] (2626:2626:2626) (2563:2563:2563))
        (PORT d[7] (2369:2369:2369) (2331:2331:2331))
        (PORT d[8] (6800:6800:6800) (6583:6583:6583))
        (PORT d[9] (2362:2362:2362) (2324:2324:2324))
        (PORT d[10] (2811:2811:2811) (2772:2772:2772))
        (PORT d[11] (2318:2318:2318) (2275:2275:2275))
        (PORT d[12] (5865:5865:5865) (5856:5856:5856))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2698:2698:2698) (2509:2509:2509))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3683:3683:3683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3265:3265:3265) (3169:3169:3169))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3602:3602:3602) (3500:3500:3500))
        (PORT d[1] (3361:3361:3361) (3343:3343:3343))
        (PORT d[2] (4580:4580:4580) (4502:4502:4502))
        (PORT d[3] (4305:4305:4305) (4381:4381:4381))
        (PORT d[4] (6085:6085:6085) (6094:6094:6094))
        (PORT d[5] (3972:3972:3972) (4047:4047:4047))
        (PORT d[6] (3556:3556:3556) (3441:3441:3441))
        (PORT d[7] (3722:3722:3722) (3683:3683:3683))
        (PORT d[8] (3118:3118:3118) (3128:3128:3128))
        (PORT d[9] (4093:4093:4093) (4094:4094:4094))
        (PORT d[10] (3597:3597:3597) (3626:3626:3626))
        (PORT d[11] (2557:2557:2557) (2573:2573:2573))
        (PORT d[12] (4210:4210:4210) (4005:4005:4005))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2139:2139:2139) (2107:2107:2107))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3673:3673:3673))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2751:2751:2751))
        (PORT clk (2191:2191:2191) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5973:5973:5973) (5911:5911:5911))
        (PORT d[1] (4214:4214:4214) (4214:4214:4214))
        (PORT d[2] (5449:5449:5449) (5475:5475:5475))
        (PORT d[3] (4217:4217:4217) (4135:4135:4135))
        (PORT d[4] (5133:5133:5133) (5124:5124:5124))
        (PORT d[5] (3327:3327:3327) (3311:3311:3311))
        (PORT d[6] (4632:4632:4632) (4575:4575:4575))
        (PORT d[7] (4459:4459:4459) (4589:4589:4589))
        (PORT d[8] (5153:5153:5153) (4978:4978:4978))
        (PORT d[9] (3389:3389:3389) (3379:3379:3379))
        (PORT d[10] (3460:3460:3460) (3458:3458:3458))
        (PORT d[11] (4631:4631:4631) (4510:4510:4510))
        (PORT d[12] (4893:4893:4893) (4896:4896:4896))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2732:2732:2732))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3646:3646:3646) (3674:3674:3674))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3128:3128:3128))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4390:4390:4390))
        (PORT d[1] (2849:2849:2849) (2862:2862:2862))
        (PORT d[2] (4185:4185:4185) (4096:4096:4096))
        (PORT d[3] (3932:3932:3932) (3981:3981:3981))
        (PORT d[4] (5743:5743:5743) (5720:5720:5720))
        (PORT d[5] (4181:4181:4181) (4216:4216:4216))
        (PORT d[6] (4924:4924:4924) (4809:4809:4809))
        (PORT d[7] (4612:4612:4612) (4543:4543:4543))
        (PORT d[8] (3717:3717:3717) (3690:3690:3690))
        (PORT d[9] (3550:3550:3550) (3601:3601:3601))
        (PORT d[10] (4232:4232:4232) (4247:4247:4247))
        (PORT d[11] (3583:3583:3583) (3616:3616:3616))
        (PORT d[12] (3403:3403:3403) (3237:3237:3237))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2587:2587:2587))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3647:3647:3647) (3674:3674:3674))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3396:3396:3396) (3421:3421:3421))
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (5819:5819:5819))
        (PORT d[1] (2431:2431:2431) (2401:2401:2401))
        (PORT d[2] (2724:2724:2724) (2673:2673:2673))
        (PORT d[3] (2968:2968:2968) (2886:2886:2886))
        (PORT d[4] (2293:2293:2293) (2239:2239:2239))
        (PORT d[5] (2620:2620:2620) (2556:2556:2556))
        (PORT d[6] (2317:2317:2317) (2271:2271:2271))
        (PORT d[7] (2417:2417:2417) (2377:2377:2377))
        (PORT d[8] (6822:6822:6822) (6607:6607:6607))
        (PORT d[9] (3058:3058:3058) (3031:3031:3031))
        (PORT d[10] (2797:2797:2797) (2758:2758:2758))
        (PORT d[11] (2675:2675:2675) (2626:2626:2626))
        (PORT d[12] (5944:5944:5944) (5959:5959:5959))
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2508:2508:2508))
        (PORT clk (2191:2191:2191) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3649:3649:3649) (3675:3675:3675))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3211:3211:3211))
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4398:4398:4398))
        (PORT d[1] (3111:3111:3111) (3109:3109:3109))
        (PORT d[2] (5570:5570:5570) (5465:5465:5465))
        (PORT d[3] (3893:3893:3893) (3938:3938:3938))
        (PORT d[4] (5751:5751:5751) (5729:5729:5729))
        (PORT d[5] (4195:4195:4195) (4231:4231:4231))
        (PORT d[6] (4872:4872:4872) (4762:4762:4762))
        (PORT d[7] (4627:4627:4627) (4558:4558:4558))
        (PORT d[8] (2482:2482:2482) (2478:2478:2478))
        (PORT d[9] (3583:3583:3583) (3635:3635:3635))
        (PORT d[10] (4266:4266:4266) (4281:4281:4281))
        (PORT d[11] (3552:3552:3552) (3585:3585:3585))
        (PORT d[12] (3275:3275:3275) (3088:3088:3088))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (2989:2989:2989))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3433:3433:3433))
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5874:5874:5874) (5795:5795:5795))
        (PORT d[1] (2752:2752:2752) (2710:2710:2710))
        (PORT d[2] (2406:2406:2406) (2355:2355:2355))
        (PORT d[3] (2699:2699:2699) (2643:2643:2643))
        (PORT d[4] (2652:2652:2652) (2582:2582:2582))
        (PORT d[5] (2660:2660:2660) (2599:2599:2599))
        (PORT d[6] (2702:2702:2702) (2636:2636:2636))
        (PORT d[7] (2339:2339:2339) (2291:2291:2291))
        (PORT d[8] (6829:6829:6829) (6615:6615:6615))
        (PORT d[9] (3059:3059:3059) (3031:3031:3031))
        (PORT d[10] (2525:2525:2525) (2498:2498:2498))
        (PORT d[11] (2366:2366:2366) (2332:2332:2332))
        (PORT d[12] (5941:5941:5941) (5952:5952:5952))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3466:3466:3466))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4056:4056:4056))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2420:2420:2420))
        (PORT d[1] (1553:1553:1553) (1443:1443:1443))
        (PORT d[2] (3447:3447:3447) (3300:3300:3300))
        (PORT d[3] (4527:4527:4527) (4550:4550:4550))
        (PORT d[4] (6744:6744:6744) (6688:6688:6688))
        (PORT d[5] (2108:2108:2108) (2112:2112:2112))
        (PORT d[6] (2814:2814:2814) (2673:2673:2673))
        (PORT d[7] (1543:1543:1543) (1439:1439:1439))
        (PORT d[8] (4124:4124:4124) (4069:4069:4069))
        (PORT d[9] (4851:4851:4851) (4859:4859:4859))
        (PORT d[10] (2223:2223:2223) (2139:2139:2139))
        (PORT d[11] (1977:1977:1977) (1918:1918:1918))
        (PORT d[12] (4138:4138:4138) (4055:4055:4055))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1864:1864:1864))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1210:1210:1210))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1166:1166:1166))
        (PORT d[1] (1779:1779:1779) (1759:1759:1759))
        (PORT d[2] (1142:1142:1142) (1143:1143:1143))
        (PORT d[3] (1774:1774:1774) (1759:1759:1759))
        (PORT d[4] (1737:1737:1737) (1716:1716:1716))
        (PORT d[5] (1412:1412:1412) (1396:1396:1396))
        (PORT d[6] (2391:2391:2391) (2351:2351:2351))
        (PORT d[7] (1143:1143:1143) (1145:1145:1145))
        (PORT d[8] (1754:1754:1754) (1728:1728:1728))
        (PORT d[9] (1078:1078:1078) (1072:1072:1072))
        (PORT d[10] (1151:1151:1151) (1155:1155:1155))
        (PORT d[11] (2711:2711:2711) (2658:2658:2658))
        (PORT d[12] (1112:1112:1112) (1103:1103:1103))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1243:1243:1243))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3742:3742:3742))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2764:2764:2764))
        (PORT d[1] (1599:1599:1599) (1502:1502:1502))
        (PORT d[2] (2105:2105:2105) (1968:1968:1968))
        (PORT d[3] (1963:1963:1963) (1859:1859:1859))
        (PORT d[4] (3229:3229:3229) (3086:3086:3086))
        (PORT d[5] (2457:2457:2457) (2447:2447:2447))
        (PORT d[6] (1868:1868:1868) (1771:1771:1771))
        (PORT d[7] (5361:5361:5361) (5081:5081:5081))
        (PORT d[8] (6840:6840:6840) (6908:6908:6908))
        (PORT d[9] (3096:3096:3096) (3060:3060:3060))
        (PORT d[10] (1925:1925:1925) (1845:1845:1845))
        (PORT d[11] (1635:1635:1635) (1582:1582:1582))
        (PORT d[12] (5399:5399:5399) (5168:5168:5168))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1179:1179:1179))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2351:2351:2351))
        (PORT clk (2284:2284:2284) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1117:1117:1117))
        (PORT d[1] (1474:1474:1474) (1483:1483:1483))
        (PORT d[2] (1449:1449:1449) (1447:1447:1447))
        (PORT d[3] (1082:1082:1082) (1085:1085:1085))
        (PORT d[4] (1792:1792:1792) (1771:1771:1771))
        (PORT d[5] (1077:1077:1077) (1074:1074:1074))
        (PORT d[6] (1316:1316:1316) (1293:1293:1293))
        (PORT d[7] (2122:2122:2122) (2141:2141:2141))
        (PORT d[8] (1128:1128:1128) (1133:1133:1133))
        (PORT d[9] (1084:1084:1084) (1085:1085:1085))
        (PORT d[10] (1097:1097:1097) (1099:1099:1099))
        (PORT d[11] (2729:2729:2729) (2687:2687:2687))
        (PORT d[12] (1142:1142:1142) (1142:1142:1142))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1200:1200:1200))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3769:3769:3769))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2315:2315:2315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4339:4339:4339) (4291:4291:4291))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4477:4477:4477) (4437:4437:4437))
        (PORT d[1] (1993:1993:1993) (1932:1932:1932))
        (PORT d[2] (4560:4560:4560) (4462:4462:4462))
        (PORT d[3] (2654:2654:2654) (2585:2585:2585))
        (PORT d[4] (4595:4595:4595) (4489:4489:4489))
        (PORT d[5] (5487:5487:5487) (5499:5499:5499))
        (PORT d[6] (5058:5058:5058) (5014:5014:5014))
        (PORT d[7] (1919:1919:1919) (1848:1848:1848))
        (PORT d[8] (3164:3164:3164) (3152:3152:3152))
        (PORT d[9] (4601:4601:4601) (4509:4509:4509))
        (PORT d[10] (1597:1597:1597) (1626:1626:1626))
        (PORT d[11] (2229:2229:2229) (2258:2258:2258))
        (PORT d[12] (4610:4610:4610) (4543:4543:4543))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2207:2207:2207))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2409:2409:2409))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2240:2240:2240))
        (PORT d[1] (4968:4968:4968) (4751:4751:4751))
        (PORT d[2] (4539:4539:4539) (4433:4433:4433))
        (PORT d[3] (5807:5807:5807) (5521:5521:5521))
        (PORT d[4] (4838:4838:4838) (4702:4702:4702))
        (PORT d[5] (1985:1985:1985) (1982:1982:1982))
        (PORT d[6] (5346:5346:5346) (5305:5305:5305))
        (PORT d[7] (4538:4538:4538) (4545:4545:4545))
        (PORT d[8] (4795:4795:4795) (4576:4576:4576))
        (PORT d[9] (3756:3756:3756) (3743:3743:3743))
        (PORT d[10] (1560:1560:1560) (1595:1595:1595))
        (PORT d[11] (5932:5932:5932) (5770:5770:5770))
        (PORT d[12] (4879:4879:4879) (4868:4868:4868))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (3785:3785:3785))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2183:2183:2183))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6066:6066:6066) (5979:5979:5979))
        (PORT d[1] (3523:3523:3523) (3520:3520:3520))
        (PORT d[2] (3247:3247:3247) (3021:3021:3021))
        (PORT d[3] (4157:4157:4157) (4106:4106:4106))
        (PORT d[4] (5804:5804:5804) (5749:5749:5749))
        (PORT d[5] (3115:3115:3115) (3142:3142:3142))
        (PORT d[6] (6313:6313:6313) (6201:6201:6201))
        (PORT d[7] (4025:4025:4025) (3978:3978:3978))
        (PORT d[8] (3797:3797:3797) (3784:3784:3784))
        (PORT d[9] (1793:1793:1793) (1783:1783:1783))
        (PORT d[10] (2464:2464:2464) (2452:2452:2452))
        (PORT d[11] (4652:4652:4652) (4654:4654:4654))
        (PORT d[12] (5390:5390:5390) (5246:5246:5246))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2392:2392:2392))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2400:2400:2400) (2399:2399:2399))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2346:2346:2346))
        (PORT d[1] (4844:4844:4844) (4826:4826:4826))
        (PORT d[2] (5371:5371:5371) (5156:5156:5156))
        (PORT d[3] (4928:4928:4928) (4870:4870:4870))
        (PORT d[4] (4041:4041:4041) (3979:3979:3979))
        (PORT d[5] (4262:4262:4262) (4076:4076:4076))
        (PORT d[6] (4407:4407:4407) (4249:4249:4249))
        (PORT d[7] (5757:5757:5757) (5557:5557:5557))
        (PORT d[8] (7374:7374:7374) (7213:7213:7213))
        (PORT d[9] (2384:2384:2384) (2394:2394:2394))
        (PORT d[10] (3201:3201:3201) (3088:3088:3088))
        (PORT d[11] (4758:4758:4758) (4691:4691:4691))
        (PORT d[12] (4105:4105:4105) (4085:4085:4085))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3822:3822:3822))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2998:2998:2998) (2953:2953:2953))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6429:6429:6429) (6344:6344:6344))
        (PORT d[1] (3863:3863:3863) (3847:3847:3847))
        (PORT d[2] (3579:3579:3579) (3343:3343:3343))
        (PORT d[3] (3023:3023:3023) (2965:2965:2965))
        (PORT d[4] (6036:6036:6036) (5958:5958:5958))
        (PORT d[5] (2097:2097:2097) (2091:2091:2091))
        (PORT d[6] (6949:6949:6949) (6811:6811:6811))
        (PORT d[7] (4332:4332:4332) (4268:4268:4268))
        (PORT d[8] (4396:4396:4396) (4360:4360:4360))
        (PORT d[9] (1670:1670:1670) (1634:1634:1634))
        (PORT d[10] (2420:2420:2420) (2410:2410:2410))
        (PORT d[11] (4326:4326:4326) (4343:4343:4343))
        (PORT d[12] (4240:4240:4240) (4157:4157:4157))
        (PORT clk (2247:2247:2247) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (2864:2864:2864))
        (PORT clk (2247:2247:2247) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2687:2687:2687))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2772:2772:2772))
        (PORT d[1] (5152:5152:5152) (5119:5119:5119))
        (PORT d[2] (5116:5116:5116) (4923:4923:4923))
        (PORT d[3] (5262:5262:5262) (5180:5180:5180))
        (PORT d[4] (4714:4714:4714) (4627:4627:4627))
        (PORT d[5] (4014:4014:4014) (3869:3869:3869))
        (PORT d[6] (4776:4776:4776) (4607:4607:4607))
        (PORT d[7] (4369:4369:4369) (4395:4395:4395))
        (PORT d[8] (4691:4691:4691) (4568:4568:4568))
        (PORT d[9] (2727:2727:2727) (2728:2728:2728))
        (PORT d[10] (3539:3539:3539) (3418:3418:3418))
        (PORT d[11] (4427:4427:4427) (4372:4372:4372))
        (PORT d[12] (1766:1766:1766) (1667:1667:1667))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2762:2762:2762))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2648:2648:2648))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6414:6414:6414) (6329:6329:6329))
        (PORT d[1] (3922:3922:3922) (3906:3906:3906))
        (PORT d[2] (3562:3562:3562) (3325:3325:3325))
        (PORT d[3] (2718:2718:2718) (2677:2677:2677))
        (PORT d[4] (6356:6356:6356) (6145:6145:6145))
        (PORT d[5] (2396:2396:2396) (2387:2387:2387))
        (PORT d[6] (6224:6224:6224) (6254:6254:6254))
        (PORT d[7] (2887:2887:2887) (2681:2681:2681))
        (PORT d[8] (4433:4433:4433) (4392:4392:4392))
        (PORT d[9] (1445:1445:1445) (1448:1448:1448))
        (PORT d[10] (2413:2413:2413) (2378:2378:2378))
        (PORT d[11] (4285:4285:4285) (4300:4300:4300))
        (PORT d[12] (4216:4216:4216) (4134:4134:4134))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3221:3221:3221))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (2946:2946:2946))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (2982:2982:2982))
        (PORT d[1] (4352:4352:4352) (4422:4422:4422))
        (PORT d[2] (5460:5460:5460) (5259:5259:5259))
        (PORT d[3] (5370:5370:5370) (5306:5306:5306))
        (PORT d[4] (4737:4737:4737) (4651:4651:4651))
        (PORT d[5] (4720:4720:4720) (4838:4838:4838))
        (PORT d[6] (4771:4771:4771) (4603:4603:4603))
        (PORT d[7] (4328:4328:4328) (4353:4353:4353))
        (PORT d[8] (5980:5980:5980) (5848:5848:5848))
        (PORT d[9] (3065:3065:3065) (3061:3061:3061))
        (PORT d[10] (3565:3565:3565) (3445:3445:3445))
        (PORT d[11] (4417:4417:4417) (4361:4361:4361))
        (PORT d[12] (1809:1809:1809) (1725:1725:1725))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3088:3088:3088))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2543:2543:2543))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5738:5738:5738) (5675:5675:5675))
        (PORT d[1] (3533:3533:3533) (3529:3529:3529))
        (PORT d[2] (2925:2925:2925) (2705:2705:2705))
        (PORT d[3] (4146:4146:4146) (4105:4105:4105))
        (PORT d[4] (5766:5766:5766) (5709:5709:5709))
        (PORT d[5] (3114:3114:3114) (3150:3150:3150))
        (PORT d[6] (5766:5766:5766) (5700:5700:5700))
        (PORT d[7] (4071:4071:4071) (4020:4020:4020))
        (PORT d[8] (3764:3764:3764) (3751:3751:3751))
        (PORT d[9] (1826:1826:1826) (1814:1814:1814))
        (PORT d[10] (4799:4799:4799) (4763:4763:4763))
        (PORT d[11] (6179:6179:6179) (6268:6268:6268))
        (PORT d[12] (5069:5069:5069) (4944:4944:4944))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2792:2792:2792) (2632:2632:2632))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2385:2385:2385))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2350:2350:2350))
        (PORT d[1] (4865:4865:4865) (4845:4845:4845))
        (PORT d[2] (4818:4818:4818) (4639:4639:4639))
        (PORT d[3] (4931:4931:4931) (4850:4850:4850))
        (PORT d[4] (4081:4081:4081) (4012:4012:4012))
        (PORT d[5] (4299:4299:4299) (4120:4120:4120))
        (PORT d[6] (4384:4384:4384) (4223:4223:4223))
        (PORT d[7] (5741:5741:5741) (5540:5540:5540))
        (PORT d[8] (7385:7385:7385) (7223:7223:7223))
        (PORT d[9] (2369:2369:2369) (2378:2378:2378))
        (PORT d[10] (2920:2920:2920) (2823:2823:2823))
        (PORT d[11] (5105:5105:5105) (5023:5023:5023))
        (PORT d[12] (3783:3783:3783) (3782:3782:3782))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3280:3280:3280) (3074:3074:3074))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2763:2763:2763))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (5974:5974:5974))
        (PORT d[1] (3556:3556:3556) (3552:3552:3552))
        (PORT d[2] (3575:3575:3575) (3325:3325:3325))
        (PORT d[3] (4464:4464:4464) (4415:4415:4415))
        (PORT d[4] (5731:5731:5731) (5673:5673:5673))
        (PORT d[5] (3459:3459:3459) (3475:3475:3475))
        (PORT d[6] (6671:6671:6671) (6543:6543:6543))
        (PORT d[7] (3219:3219:3219) (3001:3001:3001))
        (PORT d[8] (4111:4111:4111) (4087:4087:4087))
        (PORT d[9] (1818:1818:1818) (1806:1806:1806))
        (PORT d[10] (2441:2441:2441) (2432:2432:2432))
        (PORT d[11] (4912:4912:4912) (4895:4895:4895))
        (PORT d[12] (4158:4158:4158) (4066:4066:4066))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2265:2265:2265) (2174:2174:2174))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2388:2388:2388))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2640:2640:2640))
        (PORT d[1] (4833:4833:4833) (4817:4817:4817))
        (PORT d[2] (5378:5378:5378) (5165:5165:5165))
        (PORT d[3] (4888:4888:4888) (4809:4809:4809))
        (PORT d[4] (4364:4364:4364) (4290:4290:4290))
        (PORT d[5] (4622:4622:4622) (4431:4431:4431))
        (PORT d[6] (4410:4410:4410) (4250:4250:4250))
        (PORT d[7] (5733:5733:5733) (5533:5533:5533))
        (PORT d[8] (7380:7380:7380) (7220:7220:7220))
        (PORT d[9] (2423:2423:2423) (2435:2435:2435))
        (PORT d[10] (3247:3247:3247) (3134:3134:3134))
        (PORT d[11] (4732:4732:4732) (4666:4666:4666))
        (PORT d[12] (2069:2069:2069) (1954:1954:1954))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (1993:1993:1993))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3732:3732:3732) (3698:3698:3698))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2428:2428:2428))
        (PORT d[1] (1568:1568:1568) (1472:1472:1472))
        (PORT d[2] (3400:3400:3400) (3260:3260:3260))
        (PORT d[3] (1573:1573:1573) (1478:1478:1478))
        (PORT d[4] (1547:1547:1547) (1458:1458:1458))
        (PORT d[5] (2067:2067:2067) (2053:2053:2053))
        (PORT d[6] (1564:1564:1564) (1482:1482:1482))
        (PORT d[7] (1561:1561:1561) (1454:1454:1454))
        (PORT d[8] (4132:4132:4132) (4078:4078:4078))
        (PORT d[9] (4919:4919:4919) (4930:4930:4930))
        (PORT d[10] (2234:2234:2234) (2147:2147:2147))
        (PORT d[11] (1339:1339:1339) (1279:1279:1279))
        (PORT d[12] (5062:5062:5062) (4846:4846:4846))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3313:3313:3313) (3190:3190:3190))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2687:2687:2687))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1142:1142:1142))
        (PORT d[1] (1126:1126:1126) (1132:1132:1132))
        (PORT d[2] (1080:1080:1080) (1077:1077:1077))
        (PORT d[3] (1064:1064:1064) (1054:1054:1054))
        (PORT d[4] (2141:2141:2141) (2120:2120:2120))
        (PORT d[5] (3859:3859:3859) (3739:3739:3739))
        (PORT d[6] (2658:2658:2658) (2605:2605:2605))
        (PORT d[7] (2472:2472:2472) (2487:2487:2487))
        (PORT d[8] (2056:2056:2056) (2022:2022:2022))
        (PORT d[9] (3038:3038:3038) (2981:2981:2981))
        (PORT d[10] (1143:1143:1143) (1146:1146:1146))
        (PORT d[11] (2390:2390:2390) (2356:2356:2356))
        (PORT d[12] (1673:1673:1673) (1623:1623:1623))
        (PORT clk (2267:2267:2267) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (906:906:906))
        (PORT clk (2267:2267:2267) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2796:2796:2796))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6063:6063:6063) (5991:5991:5991))
        (PORT d[1] (3874:3874:3874) (3858:3858:3858))
        (PORT d[2] (3247:3247:3247) (3025:3025:3025))
        (PORT d[3] (4507:4507:4507) (4447:4447:4447))
        (PORT d[4] (5725:5725:5725) (5665:5665:5665))
        (PORT d[5] (3433:3433:3433) (3452:3452:3452))
        (PORT d[6] (6646:6646:6646) (6519:6519:6519))
        (PORT d[7] (4356:4356:4356) (4288:4288:4288))
        (PORT d[8] (4099:4099:4099) (4078:4078:4078))
        (PORT d[9] (1451:1451:1451) (1450:1450:1450))
        (PORT d[10] (2425:2425:2425) (2415:2415:2415))
        (PORT d[11] (4599:4599:4599) (4602:4602:4602))
        (PORT d[12] (5382:5382:5382) (5240:5240:5240))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3370:3370:3370))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2706:2706:2706))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2786:2786:2786) (2663:2663:2663))
        (PORT d[1] (5173:5173:5173) (5139:5139:5139))
        (PORT d[2] (5140:5140:5140) (4948:4948:4948))
        (PORT d[3] (4969:4969:4969) (4915:4915:4915))
        (PORT d[4] (4423:4423:4423) (4349:4349:4349))
        (PORT d[5] (5032:5032:5032) (5140:5140:5140))
        (PORT d[6] (4724:4724:4724) (4555:4555:4555))
        (PORT d[7] (6025:6025:6025) (5809:5809:5809))
        (PORT d[8] (4698:4698:4698) (4577:4577:4577))
        (PORT d[9] (2737:2737:2737) (2736:2736:2736))
        (PORT d[10] (3255:3255:3255) (3143:3143:3143))
        (PORT d[11] (4767:4767:4767) (4697:4697:4697))
        (PORT d[12] (1778:1778:1778) (1683:1683:1683))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2479:2479:2479))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2794:2794:2794))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (5975:5975:5975))
        (PORT d[1] (3582:3582:3582) (3579:3579:3579))
        (PORT d[2] (3246:3246:3246) (3024:3024:3024))
        (PORT d[3] (4496:4496:4496) (4447:4447:4447))
        (PORT d[4] (5760:5760:5760) (5707:5707:5707))
        (PORT d[5] (3432:3432:3432) (3452:3452:3452))
        (PORT d[6] (6678:6678:6678) (6550:6550:6550))
        (PORT d[7] (3212:3212:3212) (2994:2994:2994))
        (PORT d[8] (4125:4125:4125) (4102:4102:4102))
        (PORT d[9] (1484:1484:1484) (1482:1482:1482))
        (PORT d[10] (2498:2498:2498) (2489:2489:2489))
        (PORT d[11] (4878:4878:4878) (4861:4861:4861))
        (PORT d[12] (4195:4195:4195) (4109:4109:4109))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2384:2384:2384))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2668:2668:2668))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2805:2805:2805) (2681:2681:2681))
        (PORT d[1] (5135:5135:5135) (5102:5102:5102))
        (PORT d[2] (5353:5353:5353) (5140:5140:5140))
        (PORT d[3] (5229:5229:5229) (5147:5147:5147))
        (PORT d[4] (4397:4397:4397) (4324:4324:4324))
        (PORT d[5] (5032:5032:5032) (5141:5141:5141))
        (PORT d[6] (4442:4442:4442) (4284:4284:4284))
        (PORT d[7] (5734:5734:5734) (5534:5534:5534))
        (PORT d[8] (7381:7381:7381) (7220:7220:7220))
        (PORT d[9] (2417:2417:2417) (2428:2428:2428))
        (PORT d[10] (3017:3017:3017) (2918:2918:2918))
        (PORT d[11] (4756:4756:4756) (4689:4689:4689))
        (PORT d[12] (1816:1816:1816) (1709:1709:1709))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5338:5338:5338))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3704:3704:3704))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4045:4045:4045))
        (PORT d[1] (4265:4265:4265) (4166:4166:4166))
        (PORT d[2] (4586:4586:4586) (4481:4481:4481))
        (PORT d[3] (2031:2031:2031) (1993:1993:1993))
        (PORT d[4] (4985:4985:4985) (4901:4901:4901))
        (PORT d[5] (5043:5043:5043) (5073:5073:5073))
        (PORT d[6] (6664:6664:6664) (6575:6575:6575))
        (PORT d[7] (2340:2340:2340) (2291:2291:2291))
        (PORT d[8] (1734:1734:1734) (1720:1720:1720))
        (PORT d[9] (4629:4629:4629) (4530:4530:4530))
        (PORT d[10] (1556:1556:1556) (1575:1575:1575))
        (PORT d[11] (3570:3570:3570) (3556:3556:3556))
        (PORT d[12] (4545:4545:4545) (4481:4481:4481))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1866:1866:1866))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2752:2752:2752) (2763:2763:2763))
        (PORT clk (2261:2261:2261) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2441:2441:2441))
        (PORT d[1] (4295:4295:4295) (4113:4113:4113))
        (PORT d[2] (3914:3914:3914) (3830:3830:3830))
        (PORT d[3] (5800:5800:5800) (5500:5500:5500))
        (PORT d[4] (4161:4161:4161) (4039:4039:4039))
        (PORT d[5] (4829:4829:4829) (4855:4855:4855))
        (PORT d[6] (4676:4676:4676) (4657:4657:4657))
        (PORT d[7] (4169:4169:4169) (4181:4181:4181))
        (PORT d[8] (4435:4435:4435) (4223:4223:4223))
        (PORT d[9] (5231:5231:5231) (5277:5277:5277))
        (PORT d[10] (1888:1888:1888) (1916:1916:1916))
        (PORT d[11] (6209:6209:6209) (6025:6025:6025))
        (PORT d[12] (5126:5126:5126) (5090:5090:5090))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (4568:4568:4568))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3404:3404:3404) (3380:3380:3380))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3212:3212:3212) (3084:3084:3084))
        (PORT d[1] (1895:1895:1895) (1794:1794:1794))
        (PORT d[2] (2180:2180:2180) (2052:2052:2052))
        (PORT d[3] (2295:2295:2295) (2228:2228:2228))
        (PORT d[4] (2906:2906:2906) (2777:2777:2777))
        (PORT d[5] (2114:2114:2114) (2116:2116:2116))
        (PORT d[6] (7289:7289:7289) (7215:7215:7215))
        (PORT d[7] (2634:2634:2634) (2441:2441:2441))
        (PORT d[8] (6538:6538:6538) (6624:6624:6624))
        (PORT d[9] (2763:2763:2763) (2741:2741:2741))
        (PORT d[10] (3933:3933:3933) (3819:3819:3819))
        (PORT d[11] (3297:3297:3297) (3330:3330:3330))
        (PORT d[12] (5322:5322:5322) (5163:5163:5163))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1603:1603:1603))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2037:2037:2037))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1456:1456:1456))
        (PORT d[1] (1493:1493:1493) (1489:1489:1489))
        (PORT d[2] (1770:1770:1770) (1756:1756:1756))
        (PORT d[3] (1446:1446:1446) (1442:1442:1442))
        (PORT d[4] (1422:1422:1422) (1417:1417:1417))
        (PORT d[5] (4370:4370:4370) (4485:4485:4485))
        (PORT d[6] (1662:1662:1662) (1631:1631:1631))
        (PORT d[7] (1795:1795:1795) (1824:1824:1824))
        (PORT d[8] (1462:1462:1462) (1458:1458:1458))
        (PORT d[9] (1436:1436:1436) (1426:1426:1426))
        (PORT d[10] (2004:2004:2004) (1956:1956:1956))
        (PORT d[11] (3003:3003:3003) (2942:2942:2942))
        (PORT d[12] (1449:1449:1449) (1442:1442:1442))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1846:1846:1846) (1716:1716:1716))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2977:2977:2977) (2934:2934:2934))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6695:6695:6695) (6725:6725:6725))
        (PORT d[1] (5959:5959:5959) (5999:5999:5999))
        (PORT d[2] (4563:4563:4563) (4456:4456:4456))
        (PORT d[3] (2366:2366:2366) (2332:2332:2332))
        (PORT d[4] (6024:6024:6024) (5828:5828:5828))
        (PORT d[5] (2779:2779:2779) (2763:2763:2763))
        (PORT d[6] (7117:7117:7117) (7120:7120:7120))
        (PORT d[7] (4693:4693:4693) (4422:4422:4422))
        (PORT d[8] (5326:5326:5326) (5457:5457:5457))
        (PORT d[9] (3211:3211:3211) (3195:3195:3195))
        (PORT d[10] (2079:2079:2079) (2058:2058:2058))
        (PORT d[11] (3645:3645:3645) (3681:3681:3681))
        (PORT d[12] (6422:6422:6422) (6415:6415:6415))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1664:1664:1664) (1583:1583:1583))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2635:2635:2635))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3117:3117:3117))
        (PORT d[1] (4381:4381:4381) (4452:4452:4452))
        (PORT d[2] (6415:6415:6415) (6380:6380:6380))
        (PORT d[3] (5711:5711:5711) (5640:5640:5640))
        (PORT d[4] (4543:4543:4543) (4420:4420:4420))
        (PORT d[5] (4395:4395:4395) (4526:4526:4526))
        (PORT d[6] (4242:4242:4242) (4197:4197:4197))
        (PORT d[7] (4002:4002:4002) (4036:4036:4036))
        (PORT d[8] (5661:5661:5661) (5538:5538:5538))
        (PORT d[9] (3101:3101:3101) (3094:3094:3094))
        (PORT d[10] (3950:3950:3950) (3815:3815:3815))
        (PORT d[11] (4046:4046:4046) (3994:3994:3994))
        (PORT d[12] (2146:2146:2146) (2051:2051:2051))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (1862:1862:1862))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (3052:3052:3052))
        (PORT clk (2276:2276:2276) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6255:6255:6255) (6211:6211:6211))
        (PORT d[1] (1901:1901:1901) (1800:1800:1800))
        (PORT d[2] (2198:2198:2198) (2067:2067:2067))
        (PORT d[3] (3806:3806:3806) (3779:3779:3779))
        (PORT d[4] (2905:2905:2905) (2776:2776:2776))
        (PORT d[5] (2080:2080:2080) (2063:2063:2063))
        (PORT d[6] (6737:6737:6737) (6702:6702:6702))
        (PORT d[7] (5043:5043:5043) (4777:4777:4777))
        (PORT d[8] (6537:6537:6537) (6623:6623:6623))
        (PORT d[9] (2762:2762:2762) (2740:2740:2740))
        (PORT d[10] (3893:3893:3893) (3778:3778:3778))
        (PORT d[11] (3258:3258:3258) (3293:3293:3293))
        (PORT d[12] (5349:5349:5349) (5187:5187:5187))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1563:1563:1563) (1428:1428:1428))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2302:2302:2302) (2256:2256:2256))
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1724:1724:1724))
        (PORT d[1] (1791:1791:1791) (1785:1785:1785))
        (PORT d[2] (2071:2071:2071) (2030:2030:2030))
        (PORT d[3] (1457:1457:1457) (1443:1443:1443))
        (PORT d[4] (2740:2740:2740) (2679:2679:2679))
        (PORT d[5] (4058:4058:4058) (4180:4180:4180))
        (PORT d[6] (1695:1695:1695) (1665:1665:1665))
        (PORT d[7] (1811:1811:1811) (1840:1840:1840))
        (PORT d[8] (1443:1443:1443) (1441:1441:1441))
        (PORT d[9] (4591:4591:4591) (4621:4621:4621))
        (PORT d[10] (2037:2037:2037) (1989:1989:1989))
        (PORT d[11] (2991:2991:2991) (2927:2927:2927))
        (PORT d[12] (1752:1752:1752) (1729:1729:1729))
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1626:1626:1626) (1518:1518:1518))
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2642:2642:2642))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6664:6664:6664) (6693:6693:6693))
        (PORT d[1] (5945:5945:5945) (5986:5986:5986))
        (PORT d[2] (4252:4252:4252) (4158:4158:4158))
        (PORT d[3] (2390:2390:2390) (2355:2355:2355))
        (PORT d[4] (5968:5968:5968) (5756:5756:5756))
        (PORT d[5] (2748:2748:2748) (2732:2732:2732))
        (PORT d[6] (6806:6806:6806) (6833:6833:6833))
        (PORT d[7] (4400:4400:4400) (4146:4146:4146))
        (PORT d[8] (5318:5318:5318) (5448:5448:5448))
        (PORT d[9] (3205:3205:3205) (3188:3188:3188))
        (PORT d[10] (2099:2099:2099) (2075:2075:2075))
        (PORT d[11] (3644:3644:3644) (3680:3680:3680))
        (PORT d[12] (6439:6439:6439) (6439:6439:6439))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (3942:3942:3942))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2415:2415:2415))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (4894:4894:4894))
        (PORT d[1] (4346:4346:4346) (4419:4419:4419))
        (PORT d[2] (6108:6108:6108) (6074:6074:6074))
        (PORT d[3] (5792:5792:5792) (5797:5797:5797))
        (PORT d[4] (4888:4888:4888) (4753:4753:4753))
        (PORT d[5] (4418:4418:4418) (4549:4549:4549))
        (PORT d[6] (4566:4566:4566) (4506:4506:4506))
        (PORT d[7] (4003:4003:4003) (4036:4036:4036))
        (PORT d[8] (5653:5653:5653) (5529:5529:5529))
        (PORT d[9] (3466:3466:3466) (3455:3455:3455))
        (PORT d[10] (5773:5773:5773) (5723:5723:5723))
        (PORT d[11] (4073:4073:4073) (4018:4018:4018))
        (PORT d[12] (2147:2147:2147) (2052:2052:2052))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2251:2251:2251))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3044:3044:3044) (3001:3001:3001))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5749:5749:5749) (5678:5678:5678))
        (PORT d[1] (3182:3182:3182) (3188:3188:3188))
        (PORT d[2] (5679:5679:5679) (5581:5581:5581))
        (PORT d[3] (3825:3825:3825) (3787:3787:3787))
        (PORT d[4] (5399:5399:5399) (5358:5358:5358))
        (PORT d[5] (5240:5240:5240) (5151:5151:5151))
        (PORT d[6] (5769:5769:5769) (5700:5700:5700))
        (PORT d[7] (3707:3707:3707) (3674:3674:3674))
        (PORT d[8] (3458:3458:3458) (3456:3456:3456))
        (PORT d[9] (1801:1801:1801) (1813:1813:1813))
        (PORT d[10] (4530:4530:4530) (4507:4507:4507))
        (PORT d[11] (6099:6099:6099) (6188:6188:6188))
        (PORT d[12] (4753:4753:4753) (4642:4642:4642))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3183:3183:3183))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2038:2038:2038))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4997:4997:4997) (4962:4962:4962))
        (PORT d[1] (4542:4542:4542) (4538:4538:4538))
        (PORT d[2] (4714:4714:4714) (4530:4530:4530))
        (PORT d[3] (4304:4304:4304) (4266:4266:4266))
        (PORT d[4] (3744:3744:3744) (3694:3694:3694))
        (PORT d[5] (3957:3957:3957) (3788:3788:3788))
        (PORT d[6] (4066:4066:4066) (3915:3915:3915))
        (PORT d[7] (5372:5372:5372) (5183:5183:5183))
        (PORT d[8] (7044:7044:7044) (6898:6898:6898))
        (PORT d[9] (2405:2405:2405) (2413:2413:2413))
        (PORT d[10] (2897:2897:2897) (2797:2797:2797))
        (PORT d[11] (5096:5096:5096) (5016:5016:5016))
        (PORT d[12] (4075:4075:4075) (4058:4058:4058))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3630:3630:3630))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2973:2973:2973))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2209:2209:2209) (2110:2110:2110))
        (PORT d[1] (4041:4041:4041) (3991:3991:3991))
        (PORT d[2] (3765:3765:3765) (3615:3615:3615))
        (PORT d[3] (4217:4217:4217) (4257:4257:4257))
        (PORT d[4] (6417:6417:6417) (6375:6375:6375))
        (PORT d[5] (4846:4846:4846) (4856:4856:4856))
        (PORT d[6] (5763:5763:5763) (5594:5594:5594))
        (PORT d[7] (5320:5320:5320) (5224:5224:5224))
        (PORT d[8] (3720:3720:3720) (3671:3671:3671))
        (PORT d[9] (4537:4537:4537) (4560:4560:4560))
        (PORT d[10] (4962:4962:4962) (4955:4955:4955))
        (PORT d[11] (4544:4544:4544) (4536:4536:4536))
        (PORT d[12] (4750:4750:4750) (4544:4544:4544))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2445:2445:2445) (2297:2297:2297))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1344:1344:1344))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1501:1501:1501))
        (PORT d[1] (1432:1432:1432) (1427:1427:1427))
        (PORT d[2] (1468:1468:1468) (1457:1457:1457))
        (PORT d[3] (1446:1446:1446) (1448:1448:1448))
        (PORT d[4] (2041:2041:2041) (2003:2003:2003))
        (PORT d[5] (2011:2011:2011) (1973:1973:1973))
        (PORT d[6] (2032:2032:2032) (1994:1994:1994))
        (PORT d[7] (1436:1436:1436) (1431:1431:1431))
        (PORT d[8] (2187:2187:2187) (2110:2110:2110))
        (PORT d[9] (2382:2382:2382) (2357:2357:2357))
        (PORT d[10] (1506:1506:1506) (1504:1504:1504))
        (PORT d[11] (2079:2079:2079) (2046:2046:2046))
        (PORT d[12] (1393:1393:1393) (1370:1370:1370))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1490:1490:1490))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2707:2707:2707))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2223:2223:2223) (2123:2123:2123))
        (PORT d[1] (4047:4047:4047) (3999:3999:3999))
        (PORT d[2] (6265:6265:6265) (6135:6135:6135))
        (PORT d[3] (4269:4269:4269) (4318:4318:4318))
        (PORT d[4] (6722:6722:6722) (6665:6665:6665))
        (PORT d[5] (4846:4846:4846) (4856:4856:4856))
        (PORT d[6] (2521:2521:2521) (2391:2391:2391))
        (PORT d[7] (5288:5288:5288) (5195:5195:5195))
        (PORT d[8] (3777:3777:3777) (3730:3730:3730))
        (PORT d[9] (4549:4549:4549) (4573:4573:4573))
        (PORT d[10] (2552:2552:2552) (2444:2444:2444))
        (PORT d[11] (4512:4512:4512) (4505:4505:4505))
        (PORT d[12] (4733:4733:4733) (4528:4528:4528))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1753:1753:1753))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1651:1651:1651))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1475:1475:1475))
        (PORT d[1] (2079:2079:2079) (2054:2054:2054))
        (PORT d[2] (1441:1441:1441) (1433:1433:1433))
        (PORT d[3] (1778:1778:1778) (1762:1762:1762))
        (PORT d[4] (1439:1439:1439) (1424:1424:1424))
        (PORT d[5] (3544:3544:3544) (3440:3440:3440))
        (PORT d[6] (2046:2046:2046) (2011:2011:2011))
        (PORT d[7] (1707:1707:1707) (1683:1683:1683))
        (PORT d[8] (1399:1399:1399) (1382:1382:1382))
        (PORT d[9] (2383:2383:2383) (2358:2358:2358))
        (PORT d[10] (1473:1473:1473) (1467:1467:1467))
        (PORT d[11] (2077:2077:2077) (2054:2054:2054))
        (PORT d[12] (1957:1957:1957) (1895:1895:1895))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1583:1583:1583) (1471:1471:1471))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3148:3148:3148))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2069:2069:2069))
        (PORT d[1] (2668:2668:2668) (2615:2615:2615))
        (PORT d[2] (1386:1386:1386) (1336:1336:1336))
        (PORT d[3] (3181:3181:3181) (3176:3176:3176))
        (PORT d[4] (4337:4337:4337) (4281:4281:4281))
        (PORT d[5] (2004:2004:2004) (1941:1941:1941))
        (PORT d[6] (2667:2667:2667) (2573:2573:2573))
        (PORT d[7] (2581:2581:2581) (2504:2504:2504))
        (PORT d[8] (2612:2612:2612) (2548:2548:2548))
        (PORT d[9] (1383:1383:1383) (1348:1348:1348))
        (PORT d[10] (2174:2174:2174) (2187:2187:2187))
        (PORT d[11] (1879:1879:1879) (1917:1917:1917))
        (PORT d[12] (1529:1529:1529) (1449:1449:1449))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1683:1683:1683))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1482:1482:1482))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (1904:1904:1904))
        (PORT d[1] (4818:4818:4818) (4785:4785:4785))
        (PORT d[2] (3997:3997:3997) (3967:3967:3967))
        (PORT d[3] (4580:4580:4580) (4473:4473:4473))
        (PORT d[4] (4853:4853:4853) (4695:4695:4695))
        (PORT d[5] (5402:5402:5402) (5367:5367:5367))
        (PORT d[6] (4245:4245:4245) (4167:4167:4167))
        (PORT d[7] (1919:1919:1919) (1873:1873:1873))
        (PORT d[8] (7586:7586:7586) (7387:7387:7387))
        (PORT d[9] (3123:3123:3123) (3109:3109:3109))
        (PORT d[10] (2242:2242:2242) (2316:2316:2316))
        (PORT d[11] (2840:2840:2840) (2736:2736:2736))
        (PORT d[12] (4134:4134:4134) (4123:4123:4123))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (1603:1603:1603))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3685:3685:3685))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (4491:4491:4491))
        (PORT d[1] (2668:2668:2668) (2651:2651:2651))
        (PORT d[2] (4211:4211:4211) (4122:4122:4122))
        (PORT d[3] (2450:2450:2450) (2437:2437:2437))
        (PORT d[4] (5723:5723:5723) (5700:5700:5700))
        (PORT d[5] (5135:5135:5135) (5147:5147:5147))
        (PORT d[6] (4766:4766:4766) (4727:4727:4727))
        (PORT d[7] (2338:2338:2338) (2260:2260:2260))
        (PORT d[8] (2804:2804:2804) (2803:2803:2803))
        (PORT d[9] (5373:5373:5373) (5322:5322:5322))
        (PORT d[10] (5167:5167:5167) (5132:5132:5132))
        (PORT d[11] (2896:2896:2896) (2895:2895:2895))
        (PORT d[12] (5328:5328:5328) (5162:5162:5162))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4491:4491:4491))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2384:2384:2384))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (2726:2726:2726))
        (PORT d[1] (5204:5204:5204) (5162:5162:5162))
        (PORT d[2] (6682:6682:6682) (6648:6648:6648))
        (PORT d[3] (5209:5209:5209) (5090:5090:5090))
        (PORT d[4] (6169:6169:6169) (6126:6126:6126))
        (PORT d[5] (3095:3095:3095) (3087:3087:3087))
        (PORT d[6] (5143:5143:5143) (5041:5041:5041))
        (PORT d[7] (4024:4024:4024) (4119:4119:4119))
        (PORT d[8] (6500:6500:6500) (6292:6292:6292))
        (PORT d[9] (3140:3140:3140) (3151:3151:3151))
        (PORT d[10] (2726:2726:2726) (2732:2732:2732))
        (PORT d[11] (5270:5270:5270) (5128:5128:5128))
        (PORT d[12] (4218:4218:4218) (4217:4217:4217))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4397:4397:4397) (4017:4017:4017))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3149:3149:3149))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3328:3328:3328))
        (PORT d[1] (3375:3375:3375) (3340:3340:3340))
        (PORT d[2] (4847:4847:4847) (4752:4752:4752))
        (PORT d[3] (4291:4291:4291) (4335:4335:4335))
        (PORT d[4] (6816:6816:6816) (6801:6801:6801))
        (PORT d[5] (4806:4806:4806) (4833:4833:4833))
        (PORT d[6] (4702:4702:4702) (4650:4650:4650))
        (PORT d[7] (2620:2620:2620) (2530:2530:2530))
        (PORT d[8] (2479:2479:2479) (2489:2489:2489))
        (PORT d[9] (5090:5090:5090) (5058:5058:5058))
        (PORT d[10] (2230:2230:2230) (2233:2233:2233))
        (PORT d[11] (2588:2588:2588) (2600:2600:2600))
        (PORT d[12] (5024:5024:5024) (4873:4873:4873))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (2786:2786:2786))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2651:2651:2651))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2394:2394:2394))
        (PORT d[1] (3570:3570:3570) (3578:3578:3578))
        (PORT d[2] (6404:6404:6404) (6399:6399:6399))
        (PORT d[3] (4857:4857:4857) (4750:4750:4750))
        (PORT d[4] (5843:5843:5843) (5815:5815:5815))
        (PORT d[5] (2302:2302:2302) (2282:2282:2282))
        (PORT d[6] (5123:5123:5123) (5022:5022:5022))
        (PORT d[7] (3433:3433:3433) (3572:3572:3572))
        (PORT d[8] (6166:6166:6166) (5966:5966:5966))
        (PORT d[9] (4383:4383:4383) (4338:4338:4338))
        (PORT d[10] (4151:4151:4151) (4125:4125:4125))
        (PORT d[11] (4951:4951:4951) (4819:4819:4819))
        (PORT d[12] (3891:3891:3891) (3904:3904:3904))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2516:2516:2516))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3470:3470:3470) (3451:3451:3451))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4617:4617:4617) (4482:4482:4482))
        (PORT d[1] (3376:3376:3376) (3341:3341:3341))
        (PORT d[2] (4109:4109:4109) (4003:4003:4003))
        (PORT d[3] (2471:2471:2471) (2450:2450:2450))
        (PORT d[4] (5700:5700:5700) (5689:5689:5689))
        (PORT d[5] (4827:4827:4827) (4856:4856:4856))
        (PORT d[6] (4395:4395:4395) (4365:4365:4365))
        (PORT d[7] (2373:2373:2373) (2294:2294:2294))
        (PORT d[8] (2487:2487:2487) (2498:2498:2498))
        (PORT d[9] (5427:5427:5427) (5382:5382:5382))
        (PORT d[10] (4562:4562:4562) (4559:4559:4559))
        (PORT d[11] (2874:2874:2874) (2871:2871:2871))
        (PORT d[12] (5025:5025:5025) (4873:4873:4873))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3865:3865:3865))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2673:2673:2673))
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (2657:2657:2657))
        (PORT d[1] (3571:3571:3571) (3579:3579:3579))
        (PORT d[2] (6400:6400:6400) (6396:6396:6396))
        (PORT d[3] (4908:4908:4908) (4800:4800:4800))
        (PORT d[4] (6124:6124:6124) (6081:6081:6081))
        (PORT d[5] (3088:3088:3088) (3078:3078:3078))
        (PORT d[6] (4572:4572:4572) (4516:4516:4516))
        (PORT d[7] (4014:4014:4014) (4108:4108:4108))
        (PORT d[8] (6493:6493:6493) (6284:6284:6284))
        (PORT d[9] (3117:3117:3117) (3132:3132:3132))
        (PORT d[10] (2426:2426:2426) (2441:2441:2441))
        (PORT d[11] (4990:4990:4990) (4857:4857:4857))
        (PORT d[12] (5511:5511:5511) (5490:5490:5490))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4193:4193:4193))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2772:2772:2772))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5728:5728:5728) (5647:5647:5647))
        (PORT d[1] (3214:3214:3214) (3220:3220:3220))
        (PORT d[2] (5686:5686:5686) (5587:5587:5587))
        (PORT d[3] (4124:4124:4124) (4082:4082:4082))
        (PORT d[4] (5406:5406:5406) (5356:5356:5356))
        (PORT d[5] (3448:3448:3448) (3461:3461:3461))
        (PORT d[6] (6285:6285:6285) (6162:6162:6162))
        (PORT d[7] (3714:3714:3714) (3682:3682:3682))
        (PORT d[8] (3767:3767:3767) (3752:3752:3752))
        (PORT d[9] (1822:1822:1822) (1831:1831:1831))
        (PORT d[10] (4782:4782:4782) (4746:4746:4746))
        (PORT d[11] (6114:6114:6114) (6203:6203:6203))
        (PORT d[12] (5062:5062:5062) (4936:4936:4936))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3492:3492:3492))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2640:2640:2640))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5298:5298:5298) (5245:5245:5245))
        (PORT d[1] (4524:4524:4524) (4523:4523:4523))
        (PORT d[2] (4456:4456:4456) (4287:4287:4287))
        (PORT d[3] (4637:4637:4637) (4574:4574:4574))
        (PORT d[4] (3720:3720:3720) (3669:3669:3669))
        (PORT d[5] (4324:4324:4324) (4143:4143:4143))
        (PORT d[6] (4100:4100:4100) (3948:3948:3948))
        (PORT d[7] (5384:5384:5384) (5194:5194:5194))
        (PORT d[8] (7052:7052:7052) (6906:6906:6906))
        (PORT d[9] (2715:2715:2715) (2715:2715:2715))
        (PORT d[10] (2909:2909:2909) (2808:2808:2808))
        (PORT d[11] (5070:5070:5070) (4992:4992:4992))
        (PORT d[12] (3822:3822:3822) (3823:3823:3823))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4214:4214:4214))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3008:3008:3008) (2966:2966:2966))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (5674:5674:5674))
        (PORT d[1] (3241:3241:3241) (3247:3247:3247))
        (PORT d[2] (5698:5698:5698) (5588:5588:5588))
        (PORT d[3] (4113:4113:4113) (4073:4073:4073))
        (PORT d[4] (5387:5387:5387) (5335:5335:5335))
        (PORT d[5] (5272:5272:5272) (5182:5182:5182))
        (PORT d[6] (5823:5823:5823) (5754:5754:5754))
        (PORT d[7] (3747:3747:3747) (3714:3714:3714))
        (PORT d[8] (3789:3789:3789) (3775:3775:3775))
        (PORT d[9] (1802:1802:1802) (1809:1809:1809))
        (PORT d[10] (4827:4827:4827) (4787:4787:4787))
        (PORT d[11] (6121:6121:6121) (6211:6211:6211))
        (PORT d[12] (4484:4484:4484) (4378:4378:4378))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (2863:2863:2863))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2628:2628:2628))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5311:5311:5311) (5258:5258:5258))
        (PORT d[1] (4827:4827:4827) (4808:4808:4808))
        (PORT d[2] (5056:5056:5056) (4859:4859:4859))
        (PORT d[3] (4614:4614:4614) (4561:4561:4561))
        (PORT d[4] (4055:4055:4055) (3988:3988:3988))
        (PORT d[5] (5334:5334:5334) (5425:5425:5425))
        (PORT d[6] (4380:4380:4380) (4216:4216:4216))
        (PORT d[7] (5385:5385:5385) (5195:5195:5195))
        (PORT d[8] (7052:7052:7052) (6907:6907:6907))
        (PORT d[9] (2073:2073:2073) (2099:2099:2099))
        (PORT d[10] (2584:2584:2584) (2500:2500:2500))
        (PORT d[11] (5095:5095:5095) (5015:5015:5015))
        (PORT d[12] (4062:4062:4062) (4044:4044:4044))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1696:1696:1696))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4918:4918:4918) (4845:4845:4845))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3559:3559:3559))
        (PORT d[1] (2945:2945:2945) (2887:2887:2887))
        (PORT d[2] (4579:4579:4579) (4495:4495:4495))
        (PORT d[3] (3173:3173:3173) (3186:3186:3186))
        (PORT d[4] (4670:4670:4670) (4633:4633:4633))
        (PORT d[5] (4281:4281:4281) (4373:4373:4373))
        (PORT d[6] (4221:4221:4221) (4124:4124:4124))
        (PORT d[7] (3389:3389:3389) (3375:3375:3375))
        (PORT d[8] (2562:2562:2562) (2590:2590:2590))
        (PORT d[9] (5009:5009:5009) (4964:4964:4964))
        (PORT d[10] (2588:2588:2588) (2616:2616:2616))
        (PORT d[11] (2231:2231:2231) (2278:2278:2278))
        (PORT d[12] (5193:5193:5193) (5079:5079:5079))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4672:4672:4672))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3150:3150:3150))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2433:2433:2433))
        (PORT d[1] (2978:2978:2978) (2850:2850:2850))
        (PORT d[2] (4082:4082:4082) (4091:4091:4091))
        (PORT d[3] (4652:4652:4652) (4610:4610:4610))
        (PORT d[4] (4485:4485:4485) (4386:4386:4386))
        (PORT d[5] (2114:2114:2114) (2132:2132:2132))
        (PORT d[6] (5403:5403:5403) (5415:5415:5415))
        (PORT d[7] (3498:3498:3498) (3544:3544:3544))
        (PORT d[8] (5733:5733:5733) (5516:5516:5516))
        (PORT d[9] (3531:3531:3531) (3548:3548:3548))
        (PORT d[10] (2254:2254:2254) (2311:2311:2311))
        (PORT d[11] (5601:5601:5601) (5436:5436:5436))
        (PORT d[12] (4801:4801:4801) (4783:4783:4783))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2158:2158:2158))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (2711:2711:2711))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2109:2109:2109))
        (PORT d[1] (4319:4319:4319) (4254:4254:4254))
        (PORT d[2] (3445:3445:3445) (3310:3310:3310))
        (PORT d[3] (4541:4541:4541) (4568:4568:4568))
        (PORT d[4] (6744:6744:6744) (6688:6688:6688))
        (PORT d[5] (2148:2148:2148) (2152:2152:2152))
        (PORT d[6] (2504:2504:2504) (2376:2376:2376))
        (PORT d[7] (1855:1855:1855) (1739:1739:1739))
        (PORT d[8] (3780:3780:3780) (3732:3732:3732))
        (PORT d[9] (4868:4868:4868) (4881:4881:4881))
        (PORT d[10] (2256:2256:2256) (2171:2171:2171))
        (PORT d[11] (967:967:967) (926:926:926))
        (PORT d[12] (4741:4741:4741) (4537:4537:4537))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (1677:1677:1677))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1697:1697:1697))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1143:1143:1143))
        (PORT d[1] (1753:1753:1753) (1733:1733:1733))
        (PORT d[2] (1123:1123:1123) (1131:1131:1131))
        (PORT d[3] (1773:1773:1773) (1758:1758:1758))
        (PORT d[4] (1756:1756:1756) (1733:1733:1733))
        (PORT d[5] (1392:1392:1392) (1380:1380:1380))
        (PORT d[6] (2409:2409:2409) (2367:2367:2367))
        (PORT d[7] (1733:1733:1733) (1710:1710:1710))
        (PORT d[8] (1689:1689:1689) (1664:1664:1664))
        (PORT d[9] (2699:2699:2699) (2661:2661:2661))
        (PORT d[10] (1478:1478:1478) (1474:1474:1474))
        (PORT d[11] (2368:2368:2368) (2333:2333:2333))
        (PORT d[12] (1984:1984:1984) (1918:1918:1918))
        (PORT clk (2253:2253:2253) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1286:1286:1286) (1185:1185:1185))
        (PORT clk (2253:2253:2253) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2743:2743:2743) (2726:2726:2726))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2518:2518:2518) (2399:2399:2399))
        (PORT d[1] (4054:4054:4054) (4006:4006:4006))
        (PORT d[2] (3421:3421:3421) (3287:3287:3287))
        (PORT d[3] (4255:4255:4255) (4299:4299:4299))
        (PORT d[4] (6736:6736:6736) (6680:6680:6680))
        (PORT d[5] (2116:2116:2116) (2122:2122:2122))
        (PORT d[6] (2529:2529:2529) (2399:2399:2399))
        (PORT d[7] (1855:1855:1855) (1740:1740:1740))
        (PORT d[8] (3811:3811:3811) (3763:3763:3763))
        (PORT d[9] (4558:4558:4558) (4583:4583:4583))
        (PORT d[10] (5268:5268:5268) (5251:5251:5251))
        (PORT d[11] (1039:1039:1039) (994:994:994))
        (PORT d[12] (4772:4772:4772) (4568:4568:4568))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1862:1862:1862) (1725:1725:1725))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1663:1663:1663))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1475:1475:1475) (1467:1467:1467))
        (PORT d[1] (2080:2080:2080) (2054:2054:2054))
        (PORT d[2] (1402:1402:1402) (1381:1381:1381))
        (PORT d[3] (1428:1428:1428) (1418:1418:1418))
        (PORT d[4] (1743:1743:1743) (1719:1719:1719))
        (PORT d[5] (1649:1649:1649) (1617:1617:1617))
        (PORT d[6] (2072:2072:2072) (2036:2036:2036))
        (PORT d[7] (1720:1720:1720) (1696:1696:1696))
        (PORT d[8] (1707:1707:1707) (1679:1679:1679))
        (PORT d[9] (2719:2719:2719) (2678:2678:2678))
        (PORT d[10] (1495:1495:1495) (1492:1492:1492))
        (PORT d[11] (2052:2052:2052) (2031:2031:2031))
        (PORT d[12] (1387:1387:1387) (1364:1364:1364))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1744:1744:1744))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3644:3644:3644))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4756:4756:4756) (4719:4719:4719))
        (PORT d[1] (2648:2648:2648) (2593:2593:2593))
        (PORT d[2] (4544:4544:4544) (4441:4441:4441))
        (PORT d[3] (2083:2083:2083) (2050:2050:2050))
        (PORT d[4] (4936:4936:4936) (4851:4851:4851))
        (PORT d[5] (4704:4704:4704) (4742:4742:4742))
        (PORT d[6] (6648:6648:6648) (6556:6556:6556))
        (PORT d[7] (2282:2282:2282) (2222:2222:2222))
        (PORT d[8] (2430:2430:2430) (2402:2402:2402))
        (PORT d[9] (4646:4646:4646) (4545:4545:4545))
        (PORT d[10] (2305:2305:2305) (2325:2325:2325))
        (PORT d[11] (3214:3214:3214) (3201:3201:3201))
        (PORT d[12] (4846:4846:4846) (4764:4764:4764))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2365:2365:2365))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4778:4778:4778) (4601:4601:4601))
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2448:2448:2448) (2437:2437:2437))
        (PORT d[1] (4311:4311:4311) (4127:4127:4127))
        (PORT d[2] (3867:3867:3867) (3783:3783:3783))
        (PORT d[3] (5140:5140:5140) (4874:4874:4874))
        (PORT d[4] (3796:3796:3796) (3682:3682:3682))
        (PORT d[5] (4533:4533:4533) (4571:4571:4571))
        (PORT d[6] (4926:4926:4926) (4884:4884:4884))
        (PORT d[7] (3854:3854:3854) (3876:3876:3876))
        (PORT d[8] (6251:6251:6251) (6080:6080:6080))
        (PORT d[9] (5223:5223:5223) (5269:5269:5269))
        (PORT d[10] (2574:2574:2574) (2648:2648:2648))
        (PORT d[11] (5783:5783:5783) (5541:5541:5541))
        (PORT d[12] (3743:3743:3743) (3714:3714:3714))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2406:2406:2406))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3966:3966:3966) (3914:3914:3914))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4085:4085:4085))
        (PORT d[1] (2958:2958:2958) (2889:2889:2889))
        (PORT d[2] (4593:4593:4593) (4493:4493:4493))
        (PORT d[3] (2046:2046:2046) (2018:2018:2018))
        (PORT d[4] (4985:4985:4985) (4900:4900:4900))
        (PORT d[5] (5051:5051:5051) (5081:5081:5081))
        (PORT d[6] (6632:6632:6632) (6545:6545:6545))
        (PORT d[7] (2348:2348:2348) (2299:2299:2299))
        (PORT d[8] (2759:2759:2759) (2722:2722:2722))
        (PORT d[9] (4628:4628:4628) (4530:4530:4530))
        (PORT d[10] (1550:1550:1550) (1568:1568:1568))
        (PORT d[11] (3571:3571:3571) (3557:3557:3557))
        (PORT d[12] (4544:4544:4544) (4481:4481:4481))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2082:2082:2082) (2026:2026:2026))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3106:3106:3106) (2906:2906:2906))
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2387:2387:2387))
        (PORT d[1] (2889:2889:2889) (2712:2712:2712))
        (PORT d[2] (3941:3941:3941) (3857:3857:3857))
        (PORT d[3] (5761:5761:5761) (5467:5467:5467))
        (PORT d[4] (4143:4143:4143) (4022:4022:4022))
        (PORT d[5] (4862:4862:4862) (4886:4886:4886))
        (PORT d[6] (4988:4988:4988) (4954:4954:4954))
        (PORT d[7] (4151:4151:4151) (4164:4164:4164))
        (PORT d[8] (4373:4373:4373) (4155:4155:4155))
        (PORT d[9] (4315:4315:4315) (4418:4418:4418))
        (PORT d[10] (2163:2163:2163) (2179:2179:2179))
        (PORT d[11] (5953:5953:5953) (5785:5785:5785))
        (PORT d[12] (5225:5225:5225) (5196:5196:5196))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2807:2807:2807))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3743:3743:3743) (3711:3711:3711))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (4771:4771:4771))
        (PORT d[1] (3022:3022:3022) (2992:2992:2992))
        (PORT d[2] (4551:4551:4551) (4452:4452:4452))
        (PORT d[3] (2385:2385:2385) (2355:2355:2355))
        (PORT d[4] (4950:4950:4950) (4842:4842:4842))
        (PORT d[5] (5121:5121:5121) (5139:5139:5139))
        (PORT d[6] (5046:5046:5046) (4993:4993:4993))
        (PORT d[7] (1989:1989:1989) (1917:1917:1917))
        (PORT d[8] (3141:3141:3141) (3129:3129:3129))
        (PORT d[9] (5644:5644:5644) (5585:5585:5585))
        (PORT d[10] (3236:3236:3236) (3214:3214:3214))
        (PORT d[11] (2196:2196:2196) (2226:2226:2226))
        (PORT d[12] (4591:4591:4591) (4526:4526:4526))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (1840:1840:1840))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2471:2471:2471) (2302:2302:2302))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2071:2071:2071) (2040:2040:2040))
        (PORT d[1] (4965:4965:4965) (4761:4761:4761))
        (PORT d[2] (4583:4583:4583) (4477:4477:4477))
        (PORT d[3] (5528:5528:5528) (5391:5391:5391))
        (PORT d[4] (4834:4834:4834) (4699:4699:4699))
        (PORT d[5] (3416:3416:3416) (3392:3392:3392))
        (PORT d[6] (4888:4888:4888) (4820:4820:4820))
        (PORT d[7] (4357:4357:4357) (4444:4444:4444))
        (PORT d[8] (5078:5078:5078) (4839:4839:4839))
        (PORT d[9] (3732:3732:3732) (3719:3719:3719))
        (PORT d[10] (1497:1497:1497) (1528:1528:1528))
        (PORT d[11] (5612:5612:5612) (5459:5459:5459))
        (PORT d[12] (4542:4542:4542) (4535:4535:4535))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4043:4043:4043) (3992:3992:3992))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4037:4037:4037))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4387:4387:4387))
        (PORT d[1] (4587:4587:4587) (4476:4476:4476))
        (PORT d[2] (4919:4919:4919) (4803:4803:4803))
        (PORT d[3] (2368:2368:2368) (2323:2323:2323))
        (PORT d[4] (5328:5328:5328) (5234:5234:5234))
        (PORT d[5] (5753:5753:5753) (5749:5749:5749))
        (PORT d[6] (5022:5022:5022) (4978:4978:4978))
        (PORT d[7] (2683:2683:2683) (2626:2626:2626))
        (PORT d[8] (2086:2086:2086) (2066:2066:2066))
        (PORT d[9] (4940:4940:4940) (4824:4824:4824))
        (PORT d[10] (2918:2918:2918) (2911:2911:2911))
        (PORT d[11] (1507:1507:1507) (1529:1529:1529))
        (PORT d[12] (5091:5091:5091) (4988:4988:4988))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2712:2712:2712))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2837:2837:2837) (2657:2657:2657))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2293:2293:2293))
        (PORT d[1] (4623:4623:4623) (4430:4430:4430))
        (PORT d[2] (4246:4246:4246) (4151:4151:4151))
        (PORT d[3] (5805:5805:5805) (5516:5516:5516))
        (PORT d[4] (4488:4488:4488) (4365:4365:4365))
        (PORT d[5] (2046:2046:2046) (2044:2044:2044))
        (PORT d[6] (5011:5011:5011) (4979:4979:4979))
        (PORT d[7] (4686:4686:4686) (4760:4760:4760))
        (PORT d[8] (4753:4753:4753) (4536:4536:4536))
        (PORT d[9] (4663:4663:4663) (4751:4751:4751))
        (PORT d[10] (1510:1510:1510) (1547:1547:1547))
        (PORT d[11] (6096:6096:6096) (5837:5837:5837))
        (PORT d[12] (3758:3758:3758) (3733:3733:3733))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4264:4264:4264))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3391:3391:3391))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4851:4851:4851) (4828:4828:4828))
        (PORT d[1] (3623:3623:3623) (3549:3549:3549))
        (PORT d[2] (5546:5546:5546) (5431:5431:5431))
        (PORT d[3] (2057:2057:2057) (2022:2022:2022))
        (PORT d[4] (5276:5276:5276) (5176:5176:5176))
        (PORT d[5] (4345:4345:4345) (4391:4391:4391))
        (PORT d[6] (5502:5502:5502) (5487:5487:5487))
        (PORT d[7] (2294:2294:2294) (2237:2237:2237))
        (PORT d[8] (1727:1727:1727) (1720:1720:1720))
        (PORT d[9] (6443:6443:6443) (6391:6391:6391))
        (PORT d[10] (3227:3227:3227) (3237:3237:3237))
        (PORT d[11] (2820:2820:2820) (2817:2817:2817))
        (PORT d[12] (6429:6429:6429) (6311:6311:6311))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2617:2617:2617))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (3937:3937:3937))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2400:2400:2400))
        (PORT d[1] (3616:3616:3616) (3451:3451:3451))
        (PORT d[2] (3004:3004:3004) (2966:2966:2966))
        (PORT d[3] (4827:4827:4827) (4571:4571:4571))
        (PORT d[4] (3464:3464:3464) (3359:3359:3359))
        (PORT d[5] (4224:4224:4224) (4276:4276:4276))
        (PORT d[6] (4984:4984:4984) (4951:4951:4951))
        (PORT d[7] (3511:3511:3511) (3537:3537:3537))
        (PORT d[8] (5631:5631:5631) (5482:5482:5482))
        (PORT d[9] (4582:4582:4582) (4656:4656:4656))
        (PORT d[10] (2960:2960:2960) (3053:3053:3053))
        (PORT d[11] (5116:5116:5116) (4904:4904:4904))
        (PORT d[12] (4464:4464:4464) (4449:4449:4449))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5476:5476:5476) (5098:5098:5098))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3330:3330:3330))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4752:4752:4752) (4724:4724:4724))
        (PORT d[1] (2341:2341:2341) (2296:2296:2296))
        (PORT d[2] (4194:4194:4194) (4105:4105:4105))
        (PORT d[3] (2722:2722:2722) (2650:2650:2650))
        (PORT d[4] (4635:4635:4635) (4562:4562:4562))
        (PORT d[5] (4647:4647:4647) (4682:4682:4682))
        (PORT d[6] (5788:5788:5788) (5763:5763:5763))
        (PORT d[7] (2335:2335:2335) (2280:2280:2280))
        (PORT d[8] (2381:2381:2381) (2353:2353:2353))
        (PORT d[9] (6148:6148:6148) (6106:6106:6106))
        (PORT d[10] (2587:2587:2587) (2598:2598:2598))
        (PORT d[11] (2902:2902:2902) (2899:2899:2899))
        (PORT d[12] (5174:5174:5174) (5100:5100:5100))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (4745:4745:4745))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4272:4272:4272))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2716:2716:2716))
        (PORT d[1] (3963:3963:3963) (3784:3784:3784))
        (PORT d[2] (3866:3866:3866) (3771:3771:3771))
        (PORT d[3] (4850:4850:4850) (4597:4597:4597))
        (PORT d[4] (3487:3487:3487) (3386:3386:3386))
        (PORT d[5] (4543:4543:4543) (4585:4585:4585))
        (PORT d[6] (4661:4661:4661) (4640:4640:4640))
        (PORT d[7] (3526:3526:3526) (3555:3555:3555))
        (PORT d[8] (5915:5915:5915) (5766:5766:5766))
        (PORT d[9] (4905:4905:4905) (4966:4966:4966))
        (PORT d[10] (2987:2987:2987) (3079:3079:3079))
        (PORT d[11] (5452:5452:5452) (5232:5232:5232))
        (PORT d[12] (4808:4808:4808) (4787:4787:4787))
        (PORT clk (2243:2243:2243) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6459:6459:6459) (6028:6028:6028))
        (PORT clk (2243:2243:2243) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3340:3340:3340))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6110:6110:6110) (6046:6046:6046))
        (PORT d[1] (4500:4500:4500) (4472:4472:4472))
        (PORT d[2] (5242:5242:5242) (5151:5151:5151))
        (PORT d[3] (3026:3026:3026) (2975:2975:2975))
        (PORT d[4] (4870:4870:4870) (4755:4755:4755))
        (PORT d[5] (2413:2413:2413) (2399:2399:2399))
        (PORT d[6] (6341:6341:6341) (6311:6311:6311))
        (PORT d[7] (2227:2227:2227) (2166:2166:2166))
        (PORT d[8] (4149:4149:4149) (4127:4127:4127))
        (PORT d[9] (2091:2091:2091) (2017:2017:2017))
        (PORT d[10] (4238:4238:4238) (4227:4227:4227))
        (PORT d[11] (1860:1860:1860) (1897:1897:1897))
        (PORT d[12] (4916:4916:4916) (4856:4856:4856))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2805:2805:2805))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4051:4051:4051))
        (PORT clk (2254:2254:2254) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2621:2621:2621))
        (PORT d[1] (3716:3716:3716) (3598:3598:3598))
        (PORT d[2] (4457:4457:4457) (4448:4448:4448))
        (PORT d[3] (4091:4091:4091) (3902:3902:3902))
        (PORT d[4] (2877:2877:2877) (2777:2777:2777))
        (PORT d[5] (3242:3242:3242) (3337:3337:3337))
        (PORT d[6] (6506:6506:6506) (6494:6494:6494))
        (PORT d[7] (2719:2719:2719) (2718:2718:2718))
        (PORT d[8] (2994:2994:2994) (2854:2854:2854))
        (PORT d[9] (4611:4611:4611) (4696:4696:4696))
        (PORT d[10] (5536:5536:5536) (5537:5537:5537))
        (PORT d[11] (3048:3048:3048) (2910:2910:2910))
        (PORT d[12] (3855:3855:3855) (3860:3860:3860))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3576:3576:3576) (3323:3323:3323))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3335:3335:3335))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (5789:5789:5789))
        (PORT d[1] (4509:4509:4509) (4478:4478:4478))
        (PORT d[2] (4879:4879:4879) (4797:4797:4797))
        (PORT d[3] (2040:2040:2040) (2017:2017:2017))
        (PORT d[4] (4873:4873:4873) (4757:4757:4757))
        (PORT d[5] (2158:2158:2158) (2154:2154:2154))
        (PORT d[6] (6121:6121:6121) (6107:6107:6107))
        (PORT d[7] (2892:2892:2892) (2794:2794:2794))
        (PORT d[8] (4102:4102:4102) (4078:4078:4078))
        (PORT d[9] (2593:2593:2593) (2478:2478:2478))
        (PORT d[10] (4230:4230:4230) (4217:4217:4217))
        (PORT d[11] (2507:2507:2507) (2524:2524:2524))
        (PORT d[12] (6790:6790:6790) (6701:6701:6701))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (2428:2428:2428))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4148:4148:4148))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2622:2622:2622))
        (PORT d[1] (3716:3716:3716) (3597:3597:3597))
        (PORT d[2] (4468:4468:4468) (4461:4461:4461))
        (PORT d[3] (5078:5078:5078) (4906:4906:4906))
        (PORT d[4] (2846:2846:2846) (2733:2733:2733))
        (PORT d[5] (4830:4830:4830) (4870:4870:4870))
        (PORT d[6] (6160:6160:6160) (6153:6153:6153))
        (PORT d[7] (2429:2429:2429) (2446:2446:2446))
        (PORT d[8] (3004:3004:3004) (2861:2861:2861))
        (PORT d[9] (4616:4616:4616) (4700:4700:4700))
        (PORT d[10] (5563:5563:5563) (5567:5567:5567))
        (PORT d[11] (3033:3033:3033) (2893:2893:2893))
        (PORT d[12] (3789:3789:3789) (3790:3790:3790))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4728:4728:4728) (4593:4593:4593))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (3600:3600:3600))
        (PORT clk (2283:2283:2283) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5853:5853:5853) (5816:5816:5816))
        (PORT d[1] (4879:4879:4879) (4846:4846:4846))
        (PORT d[2] (1741:1741:1741) (1703:1703:1703))
        (PORT d[3] (3350:3350:3350) (3285:3285:3285))
        (PORT d[4] (3694:3694:3694) (3510:3510:3510))
        (PORT d[5] (2769:2769:2769) (2748:2748:2748))
        (PORT d[6] (6119:6119:6119) (6133:6133:6133))
        (PORT d[7] (2956:2956:2956) (2863:2863:2863))
        (PORT d[8] (4518:4518:4518) (4483:4483:4483))
        (PORT d[9] (2931:2931:2931) (2805:2805:2805))
        (PORT d[10] (4530:4530:4530) (4501:4501:4501))
        (PORT d[11] (1844:1844:1844) (1883:1883:1883))
        (PORT d[12] (5533:5533:5533) (5324:5324:5324))
        (PORT clk (2280:2280:2280) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1713:1713:1713))
        (PORT clk (2280:2280:2280) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4865:4865:4865) (4709:4709:4709))
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2367:2367:2367) (2302:2302:2302))
        (PORT d[1] (2574:2574:2574) (2455:2455:2455))
        (PORT d[2] (2041:2041:2041) (1952:1952:1952))
        (PORT d[3] (4400:4400:4400) (4215:4215:4215))
        (PORT d[4] (3450:3450:3450) (3316:3316:3316))
        (PORT d[5] (3898:3898:3898) (3969:3969:3969))
        (PORT d[6] (7103:7103:7103) (7066:7066:7066))
        (PORT d[7] (2578:2578:2578) (2620:2620:2620))
        (PORT d[8] (3372:3372:3372) (3222:3222:3222))
        (PORT d[9] (5287:5287:5287) (5347:5347:5347))
        (PORT d[10] (2099:2099:2099) (2112:2112:2112))
        (PORT d[11] (3387:3387:3387) (3240:3240:3240))
        (PORT d[12] (4150:4150:4150) (4147:4147:4147))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2485:2485:2485))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (3623:3623:3623))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6136:6136:6136) (6070:6070:6070))
        (PORT d[1] (4856:4856:4856) (4818:4818:4818))
        (PORT d[2] (1711:1711:1711) (1672:1672:1672))
        (PORT d[3] (3316:3316:3316) (3252:3252:3252))
        (PORT d[4] (3421:3421:3421) (3247:3247:3247))
        (PORT d[5] (2436:2436:2436) (2423:2423:2423))
        (PORT d[6] (6346:6346:6346) (6316:6316:6316))
        (PORT d[7] (2978:2978:2978) (2884:2884:2884))
        (PORT d[8] (4439:4439:4439) (4405:4405:4405))
        (PORT d[9] (2916:2916:2916) (2790:2790:2790))
        (PORT d[10] (4562:4562:4562) (4538:4538:4538))
        (PORT d[11] (2240:2240:2240) (2266:2266:2266))
        (PORT d[12] (4673:4673:4673) (4518:4518:4518))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3843:3843:3843) (3693:3693:3693))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4163:4163:4163))
        (PORT clk (2266:2266:2266) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2288:2288:2288))
        (PORT d[1] (3590:3590:3590) (3457:3457:3457))
        (PORT d[2] (4794:4794:4794) (4776:4776:4776))
        (PORT d[3] (4634:4634:4634) (4599:4599:4599))
        (PORT d[4] (3182:3182:3182) (3060:3060:3060))
        (PORT d[5] (3881:3881:3881) (3945:3945:3945))
        (PORT d[6] (6830:6830:6830) (6807:6807:6807))
        (PORT d[7] (2546:2546:2546) (2595:2595:2595))
        (PORT d[8] (3350:3350:3350) (3198:3198:3198))
        (PORT d[9] (4947:4947:4947) (5021:5021:5021))
        (PORT d[10] (5892:5892:5892) (5886:5886:5886))
        (PORT d[11] (3533:3533:3533) (3356:3356:3356))
        (PORT d[12] (3831:3831:3831) (3840:3840:3840))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2076:2076:2076))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1622:1622:1622) (1564:1564:1564))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6766:6766:6766) (6676:6676:6676))
        (PORT d[1] (5199:5199:5199) (5150:5150:5150))
        (PORT d[2] (2062:2062:2062) (2000:2000:2000))
        (PORT d[3] (2383:2383:2383) (2345:2345:2345))
        (PORT d[4] (4066:4066:4066) (3868:3868:3868))
        (PORT d[5] (3110:3110:3110) (3069:3069:3069))
        (PORT d[6] (1435:1435:1435) (1383:1383:1383))
        (PORT d[7] (3304:3304:3304) (3205:3205:3205))
        (PORT d[8] (2491:2491:2491) (2502:2502:2502))
        (PORT d[9] (1742:1742:1742) (1690:1690:1690))
        (PORT d[10] (1794:1794:1794) (1800:1800:1800))
        (PORT d[11] (1541:1541:1541) (1558:1558:1558))
        (PORT d[12] (5540:5540:5540) (5335:5335:5335))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1359:1359:1359))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4583:4583:4583) (4462:4462:4462))
        (PORT clk (2280:2280:2280) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (1967:1967:1967))
        (PORT d[1] (2249:2249:2249) (2147:2147:2147))
        (PORT d[2] (5106:5106:5106) (5071:5071:5071))
        (PORT d[3] (4745:4745:4745) (4552:4552:4552))
        (PORT d[4] (3793:3793:3793) (3643:3643:3643))
        (PORT d[5] (4194:4194:4194) (4256:4256:4256))
        (PORT d[6] (7157:7157:7157) (7118:7118:7118))
        (PORT d[7] (2841:2841:2841) (2868:2868:2868))
        (PORT d[8] (3703:3703:3703) (3542:3542:3542))
        (PORT d[9] (5231:5231:5231) (5289:5289:5289))
        (PORT d[10] (2596:2596:2596) (2687:2687:2687))
        (PORT d[11] (3980:3980:3980) (3862:3862:3862))
        (PORT d[12] (3425:3425:3425) (3400:3400:3400))
        (PORT clk (2277:2277:2277) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (1941:1941:1941))
        (PORT clk (2277:2277:2277) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2887:2887:2887))
        (PORT clk (2230:2230:2230) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (6024:6024:6024))
        (PORT d[1] (4955:4955:4955) (5028:5028:5028))
        (PORT d[2] (5713:5713:5713) (5682:5682:5682))
        (PORT d[3] (4146:4146:4146) (4133:4133:4133))
        (PORT d[4] (5045:5045:5045) (4888:4888:4888))
        (PORT d[5] (5532:5532:5532) (5578:5578:5578))
        (PORT d[6] (7723:7723:7723) (7782:7782:7782))
        (PORT d[7] (3768:3768:3768) (3535:3535:3535))
        (PORT d[8] (4602:4602:4602) (4749:4749:4749))
        (PORT d[9] (2222:2222:2222) (2230:2230:2230))
        (PORT d[10] (3369:3369:3369) (3329:3329:3329))
        (PORT d[11] (2612:2612:2612) (2673:2673:2673))
        (PORT d[12] (6676:6676:6676) (6636:6636:6636))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3027:3027:3027))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4734:4734:4734))
        (PORT clk (2232:2232:2232) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4536:4536:4536) (4532:4532:4532))
        (PORT d[1] (5027:5027:5027) (5077:5077:5077))
        (PORT d[2] (5444:5444:5444) (5427:5427:5427))
        (PORT d[3] (5412:5412:5412) (5426:5426:5426))
        (PORT d[4] (3890:3890:3890) (3789:3789:3789))
        (PORT d[5] (3925:3925:3925) (4019:4019:4019))
        (PORT d[6] (5203:5203:5203) (5118:5118:5118))
        (PORT d[7] (3002:3002:3002) (3063:3063:3063))
        (PORT d[8] (5235:5235:5235) (5088:5088:5088))
        (PORT d[9] (3111:3111:3111) (3115:3115:3115))
        (PORT d[10] (4491:4491:4491) (4495:4495:4495))
        (PORT d[11] (3092:3092:3092) (3069:3069:3069))
        (PORT d[12] (3026:3026:3026) (2882:2882:2882))
        (PORT clk (2229:2229:2229) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2527:2527:2527) (2406:2406:2406))
        (PORT clk (2229:2229:2229) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3957:3957:3957))
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4706:4706:4706) (4640:4640:4640))
        (PORT d[1] (3053:3053:3053) (3031:3031:3031))
        (PORT d[2] (5107:5107:5107) (4987:4987:4987))
        (PORT d[3] (3352:3352:3352) (3323:3323:3323))
        (PORT d[4] (4238:4238:4238) (4164:4164:4164))
        (PORT d[5] (3919:3919:3919) (3996:3996:3996))
        (PORT d[6] (4546:4546:4546) (4474:4474:4474))
        (PORT d[7] (3332:3332:3332) (3283:3283:3283))
        (PORT d[8] (2783:2783:2783) (2766:2766:2766))
        (PORT d[9] (4353:4353:4353) (4292:4292:4292))
        (PORT d[10] (1973:1973:1973) (2012:2012:2012))
        (PORT d[11] (2873:2873:2873) (2896:2896:2896))
        (PORT d[12] (5294:5294:5294) (5254:5254:5254))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4324:4324:4324))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3581:3581:3581))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4013:4013:4013) (3944:3944:3944))
        (PORT d[1] (3674:3674:3674) (3551:3551:3551))
        (PORT d[2] (3724:3724:3724) (3719:3719:3719))
        (PORT d[3] (6738:6738:6738) (6259:6259:6259))
        (PORT d[4] (4426:4426:4426) (4304:4304:4304))
        (PORT d[5] (2461:2461:2461) (2505:2505:2505))
        (PORT d[6] (5448:5448:5448) (5451:5451:5451))
        (PORT d[7] (3236:3236:3236) (3265:3265:3265))
        (PORT d[8] (5977:5977:5977) (5722:5722:5722))
        (PORT d[9] (5080:5080:5080) (5190:5190:5190))
        (PORT d[10] (2186:2186:2186) (2222:2222:2222))
        (PORT d[11] (4957:4957:4957) (4807:4807:4807))
        (PORT d[12] (5171:5171:5171) (5142:5142:5142))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3525:3525:3525) (3545:3545:3545))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4020:4020:4020))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4419:4419:4419) (4373:4373:4373))
        (PORT d[1] (2999:2999:2999) (2976:2976:2976))
        (PORT d[2] (4850:4850:4850) (4743:4743:4743))
        (PORT d[3] (3074:3074:3074) (3067:3067:3067))
        (PORT d[4] (4586:4586:4586) (4508:4508:4508))
        (PORT d[5] (3947:3947:3947) (4020:4020:4020))
        (PORT d[6] (4944:4944:4944) (4843:4843:4843))
        (PORT d[7] (3005:3005:3005) (2972:2972:2972))
        (PORT d[8] (2520:2520:2520) (2521:2521:2521))
        (PORT d[9] (4580:4580:4580) (4500:4500:4500))
        (PORT d[10] (2309:2309:2309) (2335:2335:2335))
        (PORT d[11] (2873:2873:2873) (2895:2895:2895))
        (PORT d[12] (5256:5256:5256) (5220:5220:5220))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4579:4579:4579))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3256:3256:3256))
        (PORT clk (2269:2269:2269) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3701:3701:3701) (3649:3649:3649))
        (PORT d[1] (3674:3674:3674) (3551:3551:3551))
        (PORT d[2] (3723:3723:3723) (3718:3718:3718))
        (PORT d[3] (6757:6757:6757) (6287:6287:6287))
        (PORT d[4] (4157:4157:4157) (4051:4051:4051))
        (PORT d[5] (2488:2488:2488) (2529:2529:2529))
        (PORT d[6] (5092:5092:5092) (5086:5086:5086))
        (PORT d[7] (3216:3216:3216) (3249:3249:3249))
        (PORT d[8] (5649:5649:5649) (5418:5418:5418))
        (PORT d[9] (4733:4733:4733) (4864:4864:4864))
        (PORT d[10] (2209:2209:2209) (2263:2263:2263))
        (PORT d[11] (4963:4963:4963) (4813:4813:4813))
        (PORT d[12] (5203:5203:5203) (5172:5172:5172))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2577:2577:2577))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3753:3753:3753))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1794:1794:1794))
        (PORT clk (2283:2283:2283) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6424:6424:6424) (6352:6352:6352))
        (PORT d[1] (4880:4880:4880) (4844:4844:4844))
        (PORT d[2] (1732:1732:1732) (1693:1693:1693))
        (PORT d[3] (3607:3607:3607) (3528:3528:3528))
        (PORT d[4] (3442:3442:3442) (3269:3269:3269))
        (PORT d[5] (2777:2777:2777) (2757:2757:2757))
        (PORT d[6] (6655:6655:6655) (6609:6609:6609))
        (PORT d[7] (3329:3329:3329) (3228:3228:3228))
        (PORT d[8] (4462:4462:4462) (4429:4429:4429))
        (PORT d[9] (3207:3207:3207) (3062:3062:3062))
        (PORT d[10] (1802:1802:1802) (1809:1809:1809))
        (PORT d[11] (2190:2190:2190) (2217:2217:2217))
        (PORT d[12] (5250:5250:5250) (5054:5054:5054))
        (PORT clk (2280:2280:2280) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2567:2567:2567))
        (PORT clk (2280:2280:2280) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3770:3770:3770))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4431:4431:4431))
        (PORT clk (2285:2285:2285) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2286:2286:2286))
        (PORT d[1] (2560:2560:2560) (2441:2441:2441))
        (PORT d[2] (5129:5129:5129) (5101:5101:5101))
        (PORT d[3] (4426:4426:4426) (4240:4240:4240))
        (PORT d[4] (3195:3195:3195) (3087:3087:3087))
        (PORT d[5] (3919:3919:3919) (3992:3992:3992))
        (PORT d[6] (7117:7117:7117) (7079:7079:7079))
        (PORT d[7] (2551:2551:2551) (2597:2597:2597))
        (PORT d[8] (3373:3373:3373) (3223:3223:3223))
        (PORT d[9] (5259:5259:5259) (5311:5311:5311))
        (PORT d[10] (2099:2099:2099) (2111:2111:2111))
        (PORT d[11] (3749:3749:3749) (3586:3586:3586))
        (PORT d[12] (4158:4158:4158) (4155:4155:4155))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (2735:2735:2735))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3771:3771:3771))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3670:3670:3670) (3629:3629:3629))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4731:4731:4731))
        (PORT d[1] (3941:3941:3941) (3854:3854:3854))
        (PORT d[2] (5873:5873:5873) (5742:5742:5742))
        (PORT d[3] (2091:2091:2091) (2059:2059:2059))
        (PORT d[4] (4644:4644:4644) (4573:4573:4573))
        (PORT d[5] (4695:4695:4695) (4732:4732:4732))
        (PORT d[6] (5846:5846:5846) (5820:5820:5820))
        (PORT d[7] (2336:2336:2336) (2280:2280:2280))
        (PORT d[8] (2396:2396:2396) (2369:2369:2369))
        (PORT d[9] (4316:4316:4316) (4228:4228:4228))
        (PORT d[10] (2528:2528:2528) (2520:2520:2520))
        (PORT d[11] (3164:3164:3164) (3151:3151:3151))
        (PORT d[12] (4948:4948:4948) (4893:4893:4893))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2401:2401:2401))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4744:4744:4744) (4553:4553:4553))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2431:2431:2431))
        (PORT d[1] (3945:3945:3945) (3767:3767:3767))
        (PORT d[2] (3581:3581:3581) (3508:3508:3508))
        (PORT d[3] (4560:4560:4560) (4502:4502:4502))
        (PORT d[4] (3799:3799:3799) (3682:3682:3682))
        (PORT d[5] (4551:4551:4551) (4593:4593:4593))
        (PORT d[6] (4650:4650:4650) (4630:4630:4630))
        (PORT d[7] (3533:3533:3533) (3563:3563:3563))
        (PORT d[8] (6201:6201:6201) (6034:6034:6034))
        (PORT d[9] (4054:4054:4054) (4176:4176:4176))
        (PORT d[10] (2955:2955:2955) (3048:3048:3048))
        (PORT d[11] (5485:5485:5485) (5264:5264:5264))
        (PORT d[12] (4809:4809:4809) (4788:4788:4788))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4712:4712:4712) (4323:4323:4323))
        (PORT clk (2246:2246:2246) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2687:2687:2687))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6385:6385:6385) (6303:6303:6303))
        (PORT d[1] (3896:3896:3896) (3879:3879:3879))
        (PORT d[2] (3561:3561:3561) (3324:3324:3324))
        (PORT d[3] (3012:3012:3012) (2955:2955:2955))
        (PORT d[4] (6043:6043:6043) (5966:5966:5966))
        (PORT d[5] (2378:2378:2378) (2369:2369:2369))
        (PORT d[6] (6198:6198:6198) (6229:6229:6229))
        (PORT d[7] (2870:2870:2870) (2666:2666:2666))
        (PORT d[8] (4400:4400:4400) (4362:4362:4362))
        (PORT d[9] (1429:1429:1429) (1427:1427:1427))
        (PORT d[10] (2419:2419:2419) (2385:2385:2385))
        (PORT d[11] (4293:4293:4293) (4309:4309:4309))
        (PORT d[12] (4215:4215:4215) (4133:4133:4133))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2610:2610:2610))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5675:5675:5675) (5588:5588:5588))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (2967:2967:2967))
        (PORT d[1] (4378:4378:4378) (4449:4449:4449))
        (PORT d[2] (5479:5479:5479) (5277:5277:5277))
        (PORT d[3] (5329:5329:5329) (5263:5263:5263))
        (PORT d[4] (4706:4706:4706) (4620:4620:4620))
        (PORT d[5] (4054:4054:4054) (4185:4185:4185))
        (PORT d[6] (5022:5022:5022) (4843:4843:4843))
        (PORT d[7] (4361:4361:4361) (4385:4385:4385))
        (PORT d[8] (4658:4658:4658) (4536:4536:4536))
        (PORT d[9] (2760:2760:2760) (2761:2761:2761))
        (PORT d[10] (3589:3589:3589) (3469:3469:3469))
        (PORT d[11] (4420:4420:4420) (4360:4360:4360))
        (PORT d[12] (1487:1487:1487) (1412:1412:1412))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (1720:1720:1720))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2635:2635:2635))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6688:6688:6688) (6716:6716:6716))
        (PORT d[1] (5966:5966:5966) (6007:6007:6007))
        (PORT d[2] (4249:4249:4249) (4158:4158:4158))
        (PORT d[3] (2687:2687:2687) (2644:2644:2644))
        (PORT d[4] (6001:6001:6001) (5789:5789:5789))
        (PORT d[5] (2771:2771:2771) (2755:2755:2755))
        (PORT d[6] (7121:7121:7121) (7133:7133:7133))
        (PORT d[7] (4730:4730:4730) (4457:4457:4457))
        (PORT d[8] (5634:5634:5634) (5750:5750:5750))
        (PORT d[9] (1470:1470:1470) (1470:1470:1470))
        (PORT d[10] (2086:2086:2086) (2065:2065:2065))
        (PORT d[11] (3945:3945:3945) (3969:3969:3969))
        (PORT d[12] (6479:6479:6479) (6477:6477:6477))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1658:1658:1658) (1576:1576:1576))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5350:5350:5350) (5278:5278:5278))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2806:2806:2806))
        (PORT d[1] (4293:4293:4293) (4354:4354:4354))
        (PORT d[2] (6455:6455:6455) (6420:6420:6420))
        (PORT d[3] (5672:5672:5672) (5600:5600:5600))
        (PORT d[4] (4907:4907:4907) (4772:4772:4772))
        (PORT d[5] (4395:4395:4395) (4527:4527:4527))
        (PORT d[6] (4828:4828:4828) (4726:4726:4726))
        (PORT d[7] (4009:4009:4009) (4043:4043:4043))
        (PORT d[8] (5950:5950:5950) (5817:5817:5817))
        (PORT d[9] (3414:3414:3414) (3404:3404:3404))
        (PORT d[10] (3918:3918:3918) (3784:3784:3784))
        (PORT d[11] (4038:4038:4038) (3986:3986:3986))
        (PORT d[12] (1841:1841:1841) (1761:1761:1761))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2585:2585:2585) (2380:2380:2380))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2776:2776:2776) (2761:2761:2761))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3126:3126:3126))
        (PORT d[1] (1620:1620:1620) (1526:1526:1526))
        (PORT d[2] (1790:1790:1790) (1646:1646:1646))
        (PORT d[3] (4132:4132:4132) (4092:4092:4092))
        (PORT d[4] (3222:3222:3222) (3078:3078:3078))
        (PORT d[5] (2168:2168:2168) (2171:2171:2171))
        (PORT d[6] (7617:7617:7617) (7531:7531:7531))
        (PORT d[7] (2113:2113:2113) (1973:1973:1973))
        (PORT d[8] (6572:6572:6572) (6655:6655:6655))
        (PORT d[9] (3094:3094:3094) (3058:3058:3058))
        (PORT d[10] (1374:1374:1374) (1321:1321:1321))
        (PORT d[11] (1339:1339:1339) (1289:1289:1289))
        (PORT d[12] (5609:5609:5609) (5436:5436:5436))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1435:1435:1435))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1405:1405:1405) (1400:1400:1400))
        (PORT clk (2284:2284:2284) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1168:1168:1168))
        (PORT d[1] (1157:1157:1157) (1168:1168:1168))
        (PORT d[2] (1173:1173:1173) (1180:1180:1180))
        (PORT d[3] (1399:1399:1399) (1394:1394:1394))
        (PORT d[4] (1783:1783:1783) (1761:1761:1761))
        (PORT d[5] (4378:4378:4378) (4493:4493:4493))
        (PORT d[6] (1326:1326:1326) (1304:1304:1304))
        (PORT d[7] (1804:1804:1804) (1835:1835:1835))
        (PORT d[8] (1117:1117:1117) (1124:1124:1124))
        (PORT d[9] (1163:1163:1163) (1169:1169:1169))
        (PORT d[10] (1148:1148:1148) (1153:1153:1153))
        (PORT d[11] (1094:1094:1094) (1105:1105:1105))
        (PORT d[12] (1403:1403:1403) (1390:1390:1390))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1184:1184:1184))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2356:2356:2356))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6370:6370:6370) (6416:6416:6416))
        (PORT d[1] (5626:5626:5626) (5678:5678:5678))
        (PORT d[2] (4231:4231:4231) (4138:4138:4138))
        (PORT d[3] (2343:2343:2343) (2307:2307:2307))
        (PORT d[4] (5676:5676:5676) (5479:5479:5479))
        (PORT d[5] (3087:3087:3087) (3050:3050:3050))
        (PORT d[6] (6812:6812:6812) (6834:6834:6834))
        (PORT d[7] (4380:4380:4380) (4125:4125:4125))
        (PORT d[8] (5295:5295:5295) (5423:5423:5423))
        (PORT d[9] (2879:2879:2879) (2874:2874:2874))
        (PORT d[10] (3697:3697:3697) (3641:3641:3641))
        (PORT d[11] (3281:3281:3281) (3321:3321:3321))
        (PORT d[12] (6084:6084:6084) (6094:6094:6094))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4479:4479:4479) (4205:4205:4205))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5032:5032:5032) (4970:4970:4970))
        (PORT clk (2258:2258:2258) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4854:4854:4854) (4865:4865:4865))
        (PORT d[1] (4380:4380:4380) (4455:4455:4455))
        (PORT d[2] (6099:6099:6099) (6064:6064:6064))
        (PORT d[3] (5990:5990:5990) (5909:5909:5909))
        (PORT d[4] (4266:4266:4266) (4147:4147:4147))
        (PORT d[5] (4040:4040:4040) (4176:4176:4176))
        (PORT d[6] (4586:4586:4586) (4527:4527:4527))
        (PORT d[7] (3678:3678:3678) (3723:3723:3723))
        (PORT d[8] (5604:5604:5604) (5480:5480:5480))
        (PORT d[9] (3434:3434:3434) (3418:3418:3418))
        (PORT d[10] (4459:4459:4459) (4275:4275:4275))
        (PORT d[11] (3755:3755:3755) (3714:3714:3714))
        (PORT d[12] (2145:2145:2145) (2051:2051:2051))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2550:2550:2550))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3678:3678:3678) (3651:3651:3651))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4740:4740:4740) (4708:4708:4708))
        (PORT d[1] (3241:3241:3241) (3277:3277:3277))
        (PORT d[2] (4982:4982:4982) (4907:4907:4907))
        (PORT d[3] (3466:3466:3466) (3480:3480:3480))
        (PORT d[4] (4346:4346:4346) (4309:4309:4309))
        (PORT d[5] (4699:4699:4699) (4662:4662:4662))
        (PORT d[6] (5704:5704:5704) (5671:5671:5671))
        (PORT d[7] (4142:4142:4142) (4130:4130:4130))
        (PORT d[8] (3255:3255:3255) (3306:3306:3306))
        (PORT d[9] (3158:3158:3158) (3152:3152:3152))
        (PORT d[10] (4029:4029:4029) (4083:4083:4083))
        (PORT d[11] (4949:4949:4949) (5012:5012:5012))
        (PORT d[12] (4600:4600:4600) (4543:4543:4543))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5568:5568:5568) (5385:5385:5385))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4303:4303:4303) (4067:4067:4067))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5277:5277:5277) (5223:5223:5223))
        (PORT d[1] (3621:3621:3621) (3652:3652:3652))
        (PORT d[2] (5631:5631:5631) (5406:5406:5406))
        (PORT d[3] (4585:4585:4585) (4553:4553:4553))
        (PORT d[4] (4333:4333:4333) (4262:4262:4262))
        (PORT d[5] (5585:5585:5585) (5418:5418:5418))
        (PORT d[6] (4499:4499:4499) (4428:4428:4428))
        (PORT d[7] (4283:4283:4283) (4138:4138:4138))
        (PORT d[8] (5701:5701:5701) (5589:5589:5589))
        (PORT d[9] (3123:3123:3123) (3161:3161:3161))
        (PORT d[10] (3578:3578:3578) (3490:3490:3490))
        (PORT d[11] (5911:5911:5911) (5807:5807:5807))
        (PORT d[12] (4797:4797:4797) (4793:4793:4793))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3755:3755:3755))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3087:3087:3087))
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5404:5404:5404) (5347:5347:5347))
        (PORT d[1] (2902:2902:2902) (2918:2918:2918))
        (PORT d[2] (5356:5356:5356) (5258:5258:5258))
        (PORT d[3] (3781:3781:3781) (3754:3754:3754))
        (PORT d[4] (5091:5091:5091) (5037:5037:5037))
        (PORT d[5] (4945:4945:4945) (4870:4870:4870))
        (PORT d[6] (5987:5987:5987) (5887:5887:5887))
        (PORT d[7] (3414:3414:3414) (3392:3392:3392))
        (PORT d[8] (3450:3450:3450) (3447:3447:3447))
        (PORT d[9] (1801:1801:1801) (1814:1814:1814))
        (PORT d[10] (4523:4523:4523) (4499:4499:4499))
        (PORT d[11] (5842:5842:5842) (5944:5944:5944))
        (PORT d[12] (4164:4164:4164) (4086:4086:4086))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (3760:3760:3760))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5045:5045:5045) (4825:4825:4825))
        (PORT clk (2225:2225:2225) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4997:4997:4997) (4956:4956:4956))
        (PORT d[1] (4193:4193:4193) (4199:4199:4199))
        (PORT d[2] (4730:4730:4730) (4544:4544:4544))
        (PORT d[3] (4237:4237:4237) (4178:4178:4178))
        (PORT d[4] (3706:3706:3706) (3640:3640:3640))
        (PORT d[5] (3966:3966:3966) (3797:3797:3797))
        (PORT d[6] (3763:3763:3763) (3620:3620:3620))
        (PORT d[7] (5048:5048:5048) (4867:4867:4867))
        (PORT d[8] (6716:6716:6716) (6581:6581:6581))
        (PORT d[9] (2390:2390:2390) (2400:2400:2400))
        (PORT d[10] (3691:3691:3691) (3786:3786:3786))
        (PORT d[11] (5411:5411:5411) (5328:5328:5328))
        (PORT d[12] (4105:4105:4105) (4085:4085:4085))
        (PORT clk (2222:2222:2222) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3427:3427:3427))
        (PORT clk (2222:2222:2222) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3040:3040:3040))
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2101:2101:2101))
        (PORT d[1] (3682:3682:3682) (3644:3644:3644))
        (PORT d[2] (5913:5913:5913) (5799:5799:5799))
        (PORT d[3] (3910:3910:3910) (3966:3966:3966))
        (PORT d[4] (6083:6083:6083) (6052:6052:6052))
        (PORT d[5] (4524:4524:4524) (4550:4550:4550))
        (PORT d[6] (5209:5209:5209) (5089:5089:5089))
        (PORT d[7] (4962:4962:4962) (4883:4883:4883))
        (PORT d[8] (3078:3078:3078) (3046:3046:3046))
        (PORT d[9] (3912:3912:3912) (3953:3953:3953))
        (PORT d[10] (4644:4644:4644) (4652:4652:4652))
        (PORT d[11] (1626:1626:1626) (1558:1558:1558))
        (PORT d[12] (4095:4095:4095) (3907:3907:3907))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2304:2304:2304))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4701:4701:4701))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6242:6242:6242) (6158:6158:6158))
        (PORT d[1] (2079:2079:2079) (2049:2049:2049))
        (PORT d[2] (2039:2039:2039) (2008:2008:2008))
        (PORT d[3] (3019:3019:3019) (2948:2948:2948))
        (PORT d[4] (3008:3008:3008) (2926:2926:2926))
        (PORT d[5] (2004:2004:2004) (1969:1969:1969))
        (PORT d[6] (2969:2969:2969) (2890:2890:2890))
        (PORT d[7] (2281:2281:2281) (2231:2231:2231))
        (PORT d[8] (7120:7120:7120) (6891:6891:6891))
        (PORT d[9] (1706:1706:1706) (1699:1699:1699))
        (PORT d[10] (2155:2155:2155) (2136:2136:2136))
        (PORT d[11] (2048:2048:2048) (2027:2027:2027))
        (PORT d[12] (6279:6279:6279) (6280:6280:6280))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1754:1754:1754))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3404:3404:3404))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5084:5084:5084) (5036:5036:5036))
        (PORT d[1] (2843:2843:2843) (2859:2859:2859))
        (PORT d[2] (5336:5336:5336) (5250:5250:5250))
        (PORT d[3] (3496:3496:3496) (3466:3466:3466))
        (PORT d[4] (6493:6493:6493) (6457:6457:6457))
        (PORT d[5] (4911:4911:4911) (4837:4837:4837))
        (PORT d[6] (5667:5667:5667) (5581:5581:5581))
        (PORT d[7] (3374:3374:3374) (3352:3352:3352))
        (PORT d[8] (3124:3124:3124) (3131:3131:3131))
        (PORT d[9] (1822:1822:1822) (1835:1835:1835))
        (PORT d[10] (4179:4179:4179) (4171:4171:4171))
        (PORT d[11] (5487:5487:5487) (5593:5593:5593))
        (PORT d[12] (4445:4445:4445) (4343:4343:4343))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2729:2729:2729) (2581:2581:2581))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4754:4754:4754) (4551:4551:4551))
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4666:4666:4666))
        (PORT d[1] (3213:3213:3213) (3225:3225:3225))
        (PORT d[2] (4377:4377:4377) (4202:4202:4202))
        (PORT d[3] (4953:4953:4953) (4910:4910:4910))
        (PORT d[4] (3399:3399:3399) (3353:3353:3353))
        (PORT d[5] (3635:3635:3635) (3477:3477:3477))
        (PORT d[6] (3722:3722:3722) (3577:3577:3577))
        (PORT d[7] (4024:4024:4024) (3859:3859:3859))
        (PORT d[8] (6708:6708:6708) (6572:6572:6572))
        (PORT d[9] (3782:3782:3782) (3671:3671:3671))
        (PORT d[10] (3374:3374:3374) (3486:3486:3486))
        (PORT d[11] (5776:5776:5776) (5686:5686:5686))
        (PORT d[12] (3800:3800:3800) (3800:3800:3800))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3070:3070:3070))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (3012:3012:3012))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4694:4694:4694))
        (PORT d[1] (3403:3403:3403) (3380:3380:3380))
        (PORT d[2] (5604:5604:5604) (5498:5498:5498))
        (PORT d[3] (3886:3886:3886) (3935:3935:3935))
        (PORT d[4] (6061:6061:6061) (6027:6027:6027))
        (PORT d[5] (4203:4203:4203) (4240:4240:4240))
        (PORT d[6] (4901:4901:4901) (4793:4793:4793))
        (PORT d[7] (4636:4636:4636) (4568:4568:4568))
        (PORT d[8] (2509:2509:2509) (2511:2511:2511))
        (PORT d[9] (3872:3872:3872) (3913:3913:3913))
        (PORT d[10] (4579:4579:4579) (4589:4589:4589))
        (PORT d[11] (3860:3860:3860) (3878:3878:3878))
        (PORT d[12] (3768:3768:3768) (3593:3593:3593))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3377:3377:3377))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5158:5158:5158) (4982:4982:4982))
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6220:6220:6220) (6134:6134:6134))
        (PORT d[1] (2746:2746:2746) (2708:2708:2708))
        (PORT d[2] (2081:2081:2081) (2048:2048:2048))
        (PORT d[3] (3027:3027:3027) (2956:2956:2956))
        (PORT d[4] (2048:2048:2048) (2004:2004:2004))
        (PORT d[5] (2045:2045:2045) (2006:2006:2006))
        (PORT d[6] (2640:2640:2640) (2576:2576:2576))
        (PORT d[7] (2055:2055:2055) (2025:2025:2025))
        (PORT d[8] (7112:7112:7112) (6883:6883:6883))
        (PORT d[9] (2059:2059:2059) (2039:2039:2039))
        (PORT d[10] (2456:2456:2456) (2424:2424:2424))
        (PORT d[11] (2009:2009:2009) (1984:1984:1984))
        (PORT d[12] (6174:6174:6174) (6152:6152:6152))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2021:2021:2021))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3463:3463:3463) (3417:3417:3417))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5079:5079:5079) (5034:5034:5034))
        (PORT d[1] (2853:2853:2853) (2869:2869:2869))
        (PORT d[2] (5295:5295:5295) (5207:5207:5207))
        (PORT d[3] (3533:3533:3533) (3509:3509:3509))
        (PORT d[4] (6493:6493:6493) (6457:6457:6457))
        (PORT d[5] (4896:4896:4896) (4821:4821:4821))
        (PORT d[6] (5129:5129:5129) (5088:5088:5088))
        (PORT d[7] (3417:3417:3417) (3392:3392:3392))
        (PORT d[8] (3134:3134:3134) (3146:3146:3146))
        (PORT d[9] (1855:1855:1855) (1867:1867:1867))
        (PORT d[10] (4171:4171:4171) (4161:4161:4161))
        (PORT d[11] (5455:5455:5455) (5560:5560:5560))
        (PORT d[12] (4952:4952:4952) (4873:4873:4873))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3194:3194:3194))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4733:4733:4733) (4532:4532:4532))
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4661:4661:4661))
        (PORT d[1] (3201:3201:3201) (3214:3214:3214))
        (PORT d[2] (4653:4653:4653) (4454:4454:4454))
        (PORT d[3] (4301:4301:4301) (4264:4264:4264))
        (PORT d[4] (3391:3391:3391) (3345:3345:3345))
        (PORT d[5] (3942:3942:3942) (3757:3757:3757))
        (PORT d[6] (3714:3714:3714) (3569:3569:3569))
        (PORT d[7] (5022:5022:5022) (4839:4839:4839))
        (PORT d[8] (6718:6718:6718) (6581:6581:6581))
        (PORT d[9] (3810:3810:3810) (3695:3695:3695))
        (PORT d[10] (3379:3379:3379) (3488:3488:3488))
        (PORT d[11] (6031:6031:6031) (5932:5932:5932))
        (PORT d[12] (4084:4084:4084) (4065:4065:4065))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4191:4191:4191))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3570:3570:3570))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4777:4777:4777) (4707:4707:4707))
        (PORT d[1] (3411:3411:3411) (3390:3390:3390))
        (PORT d[2] (5898:5898:5898) (5782:5782:5782))
        (PORT d[3] (3919:3919:3919) (3969:3969:3969))
        (PORT d[4] (6075:6075:6075) (6043:6043:6043))
        (PORT d[5] (4510:4510:4510) (4535:4535:4535))
        (PORT d[6] (5225:5225:5225) (5105:5105:5105))
        (PORT d[7] (4972:4972:4972) (4891:4891:4891))
        (PORT d[8] (2488:2488:2488) (2487:2487:2487))
        (PORT d[9] (3911:3911:3911) (3952:3952:3952))
        (PORT d[10] (4618:4618:4618) (4627:4627:4627))
        (PORT d[11] (3867:3867:3867) (3889:3889:3889))
        (PORT d[12] (3744:3744:3744) (3570:3570:3570))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3589:3589:3589))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (4976:4976:4976))
        (PORT clk (2232:2232:2232) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6245:6245:6245) (6148:6148:6148))
        (PORT d[1] (2747:2747:2747) (2709:2709:2709))
        (PORT d[2] (2096:2096:2096) (2059:2059:2059))
        (PORT d[3] (3029:3029:3029) (2963:2963:2963))
        (PORT d[4] (2700:2700:2700) (2632:2632:2632))
        (PORT d[5] (2934:2934:2934) (2857:2857:2857))
        (PORT d[6] (2962:2962:2962) (2882:2882:2882))
        (PORT d[7] (1978:1978:1978) (1942:1942:1942))
        (PORT d[8] (7152:7152:7152) (6921:6921:6921))
        (PORT d[9] (1711:1711:1711) (1708:1708:1708))
        (PORT d[10] (2472:2472:2472) (2445:2445:2445))
        (PORT d[11] (2074:2074:2074) (2051:2051:2051))
        (PORT d[12] (6267:6267:6267) (6264:6264:6264))
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1834:1834:1834))
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3336:3336:3336) (3280:3280:3280))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4399:4399:4399))
        (PORT d[1] (2813:2813:2813) (2819:2819:2819))
        (PORT d[2] (5578:5578:5578) (5473:5473:5473))
        (PORT d[3] (3950:3950:3950) (3997:3997:3997))
        (PORT d[4] (5752:5752:5752) (5730:5730:5730))
        (PORT d[5] (4202:4202:4202) (4239:4239:4239))
        (PORT d[6] (4906:4906:4906) (4793:4793:4793))
        (PORT d[7] (4667:4667:4667) (4599:4599:4599))
        (PORT d[8] (2220:2220:2220) (2242:2242:2242))
        (PORT d[9] (3872:3872:3872) (3916:3916:3916))
        (PORT d[10] (4241:4241:4241) (4258:4258:4258))
        (PORT d[11] (3893:3893:3893) (3907:3907:3907))
        (PORT d[12] (3088:3088:3088) (2911:2911:2911))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2424:2424:2424))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5164:5164:5164) (4990:4990:4990))
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5926:5926:5926) (5850:5850:5850))
        (PORT d[1] (2062:2062:2062) (2027:2027:2027))
        (PORT d[2] (2755:2755:2755) (2703:2703:2703))
        (PORT d[3] (2711:2711:2711) (2644:2644:2644))
        (PORT d[4] (2666:2666:2666) (2598:2598:2598))
        (PORT d[5] (2630:2630:2630) (2567:2567:2567))
        (PORT d[6] (2634:2634:2634) (2569:2569:2569))
        (PORT d[7] (2356:2356:2356) (2306:2306:2306))
        (PORT d[8] (6798:6798:6798) (6584:6584:6584))
        (PORT d[9] (1697:1697:1697) (1687:1687:1687))
        (PORT d[10] (2501:2501:2501) (2466:2466:2466))
        (PORT d[11] (2569:2569:2569) (2507:2507:2507))
        (PORT d[12] (5917:5917:5917) (5929:5929:5929))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2037:2037:2037))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3979:3979:3979) (3925:3925:3925))
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5990:5990:5990) (5902:5902:5902))
        (PORT d[1] (3566:3566:3566) (3590:3590:3590))
        (PORT d[2] (4986:4986:4986) (4912:4912:4912))
        (PORT d[3] (3130:3130:3130) (3115:3115:3115))
        (PORT d[4] (5295:5295:5295) (5206:5206:5206))
        (PORT d[5] (4712:4712:4712) (4677:4677:4677))
        (PORT d[6] (6089:6089:6089) (6039:6039:6039))
        (PORT d[7] (4098:4098:4098) (4089:4089:4089))
        (PORT d[8] (3478:3478:3478) (3505:3505:3505))
        (PORT d[9] (3148:3148:3148) (3143:3143:3143))
        (PORT d[10] (3997:3997:3997) (4053:4053:4053))
        (PORT d[11] (4943:4943:4943) (5005:5005:5005))
        (PORT d[12] (4594:4594:4594) (4540:4540:4540))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (3864:3864:3864))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (3800:3800:3800))
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5592:5592:5592) (5530:5530:5530))
        (PORT d[1] (3609:3609:3609) (3641:3641:3641))
        (PORT d[2] (5323:5323:5323) (5129:5129:5129))
        (PORT d[3] (4688:4688:4688) (4665:4665:4665))
        (PORT d[4] (4334:4334:4334) (4262:4262:4262))
        (PORT d[5] (5588:5588:5588) (5422:5422:5422))
        (PORT d[6] (4825:4825:4825) (4733:4733:4733))
        (PORT d[7] (4600:4600:4600) (4445:4445:4445))
        (PORT d[8] (5670:5670:5670) (5558:5558:5558))
        (PORT d[9] (3434:3434:3434) (3459:3459:3459))
        (PORT d[10] (3327:3327:3327) (3255:3255:3255))
        (PORT d[11] (5613:5613:5613) (5524:5524:5524))
        (PORT d[12] (4835:4835:4835) (4830:4830:4830))
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2467:2467:2467) (2431:2431:2431))
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3659:3659:3659))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (3825:3825:3825))
        (PORT d[1] (2732:2732:2732) (2714:2714:2714))
        (PORT d[2] (4563:4563:4563) (4481:4481:4481))
        (PORT d[3] (3919:3919:3919) (3977:3977:3977))
        (PORT d[4] (6463:6463:6463) (6461:6461:6461))
        (PORT d[5] (4289:4289:4289) (4348:4348:4348))
        (PORT d[6] (3907:3907:3907) (3781:3781:3781))
        (PORT d[7] (2999:2999:2999) (2894:2894:2894))
        (PORT d[8] (2769:2769:2769) (2789:2789:2789))
        (PORT d[9] (4490:4490:4490) (4489:4489:4489))
        (PORT d[10] (1905:1905:1905) (1929:1929:1929))
        (PORT d[11] (2222:2222:2222) (2251:2251:2251))
        (PORT d[12] (4369:4369:4369) (4226:4226:4226))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4112:4112:4112) (3970:3970:3970))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5272:5272:5272) (5122:5122:5122))
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5981:5981:5981) (5923:5923:5923))
        (PORT d[1] (3169:3169:3169) (3174:3174:3174))
        (PORT d[2] (5765:5765:5765) (5788:5788:5788))
        (PORT d[3] (4196:4196:4196) (4111:4111:4111))
        (PORT d[4] (5156:5156:5156) (5151:5151:5151))
        (PORT d[5] (2404:2404:2404) (2409:2409:2409))
        (PORT d[6] (4274:4274:4274) (4234:4234:4234))
        (PORT d[7] (4738:4738:4738) (4853:4853:4853))
        (PORT d[8] (5499:5499:5499) (5320:5320:5320))
        (PORT d[9] (3731:3731:3731) (3711:3711:3711))
        (PORT d[10] (3508:3508:3508) (3507:3507:3507))
        (PORT d[11] (4643:4643:4643) (4519:4519:4519))
        (PORT d[12] (4456:4456:4456) (4437:4437:4437))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1922:1922:1922))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3683:3683:3683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3399:3399:3399))
        (PORT clk (2200:2200:2200) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5082:5082:5082) (5020:5020:5020))
        (PORT d[1] (2804:2804:2804) (2825:2825:2825))
        (PORT d[2] (5006:5006:5006) (4917:4917:4917))
        (PORT d[3] (3522:3522:3522) (3508:3508:3508))
        (PORT d[4] (6486:6486:6486) (6450:6450:6450))
        (PORT d[5] (4579:4579:4579) (4516:4516:4516))
        (PORT d[6] (5128:5128:5128) (5087:5087:5087))
        (PORT d[7] (3081:3081:3081) (3071:3071:3071))
        (PORT d[8] (3158:3158:3158) (3169:3169:3169))
        (PORT d[9] (2855:2855:2855) (2865:2865:2865))
        (PORT d[10] (4155:4155:4155) (4144:4144:4144))
        (PORT d[11] (5446:5446:5446) (5551:5551:5551))
        (PORT d[12] (4951:4951:4951) (4872:4872:4872))
        (PORT clk (2197:2197:2197) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4389:4389:4389) (4164:4164:4164))
        (PORT clk (2197:2197:2197) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4559:4559:4559))
        (PORT clk (2202:2202:2202) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4668:4668:4668) (4645:4645:4645))
        (PORT d[1] (3878:3878:3878) (3899:3899:3899))
        (PORT d[2] (3813:3813:3813) (3668:3668:3668))
        (PORT d[3] (4301:4301:4301) (4265:4265:4265))
        (PORT d[4] (3044:3044:3044) (3009:3009:3009))
        (PORT d[5] (3941:3941:3941) (3757:3757:3757))
        (PORT d[6] (3373:3373:3373) (3241:3241:3241))
        (PORT d[7] (4701:4701:4701) (4528:4528:4528))
        (PORT d[8] (6380:6380:6380) (6256:6256:6256))
        (PORT d[9] (3765:3765:3765) (3654:3654:3654))
        (PORT d[10] (3378:3378:3378) (3487:3487:3487))
        (PORT d[11] (5749:5749:5749) (5649:5649:5649))
        (PORT d[12] (4098:4098:4098) (4080:4080:4080))
        (PORT clk (2199:2199:2199) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2409:2409:2409))
        (PORT clk (2199:2199:2199) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3711:3711:3711) (3668:3668:3668))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4607:4607:4607) (4500:4500:4500))
        (PORT d[1] (2652:2652:2652) (2599:2599:2599))
        (PORT d[2] (4116:4116:4116) (3977:3977:3977))
        (PORT d[3] (5763:5763:5763) (5708:5708:5708))
        (PORT d[4] (4936:4936:4936) (4883:4883:4883))
        (PORT d[5] (4570:4570:4570) (4589:4589:4589))
        (PORT d[6] (2003:2003:2003) (1932:1932:1932))
        (PORT d[7] (2490:2490:2490) (2402:2402:2402))
        (PORT d[8] (2239:2239:2239) (2191:2191:2191))
        (PORT d[9] (4722:4722:4722) (4671:4671:4671))
        (PORT d[10] (2177:2177:2177) (2191:2191:2191))
        (PORT d[11] (2223:2223:2223) (2253:2253:2253))
        (PORT d[12] (3014:3014:3014) (2859:2859:2859))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2334:2334:2334))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5838:5838:5838) (5670:5670:5670))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6260:6260:6260) (6167:6167:6167))
        (PORT d[1] (4464:4464:4464) (4448:4448:4448))
        (PORT d[2] (6900:6900:6900) (6918:6918:6918))
        (PORT d[3] (3900:3900:3900) (3811:3811:3811))
        (PORT d[4] (5703:5703:5703) (5657:5657:5657))
        (PORT d[5] (4738:4738:4738) (4732:4732:4732))
        (PORT d[6] (5789:5789:5789) (5659:5659:5659))
        (PORT d[7] (2307:2307:2307) (2255:2255:2255))
        (PORT d[8] (6963:6963:6963) (6790:6790:6790))
        (PORT d[9] (2474:2474:2474) (2472:2472:2472))
        (PORT d[10] (2266:2266:2266) (2343:2343:2343))
        (PORT d[11] (2848:2848:2848) (2763:2763:2763))
        (PORT d[12] (4128:4128:4128) (4118:4118:4118))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (2678:2678:2678))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3417:3417:3417))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4642:4642:4642) (4537:4537:4537))
        (PORT d[1] (4926:4926:4926) (4924:4924:4924))
        (PORT d[2] (3845:3845:3845) (3706:3706:3706))
        (PORT d[3] (5410:5410:5410) (5367:5367:5367))
        (PORT d[4] (4649:4649:4649) (4618:4618:4618))
        (PORT d[5] (4517:4517:4517) (4536:4536:4536))
        (PORT d[6] (5572:5572:5572) (5454:5454:5454))
        (PORT d[7] (3656:3656:3656) (3585:3585:3585))
        (PORT d[8] (2236:2236:2236) (2179:2179:2179))
        (PORT d[9] (4391:4391:4391) (4351:4351:4351))
        (PORT d[10] (3331:3331:3331) (3357:3357:3357))
        (PORT d[11] (1934:1934:1934) (1979:1979:1979))
        (PORT d[12] (4086:4086:4086) (3926:3926:3926))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2359:2359:2359))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (5375:5375:5375))
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5920:5920:5920) (5850:5850:5850))
        (PORT d[1] (4140:4140:4140) (4131:4131:4131))
        (PORT d[2] (6526:6526:6526) (6554:6554:6554))
        (PORT d[3] (3876:3876:3876) (3785:3785:3785))
        (PORT d[4] (5389:5389:5389) (5349:5349:5349))
        (PORT d[5] (4424:4424:4424) (4430:4430:4430))
        (PORT d[6] (5743:5743:5743) (5613:5613:5613))
        (PORT d[7] (2630:2630:2630) (2563:2563:2563))
        (PORT d[8] (6617:6617:6617) (6451:6451:6451))
        (PORT d[9] (2441:2441:2441) (2446:2446:2446))
        (PORT d[10] (2246:2246:2246) (2322:2322:2322))
        (PORT d[11] (2573:2573:2573) (2500:2500:2500))
        (PORT d[12] (5577:5577:5577) (5594:5594:5594))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2901:2901:2901) (2659:2659:2659))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3671:3671:3671))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4153:4153:4153))
        (PORT d[1] (3045:3045:3045) (3020:3020:3020))
        (PORT d[2] (4212:4212:4212) (4114:4114:4114))
        (PORT d[3] (3970:3970:3970) (4028:4028:4028))
        (PORT d[4] (5391:5391:5391) (5397:5397:5397))
        (PORT d[5] (4002:4002:4002) (4087:4087:4087))
        (PORT d[6] (4248:4248:4248) (4117:4117:4117))
        (PORT d[7] (4325:4325:4325) (4263:4263:4263))
        (PORT d[8] (3075:3075:3075) (3079:3079:3079))
        (PORT d[9] (4890:4890:4890) (4884:4884:4884))
        (PORT d[10] (4273:4273:4273) (4282:4282:4282))
        (PORT d[11] (2571:2571:2571) (2580:2580:2580))
        (PORT d[12] (4684:4684:4684) (4540:4540:4540))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2344:2344:2344))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5268:5268:5268) (5126:5126:5126))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6604:6604:6604) (6517:6517:6517))
        (PORT d[1] (3224:3224:3224) (3239:3239:3239))
        (PORT d[2] (6083:6083:6083) (6089:6089:6089))
        (PORT d[3] (4568:4568:4568) (4469:4469:4469))
        (PORT d[4] (5795:5795:5795) (5767:5767:5767))
        (PORT d[5] (2766:2766:2766) (2768:2768:2768))
        (PORT d[6] (4249:4249:4249) (4206:4206:4206))
        (PORT d[7] (3439:3439:3439) (3577:3577:3577))
        (PORT d[8] (5810:5810:5810) (5616:5616:5616))
        (PORT d[9] (4058:4058:4058) (4026:4026:4026))
        (PORT d[10] (3843:3843:3843) (3833:3833:3833))
        (PORT d[11] (4659:4659:4659) (4538:4538:4538))
        (PORT d[12] (4159:4159:4159) (4159:4159:4159))
        (PORT clk (2220:2220:2220) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2188:2188:2188) (2079:2079:2079))
        (PORT clk (2220:2220:2220) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3552:3552:3552))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4714:4714:4714))
        (PORT d[1] (3730:3730:3730) (3697:3697:3697))
        (PORT d[2] (5921:5921:5921) (5808:5808:5808))
        (PORT d[3] (3951:3951:3951) (4010:4010:4010))
        (PORT d[4] (6084:6084:6084) (6053:6053:6053))
        (PORT d[5] (4532:4532:4532) (4558:4558:4558))
        (PORT d[6] (5274:5274:5274) (5154:5154:5154))
        (PORT d[7] (4995:4995:4995) (4916:4916:4916))
        (PORT d[8] (3085:3085:3085) (3047:3047:3047))
        (PORT d[9] (4202:4202:4202) (4233:4233:4233))
        (PORT d[10] (4558:4558:4558) (4565:4565:4565))
        (PORT d[11] (1625:1625:1625) (1557:1557:1557))
        (PORT d[12] (4109:4109:4109) (3922:3922:3922))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2581:2581:2581))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5518:5518:5518) (5330:5330:5330))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6268:6268:6268) (6183:6183:6183))
        (PORT d[1] (1755:1755:1755) (1731:1731:1731))
        (PORT d[2] (1785:1785:1785) (1771:1771:1771))
        (PORT d[3] (1771:1771:1771) (1757:1757:1757))
        (PORT d[4] (1668:1668:1668) (1640:1640:1640))
        (PORT d[5] (2052:2052:2052) (2013:2013:2013))
        (PORT d[6] (2937:2937:2937) (2859:2859:2859))
        (PORT d[7] (1762:1762:1762) (1738:1738:1738))
        (PORT d[8] (1869:1869:1869) (1799:1799:1799))
        (PORT d[9] (2020:2020:2020) (1998:1998:1998))
        (PORT d[10] (2180:2180:2180) (2160:2160:2160))
        (PORT d[11] (2040:2040:2040) (2018:2018:2018))
        (PORT d[12] (6255:6255:6255) (6257:6257:6257))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2009:2009:2009))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3355:3355:3355))
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1827:1827:1827))
        (PORT d[1] (3737:3737:3737) (3705:3705:3705))
        (PORT d[2] (5947:5947:5947) (5832:5832:5832))
        (PORT d[3] (3961:3961:3961) (4020:4020:4020))
        (PORT d[4] (6393:6393:6393) (6350:6350:6350))
        (PORT d[5] (4532:4532:4532) (4559:4559:4559))
        (PORT d[6] (5243:5243:5243) (5123:5123:5123))
        (PORT d[7] (4971:4971:4971) (4893:4893:4893))
        (PORT d[8] (3439:3439:3439) (3401:3401:3401))
        (PORT d[9] (4218:4218:4218) (4250:4250:4250))
        (PORT d[10] (4881:4881:4881) (4874:4874:4874))
        (PORT d[11] (1585:1585:1585) (1517:1517:1517))
        (PORT d[12] (4396:4396:4396) (4201:4201:4201))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3508:3508:3508) (3408:3408:3408))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5473:5473:5473) (5287:5287:5287))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6531:6531:6531) (6431:6431:6431))
        (PORT d[1] (1755:1755:1755) (1743:1743:1743))
        (PORT d[2] (1734:1734:1734) (1715:1715:1715))
        (PORT d[3] (1771:1771:1771) (1756:1756:1756))
        (PORT d[4] (1742:1742:1742) (1713:1713:1713))
        (PORT d[5] (1969:1969:1969) (1927:1927:1927))
        (PORT d[6] (1789:1789:1789) (1765:1765:1765))
        (PORT d[7] (1758:1758:1758) (1742:1742:1742))
        (PORT d[8] (2171:2171:2171) (2093:2093:2093))
        (PORT d[9] (2032:2032:2032) (2011:2011:2011))
        (PORT d[10] (2133:2133:2133) (2111:2111:2111))
        (PORT d[11] (2083:2083:2083) (2058:2058:2058))
        (PORT d[12] (6475:6475:6475) (6432:6432:6432))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3064:3064:3064) (2878:2878:2878))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (4172:4172:4172))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5170:5170:5170) (5163:5163:5163))
        (PORT d[1] (3810:3810:3810) (3791:3791:3791))
        (PORT d[2] (4753:4753:4753) (4621:4621:4621))
        (PORT d[3] (2807:2807:2807) (2816:2816:2816))
        (PORT d[4] (3581:3581:3581) (3475:3475:3475))
        (PORT d[5] (3867:3867:3867) (3898:3898:3898))
        (PORT d[6] (7841:7841:7841) (7852:7852:7852))
        (PORT d[7] (4251:4251:4251) (4077:4077:4077))
        (PORT d[8] (4885:4885:4885) (5008:5008:5008))
        (PORT d[9] (3488:3488:3488) (3502:3502:3502))
        (PORT d[10] (3080:3080:3080) (3177:3177:3177))
        (PORT d[11] (3189:3189:3189) (3212:3212:3212))
        (PORT d[12] (6357:6357:6357) (6334:6334:6334))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2379:2379:2379))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5102:5102:5102) (4928:4928:4928))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3162:3162:3162) (3184:3184:3184))
        (PORT d[1] (4039:4039:4039) (3929:3929:3929))
        (PORT d[2] (3832:3832:3832) (3846:3846:3846))
        (PORT d[3] (2780:2780:2780) (2735:2735:2735))
        (PORT d[4] (2690:2690:2690) (2636:2636:2636))
        (PORT d[5] (4684:4684:4684) (4786:4786:4786))
        (PORT d[6] (6513:6513:6513) (6425:6425:6425))
        (PORT d[7] (3187:3187:3187) (3240:3240:3240))
        (PORT d[8] (6031:6031:6031) (5956:5956:5956))
        (PORT d[9] (3284:3284:3284) (3366:3366:3366))
        (PORT d[10] (4800:4800:4800) (4826:4826:4826))
        (PORT d[11] (2612:2612:2612) (2539:2539:2539))
        (PORT d[12] (2773:2773:2773) (2728:2728:2728))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2717:2717:2717))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4619:4619:4619))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4129:4129:4129))
        (PORT d[1] (2987:2987:2987) (2927:2927:2927))
        (PORT d[2] (4874:4874:4874) (4780:4780:4780))
        (PORT d[3] (3007:3007:3007) (2947:2947:2947))
        (PORT d[4] (4338:4338:4338) (4281:4281:4281))
        (PORT d[5] (3643:3643:3643) (3702:3702:3702))
        (PORT d[6] (7886:7886:7886) (8029:8029:8029))
        (PORT d[7] (2992:2992:2992) (2926:2926:2926))
        (PORT d[8] (2803:2803:2803) (2775:2775:2775))
        (PORT d[9] (5479:5479:5479) (5460:5460:5460))
        (PORT d[10] (2604:2604:2604) (2637:2637:2637))
        (PORT d[11] (2496:2496:2496) (2499:2499:2499))
        (PORT d[12] (5255:5255:5255) (5187:5187:5187))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4716:4716:4716) (4645:4645:4645))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3651:3651:3651) (3678:3678:3678))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5258:5258:5258) (5127:5127:5127))
        (PORT clk (2198:2198:2198) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2758:2758:2758))
        (PORT d[1] (3577:3577:3577) (3404:3404:3404))
        (PORT d[2] (3852:3852:3852) (3777:3777:3777))
        (PORT d[3] (5199:5199:5199) (4936:4936:4936))
        (PORT d[4] (3815:3815:3815) (3710:3710:3710))
        (PORT d[5] (3516:3516:3516) (3579:3579:3579))
        (PORT d[6] (5315:5315:5315) (5287:5287:5287))
        (PORT d[7] (2870:2870:2870) (2926:2926:2926))
        (PORT d[8] (4951:4951:4951) (4840:4840:4840))
        (PORT d[9] (3661:3661:3661) (3773:3773:3773))
        (PORT d[10] (2968:2968:2968) (3061:3061:3061))
        (PORT d[11] (4200:4200:4200) (4027:4027:4027))
        (PORT d[12] (3822:3822:3822) (3837:3837:3837))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5054:5054:5054))
        (PORT clk (2195:2195:2195) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3128:3128:3128))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5207:5207:5207))
        (PORT d[1] (4184:4184:4184) (4165:4165:4165))
        (PORT d[2] (4894:4894:4894) (4810:4810:4810))
        (PORT d[3] (2695:2695:2695) (2653:2653:2653))
        (PORT d[4] (2993:2993:2993) (2815:2815:2815))
        (PORT d[5] (2850:2850:2850) (2828:2828:2828))
        (PORT d[6] (5766:5766:5766) (5771:5771:5771))
        (PORT d[7] (2583:2583:2583) (2509:2509:2509))
        (PORT d[8] (3839:3839:3839) (3826:3826:3826))
        (PORT d[9] (2578:2578:2578) (2467:2467:2467))
        (PORT d[10] (3899:3899:3899) (3897:3897:3897))
        (PORT d[11] (2515:2515:2515) (2533:2533:2533))
        (PORT d[12] (5292:5292:5292) (5265:5265:5265))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (2783:2783:2783))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5304:5304:5304))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4373:4373:4373))
        (PORT d[1] (5194:5194:5194) (5005:5005:5005))
        (PORT d[2] (4486:4486:4486) (4479:4479:4479))
        (PORT d[3] (4078:4078:4078) (3884:3884:3884))
        (PORT d[4] (2859:2859:2859) (2757:2757:2757))
        (PORT d[5] (3580:3580:3580) (3656:3656:3656))
        (PORT d[6] (6191:6191:6191) (6195:6195:6195))
        (PORT d[7] (1855:1855:1855) (1911:1911:1911))
        (PORT d[8] (2974:2974:2974) (2832:2832:2832))
        (PORT d[9] (4643:4643:4643) (4723:4723:4723))
        (PORT d[10] (5580:5580:5580) (5581:5581:5581))
        (PORT d[11] (2783:2783:2783) (2673:2673:2673))
        (PORT d[12] (4119:4119:4119) (4109:4109:4109))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3252:3252:3252) (3017:3017:3017))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4658:4658:4658))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4104:4104:4104))
        (PORT d[1] (2679:2679:2679) (2643:2643:2643))
        (PORT d[2] (4545:4545:4545) (4464:4464:4464))
        (PORT d[3] (2987:2987:2987) (2929:2929:2929))
        (PORT d[4] (4607:4607:4607) (4530:4530:4530))
        (PORT d[5] (3653:3653:3653) (3702:3702:3702))
        (PORT d[6] (7894:7894:7894) (8038:8038:8038))
        (PORT d[7] (2669:2669:2669) (2629:2629:2629))
        (PORT d[8] (2779:2779:2779) (2752:2752:2752))
        (PORT d[9] (5443:5443:5443) (5418:5418:5418))
        (PORT d[10] (2561:2561:2561) (2597:2597:2597))
        (PORT d[11] (2251:2251:2251) (2272:2272:2272))
        (PORT d[12] (5548:5548:5548) (5506:5506:5506))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4737:4737:4737) (4347:4347:4347))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3642:3642:3642) (3670:3670:3670))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5283:5283:5283) (5139:5139:5139))
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2755:2755:2755))
        (PORT d[1] (3923:3923:3923) (3741:3741:3741))
        (PORT d[2] (3006:3006:3006) (2966:2966:2966))
        (PORT d[3] (5214:5214:5214) (4955:4955:4955))
        (PORT d[4] (3832:3832:3832) (3726:3726:3726))
        (PORT d[5] (3524:3524:3524) (3589:3589:3589))
        (PORT d[6] (5347:5347:5347) (5320:5320:5320))
        (PORT d[7] (2835:2835:2835) (2893:2893:2893))
        (PORT d[8] (5240:5240:5240) (5110:5110:5110))
        (PORT d[9] (3956:3956:3956) (4056:4056:4056))
        (PORT d[10] (2967:2967:2967) (3060:3060:3060))
        (PORT d[11] (5074:5074:5074) (4843:4843:4843))
        (PORT d[12] (4117:4117:4117) (4099:4099:4099))
        (PORT clk (2186:2186:2186) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4759:4759:4759))
        (PORT clk (2186:2186:2186) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4551:4551:4551) (4569:4569:4569))
        (PORT clk (2219:2219:2219) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5669:5669:5669) (5728:5728:5728))
        (PORT d[1] (5268:5268:5268) (5338:5338:5338))
        (PORT d[2] (5672:5672:5672) (5621:5621:5621))
        (PORT d[3] (3898:3898:3898) (3915:3915:3915))
        (PORT d[4] (5063:5063:5063) (4899:4899:4899))
        (PORT d[5] (5550:5550:5550) (5595:5595:5595))
        (PORT d[6] (7343:7343:7343) (7409:7409:7409))
        (PORT d[7] (3428:3428:3428) (3207:3207:3207))
        (PORT d[8] (4299:4299:4299) (4457:4457:4457))
        (PORT d[9] (1827:1827:1827) (1840:1840:1840))
        (PORT d[10] (3360:3360:3360) (3305:3305:3305))
        (PORT d[11] (2603:2603:2603) (2664:2664:2664))
        (PORT d[12] (6369:6369:6369) (6336:6336:6336))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3473:3473:3473))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4460:4460:4460) (4284:4284:4284))
        (PORT clk (2221:2221:2221) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4203:4203:4203) (4237:4237:4237))
        (PORT d[1] (5055:5055:5055) (4934:4934:4934))
        (PORT d[2] (5395:5395:5395) (5375:5375:5375))
        (PORT d[3] (5437:5437:5437) (5451:5451:5451))
        (PORT d[4] (3595:3595:3595) (3512:3512:3512))
        (PORT d[5] (3749:3749:3749) (3880:3880:3880))
        (PORT d[6] (5283:5283:5283) (5197:5197:5197))
        (PORT d[7] (2960:2960:2960) (3021:3021:3021))
        (PORT d[8] (6363:6363:6363) (6242:6242:6242))
        (PORT d[9] (2788:2788:2788) (2836:2836:2836))
        (PORT d[10] (4782:4782:4782) (4773:4773:4773))
        (PORT d[11] (3089:3089:3089) (3067:3067:3067))
        (PORT d[12] (3321:3321:3321) (3156:3156:3156))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3365:3365:3365))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3843:3843:3843))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5455:5455:5455) (5451:5451:5451))
        (PORT d[1] (4886:4886:4886) (4913:4913:4913))
        (PORT d[2] (4982:4982:4982) (4924:4924:4924))
        (PORT d[3] (2814:2814:2814) (2822:2822:2822))
        (PORT d[4] (3913:3913:3913) (3826:3826:3826))
        (PORT d[5] (4435:4435:4435) (4543:4543:4543))
        (PORT d[6] (6107:6107:6107) (6120:6120:6120))
        (PORT d[7] (4774:4774:4774) (4538:4538:4538))
        (PORT d[8] (3838:3838:3838) (3962:3962:3962))
        (PORT d[9] (2231:2231:2231) (2248:2248:2248))
        (PORT d[10] (3241:3241:3241) (3254:3254:3254))
        (PORT d[11] (3265:3265:3265) (3344:3344:3344))
        (PORT d[12] (5724:5724:5724) (5692:5692:5692))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3379:3379:3379))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4153:4153:4153))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3612:3612:3612))
        (PORT d[1] (4659:4659:4659) (4711:4711:4711))
        (PORT d[2] (4771:4771:4771) (4793:4793:4793))
        (PORT d[3] (5353:5353:5353) (5350:5350:5350))
        (PORT d[4] (4259:4259:4259) (4166:4166:4166))
        (PORT d[5] (5195:5195:5195) (5119:5119:5119))
        (PORT d[6] (4593:4593:4593) (4535:4535:4535))
        (PORT d[7] (2641:2641:2641) (2712:2712:2712))
        (PORT d[8] (5936:5936:5936) (5814:5814:5814))
        (PORT d[9] (3454:3454:3454) (3507:3507:3507))
        (PORT d[10] (3999:3999:3999) (3963:3963:3963))
        (PORT d[11] (3717:3717:3717) (3692:3692:3692))
        (PORT d[12] (5179:5179:5179) (4859:4859:4859))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (2954:2954:2954))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (3970:3970:3970))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5921:5921:5921) (5946:5946:5946))
        (PORT d[1] (4932:4932:4932) (5011:5011:5011))
        (PORT d[2] (5388:5388:5388) (5360:5360:5360))
        (PORT d[3] (3242:3242:3242) (3280:3280:3280))
        (PORT d[4] (4430:4430:4430) (4297:4297:4297))
        (PORT d[5] (4717:4717:4717) (4840:4840:4840))
        (PORT d[6] (7008:7008:7008) (7080:7080:7080))
        (PORT d[7] (4418:4418:4418) (4188:4188:4188))
        (PORT d[8] (4232:4232:4232) (4384:4384:4384))
        (PORT d[9] (2518:2518:2518) (2529:2529:2529))
        (PORT d[10] (2737:2737:2737) (2722:2722:2722))
        (PORT d[11] (2621:2621:2621) (2673:2673:2673))
        (PORT d[12] (5820:5820:5820) (5832:5832:5832))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3328:3328:3328))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3642:3642:3642) (3670:3670:3670))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4453:4453:4453) (4272:4272:4272))
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3929:3929:3929))
        (PORT d[1] (4751:4751:4751) (4644:4644:4644))
        (PORT d[2] (4734:4734:4734) (4734:4734:4734))
        (PORT d[3] (5385:5385:5385) (5367:5367:5367))
        (PORT d[4] (3608:3608:3608) (3536:3536:3536))
        (PORT d[5] (3965:3965:3965) (4088:4088:4088))
        (PORT d[6] (5673:5673:5673) (5641:5641:5641))
        (PORT d[7] (2283:2283:2283) (2357:2357:2357))
        (PORT d[8] (5692:5692:5692) (5582:5582:5582))
        (PORT d[9] (3137:3137:3137) (3176:3176:3176))
        (PORT d[10] (4423:4423:4423) (4420:4420:4420))
        (PORT d[11] (3365:3365:3365) (3303:3303:3303))
        (PORT d[12] (3659:3659:3659) (3487:3487:3487))
        (PORT clk (2186:2186:2186) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (3946:3946:3946))
        (PORT clk (2186:2186:2186) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3671:3671:3671))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3409:3409:3409))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6634:6634:6634) (6520:6520:6520))
        (PORT d[1] (3591:3591:3591) (3642:3642:3642))
        (PORT d[2] (5656:5656:5656) (5566:5566:5566))
        (PORT d[3] (2804:2804:2804) (2804:2804:2804))
        (PORT d[4] (4643:4643:4643) (4563:4563:4563))
        (PORT d[5] (5347:5347:5347) (5285:5285:5285))
        (PORT d[6] (5732:5732:5732) (5728:5728:5728))
        (PORT d[7] (4751:4751:4751) (4717:4717:4717))
        (PORT d[8] (4208:4208:4208) (4215:4215:4215))
        (PORT d[9] (3884:3884:3884) (3855:3855:3855))
        (PORT d[10] (4636:4636:4636) (4672:4672:4672))
        (PORT d[11] (4372:4372:4372) (4431:4431:4431))
        (PORT d[12] (4962:4962:4962) (4929:4929:4929))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2589:2589:2589) (2484:2484:2484))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3990:3990:3990) (3784:3784:3784))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6248:6248:6248) (6160:6160:6160))
        (PORT d[1] (4253:4253:4253) (4261:4261:4261))
        (PORT d[2] (6136:6136:6136) (6138:6138:6138))
        (PORT d[3] (5351:5351:5351) (5305:5305:5305))
        (PORT d[4] (4979:4979:4979) (4884:4884:4884))
        (PORT d[5] (4474:4474:4474) (4359:4359:4359))
        (PORT d[6] (4917:4917:4917) (4848:4848:4848))
        (PORT d[7] (4171:4171:4171) (4157:4157:4157))
        (PORT d[8] (6927:6927:6927) (6766:6766:6766))
        (PORT d[9] (4076:4076:4076) (4076:4076:4076))
        (PORT d[10] (3634:3634:3634) (3552:3552:3552))
        (PORT d[11] (4997:4997:4997) (4933:4933:4933))
        (PORT d[12] (5453:5453:5453) (5419:5419:5419))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3150:3150:3150))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4961:4961:4961))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4398:4398:4398))
        (PORT d[1] (2340:2340:2340) (2297:2297:2297))
        (PORT d[2] (5879:5879:5879) (5747:5747:5747))
        (PORT d[3] (2664:2664:2664) (2593:2593:2593))
        (PORT d[4] (4313:4313:4313) (4253:4253:4253))
        (PORT d[5] (4347:4347:4347) (4392:4392:4392))
        (PORT d[6] (5765:5765:5765) (5739:5739:5739))
        (PORT d[7] (2314:2314:2314) (2258:2258:2258))
        (PORT d[8] (1712:1712:1712) (1704:1704:1704))
        (PORT d[9] (6489:6489:6489) (6432:6432:6432))
        (PORT d[10] (2169:2169:2169) (2184:2184:2184))
        (PORT d[11] (2861:2861:2861) (2857:2857:2857))
        (PORT d[12] (4884:4884:4884) (4833:4833:4833))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (4924:4924:4924))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5411:5411:5411))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2707:2707:2707))
        (PORT d[1] (3617:3617:3617) (3454:3454:3454))
        (PORT d[2] (3236:3236:3236) (3183:3183:3183))
        (PORT d[3] (5121:5121:5121) (4850:4850:4850))
        (PORT d[4] (3478:3478:3478) (3374:3374:3374))
        (PORT d[5] (4199:4199:4199) (4253:4253:4253))
        (PORT d[6] (4680:4680:4680) (4661:4661:4661))
        (PORT d[7] (3515:3515:3515) (3548:3548:3548))
        (PORT d[8] (5606:5606:5606) (5459:5459:5459))
        (PORT d[9] (4621:4621:4621) (4694:4694:4694))
        (PORT d[10] (2908:2908:2908) (3002:3002:3002))
        (PORT d[11] (5149:5149:5149) (4937:4937:4937))
        (PORT d[12] (4464:4464:4464) (4450:4450:4450))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3035:3035:3035))
        (PORT clk (2234:2234:2234) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (3873:3873:3873))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5774:5774:5774) (5765:5765:5765))
        (PORT d[1] (4905:4905:4905) (4921:4921:4921))
        (PORT d[2] (4929:4929:4929) (4876:4876:4876))
        (PORT d[3] (2827:2827:2827) (2835:2835:2835))
        (PORT d[4] (4485:4485:4485) (4353:4353:4353))
        (PORT d[5] (4428:4428:4428) (4538:4538:4538))
        (PORT d[6] (5844:5844:5844) (5888:5888:5888))
        (PORT d[7] (5026:5026:5026) (4768:4768:4768))
        (PORT d[8] (3820:3820:3820) (3945:3945:3945))
        (PORT d[9] (2244:2244:2244) (2279:2279:2279))
        (PORT d[10] (3238:3238:3238) (3251:3251:3251))
        (PORT d[11] (3218:3218:3218) (3285:3285:3285))
        (PORT d[12] (5344:5344:5344) (5327:5327:5327))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3418:3418:3418) (3238:3238:3238))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4679:4679:4679) (4438:4438:4438))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3574:3574:3574))
        (PORT d[1] (4983:4983:4983) (5025:5025:5025))
        (PORT d[2] (4748:4748:4748) (4778:4778:4778))
        (PORT d[3] (5365:5365:5365) (5373:5373:5373))
        (PORT d[4] (4278:4278:4278) (4176:4176:4176))
        (PORT d[5] (5196:5196:5196) (5120:5120:5120))
        (PORT d[6] (4257:4257:4257) (4213:4213:4213))
        (PORT d[7] (2681:2681:2681) (2754:2754:2754))
        (PORT d[8] (5995:5995:5995) (5871:5871:5871))
        (PORT d[9] (3748:3748:3748) (3750:3750:3750))
        (PORT d[10] (3682:3682:3682) (3662:3662:3662))
        (PORT d[11] (3731:3731:3731) (3708:3708:3708))
        (PORT d[12] (5187:5187:5187) (4867:4867:4867))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2513:2513:2513))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (3884:3884:3884))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5791:5791:5791) (5771:5771:5771))
        (PORT d[1] (4262:4262:4262) (4320:4320:4320))
        (PORT d[2] (4956:4956:4956) (4901:4901:4901))
        (PORT d[3] (2821:2821:2821) (2827:2827:2827))
        (PORT d[4] (3899:3899:3899) (3794:3794:3794))
        (PORT d[5] (4093:4093:4093) (4209:4209:4209))
        (PORT d[6] (5893:5893:5893) (5926:5926:5926))
        (PORT d[7] (4390:4390:4390) (4155:4155:4155))
        (PORT d[8] (3850:3850:3850) (3970:3970:3970))
        (PORT d[9] (2247:2247:2247) (2282:2282:2282))
        (PORT d[10] (2879:2879:2879) (2904:2904:2904))
        (PORT d[11] (2924:2924:2924) (2990:2990:2990))
        (PORT d[12] (5354:5354:5354) (5341:5341:5341))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (2626:2626:2626))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4080:4080:4080) (3868:3868:3868))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3625:3625:3625))
        (PORT d[1] (4343:4343:4343) (4405:4405:4405))
        (PORT d[2] (4452:4452:4452) (4489:4489:4489))
        (PORT d[3] (5416:5416:5416) (5429:5429:5429))
        (PORT d[4] (3904:3904:3904) (3817:3817:3817))
        (PORT d[5] (5171:5171:5171) (5085:5085:5085))
        (PORT d[6] (4920:4920:4920) (4843:4843:4843))
        (PORT d[7] (2559:2559:2559) (2625:2625:2625))
        (PORT d[8] (5645:5645:5645) (5522:5522:5522))
        (PORT d[9] (3231:3231:3231) (3299:3299:3299))
        (PORT d[10] (4307:4307:4307) (4253:4253:4253))
        (PORT d[11] (3620:3620:3620) (3560:3560:3560))
        (PORT d[12] (4809:4809:4809) (4492:4492:4492))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4193:4193:4193))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2934:2934:2934) (2825:2825:2825))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5507:5507:5507) (5489:5489:5489))
        (PORT d[1] (4173:4173:4173) (4147:4147:4147))
        (PORT d[2] (5392:5392:5392) (5229:5229:5229))
        (PORT d[3] (3150:3150:3150) (3147:3147:3147))
        (PORT d[4] (3196:3196:3196) (3089:3089:3089))
        (PORT d[5] (4569:4569:4569) (4590:4590:4590))
        (PORT d[6] (6032:6032:6032) (6012:6012:6012))
        (PORT d[7] (4568:4568:4568) (4382:4382:4382))
        (PORT d[8] (4240:4240:4240) (4390:4390:4390))
        (PORT d[9] (1795:1795:1795) (1804:1804:1804))
        (PORT d[10] (3751:3751:3751) (3830:3830:3830))
        (PORT d[11] (2281:2281:2281) (2348:2348:2348))
        (PORT d[12] (6722:6722:6722) (6695:6695:6695))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2935:2935:2935))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (4946:4946:4946))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4197:4197:4197))
        (PORT d[1] (4041:4041:4041) (3918:3918:3918))
        (PORT d[2] (4442:4442:4442) (4433:4433:4433))
        (PORT d[3] (2441:2441:2441) (2409:2409:2409))
        (PORT d[4] (2409:2409:2409) (2360:2360:2360))
        (PORT d[5] (3708:3708:3708) (3840:3840:3840))
        (PORT d[6] (6890:6890:6890) (6788:6788:6788))
        (PORT d[7] (1826:1826:1826) (1856:1856:1856))
        (PORT d[8] (2104:2104:2104) (2081:2081:2081))
        (PORT d[9] (3922:3922:3922) (3979:3979:3979))
        (PORT d[10] (5174:5174:5174) (5185:5185:5185))
        (PORT d[11] (2319:2319:2319) (2276:2276:2276))
        (PORT d[12] (2449:2449:2449) (2410:2410:2410))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2679:2679:2679))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4058:4058:4058) (4023:4023:4023))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5774:5774:5774) (5760:5760:5760))
        (PORT d[1] (4280:4280:4280) (4338:4338:4338))
        (PORT d[2] (4985:4985:4985) (4931:4931:4931))
        (PORT d[3] (2862:2862:2862) (2868:2868:2868))
        (PORT d[4] (3886:3886:3886) (3783:3783:3783))
        (PORT d[5] (4101:4101:4101) (4219:4219:4219))
        (PORT d[6] (5939:5939:5939) (5971:5971:5971))
        (PORT d[7] (4429:4429:4429) (4188:4188:4188))
        (PORT d[8] (3811:3811:3811) (3932:3932:3932))
        (PORT d[9] (2219:2219:2219) (2260:2260:2260))
        (PORT d[10] (2911:2911:2911) (2937:2937:2937))
        (PORT d[11] (2971:2971:2971) (3036:3036:3036))
        (PORT d[12] (5376:5376:5376) (5363:5363:5363))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (2982:2982:2982))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (3834:3834:3834))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3617:3617:3617))
        (PORT d[1] (4635:4635:4635) (4683:4683:4683))
        (PORT d[2] (4747:4747:4747) (4756:4756:4756))
        (PORT d[3] (5341:5341:5341) (5333:5333:5333))
        (PORT d[4] (3920:3920:3920) (3834:3834:3834))
        (PORT d[5] (4892:4892:4892) (4829:4829:4829))
        (PORT d[6] (4615:4615:4615) (4559:4559:4559))
        (PORT d[7] (3135:3135:3135) (3168:3168:3168))
        (PORT d[8] (5645:5645:5645) (5528:5528:5528))
        (PORT d[9] (3216:3216:3216) (3284:3284:3284))
        (PORT d[10] (4027:4027:4027) (3986:3986:3986))
        (PORT d[11] (3399:3399:3399) (3384:3384:3384))
        (PORT d[12] (4851:4851:4851) (4534:4534:4534))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2486:2486:2486))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4212:4212:4212) (4241:4241:4241))
        (PORT clk (2178:2178:2178) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5942:5942:5942) (5974:5974:5974))
        (PORT d[1] (4939:4939:4939) (5019:5019:5019))
        (PORT d[2] (5348:5348:5348) (5319:5319:5319))
        (PORT d[3] (3524:3524:3524) (3537:3537:3537))
        (PORT d[4] (4159:4159:4159) (4048:4048:4048))
        (PORT d[5] (4651:4651:4651) (4754:4754:4754))
        (PORT d[6] (7008:7008:7008) (7081:7081:7081))
        (PORT d[7] (4418:4418:4418) (4189:4189:4189))
        (PORT d[8] (4215:4215:4215) (4356:4356:4356))
        (PORT d[9] (2137:2137:2137) (2158:2158:2158))
        (PORT d[10] (3043:3043:3043) (3005:3005:3005))
        (PORT d[11] (2582:2582:2582) (2637:2637:2637))
        (PORT d[12] (5781:5781:5781) (5793:5793:5793))
        (PORT clk (2175:2175:2175) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (1994:1994:1994))
        (PORT clk (2175:2175:2175) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2206:2206:2206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3633:3633:3633) (3661:3661:3661))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4492:4492:4492) (4310:4310:4310))
        (PORT clk (2180:2180:2180) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3862:3862:3862) (3907:3907:3907))
        (PORT d[1] (4752:4752:4752) (4645:4645:4645))
        (PORT d[2] (4425:4425:4425) (4433:4433:4433))
        (PORT d[3] (5427:5427:5427) (5432:5432:5432))
        (PORT d[4] (3602:3602:3602) (3530:3530:3530))
        (PORT d[5] (4100:4100:4100) (4227:4227:4227))
        (PORT d[6] (4592:4592:4592) (4555:4555:4555))
        (PORT d[7] (3229:3229:3229) (3253:3253:3253))
        (PORT d[8] (6044:6044:6044) (5931:5931:5931))
        (PORT d[9] (3162:3162:3162) (3201:3201:3201))
        (PORT d[10] (4470:4470:4470) (4468:4468:4468))
        (PORT d[11] (3300:3300:3300) (3239:3239:3239))
        (PORT d[12] (3584:3584:3584) (3401:3401:3401))
        (PORT clk (2177:2177:2177) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3567:3567:3567))
        (PORT clk (2177:2177:2177) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3635:3635:3635) (3662:3662:3662))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4552:4552:4552))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5994:5994:5994) (6037:6037:6037))
        (PORT d[1] (5581:5581:5581) (5634:5634:5634))
        (PORT d[2] (5706:5706:5706) (5672:5672:5672))
        (PORT d[3] (4147:4147:4147) (4134:4134:4134))
        (PORT d[4] (5083:5083:5083) (4926:4926:4926))
        (PORT d[5] (5514:5514:5514) (5559:5559:5559))
        (PORT d[6] (7731:7731:7731) (7791:7791:7791))
        (PORT d[7] (3764:3764:3764) (3532:3532:3532))
        (PORT d[8] (4636:4636:4636) (4782:4782:4782))
        (PORT d[9] (2206:2206:2206) (2217:2217:2217))
        (PORT d[10] (3415:3415:3415) (3372:3372:3372))
        (PORT d[11] (2916:2916:2916) (2963:2963:2963))
        (PORT d[12] (6710:6710:6710) (6667:6667:6667))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2869:2869:2869) (2620:2620:2620))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4784:4784:4784) (4589:4589:4589))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4276:4276:4276))
        (PORT d[1] (5021:5021:5021) (5070:5070:5070))
        (PORT d[2] (5419:5419:5419) (5401:5401:5401))
        (PORT d[3] (5432:5432:5432) (5447:5447:5447))
        (PORT d[4] (3922:3922:3922) (3821:3821:3821))
        (PORT d[5] (3694:3694:3694) (3815:3815:3815))
        (PORT d[6] (4946:4946:4946) (4873:4873:4873))
        (PORT d[7] (2186:2186:2186) (2226:2226:2226))
        (PORT d[8] (5226:5226:5226) (5080:5080:5080))
        (PORT d[9] (3105:3105:3105) (3108:3108:3108))
        (PORT d[10] (5092:5092:5092) (5069:5069:5069))
        (PORT d[11] (3423:3423:3423) (3392:3392:3392))
        (PORT d[12] (3303:3303:3303) (3139:3139:3139))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2742:2742:2742))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4267:4267:4267))
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5802:5802:5802) (5820:5820:5820))
        (PORT d[1] (5261:5261:5261) (5329:5329:5329))
        (PORT d[2] (5389:5389:5389) (5369:5369:5369))
        (PORT d[3] (3831:3831:3831) (3831:3831:3831))
        (PORT d[4] (4758:4758:4758) (4613:4613:4613))
        (PORT d[5] (5202:5202:5202) (5260:5260:5260))
        (PORT d[6] (7367:7367:7367) (7432:7432:7432))
        (PORT d[7] (4730:4730:4730) (4484:4484:4484))
        (PORT d[8] (4267:4267:4267) (4424:4424:4424))
        (PORT d[9] (2184:2184:2184) (2179:2179:2179))
        (PORT d[10] (3348:3348:3348) (3294:3294:3294))
        (PORT d[11] (2589:2589:2589) (2648:2648:2648))
        (PORT d[12] (6335:6335:6335) (6304:6304:6304))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (3612:3612:3612))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4478:4478:4478) (4300:4300:4300))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (3958:3958:3958))
        (PORT d[1] (5054:5054:5054) (4934:4934:4934))
        (PORT d[2] (5074:5074:5074) (5066:5066:5066))
        (PORT d[3] (5432:5432:5432) (5439:5439:5439))
        (PORT d[4] (3630:3630:3630) (3542:3542:3542))
        (PORT d[5] (3743:3743:3743) (3873:3873:3873))
        (PORT d[6] (5284:5284:5284) (5198:5198:5198))
        (PORT d[7] (2613:2613:2613) (2679:2679:2679))
        (PORT d[8] (6380:6380:6380) (6258:6258:6258))
        (PORT d[9] (3413:3413:3413) (3436:3436:3436))
        (PORT d[10] (4773:4773:4773) (4764:4764:4764))
        (PORT d[11] (3042:3042:3042) (3017:3017:3017))
        (PORT d[12] (3351:3351:3351) (3187:3187:3187))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (3725:3725:3725))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (763:763:763) (767:767:767))
        (PORT d[1] (775:775:775) (762:762:762))
        (PORT d[2] (811:811:811) (805:805:805))
        (PORT d[3] (769:769:769) (757:757:757))
        (PORT d[4] (761:761:761) (763:763:763))
        (PORT d[5] (762:762:762) (765:765:765))
        (PORT d[6] (790:790:790) (790:790:790))
        (PORT d[7] (765:765:765) (768:768:768))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1103:1103:1103))
        (PORT d[1] (779:779:779) (796:796:796))
        (PORT d[2] (812:812:812) (829:829:829))
        (PORT d[3] (1006:1006:1006) (985:985:985))
        (PORT d[4] (776:776:776) (794:794:794))
        (PORT d[5] (804:804:804) (821:821:821))
        (PORT d[6] (809:809:809) (820:820:820))
        (PORT d[7] (1005:1005:1005) (982:982:982))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1078:1078:1078) (1038:1038:1038))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (824:824:824) (796:796:796))
        (PORT d[1] (824:824:824) (796:796:796))
        (PORT d[2] (824:824:824) (796:796:796))
        (PORT d[3] (824:824:824) (796:796:796))
        (PORT d[4] (797:797:797) (769:769:769))
        (PORT d[5] (797:797:797) (769:769:769))
        (PORT d[6] (797:797:797) (769:769:769))
        (PORT d[7] (797:797:797) (769:769:769))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (789:789:789))
        (PORT d[1] (784:784:784) (790:790:790))
        (PORT d[2] (786:786:786) (793:793:793))
        (PORT d[3] (820:820:820) (825:825:825))
        (PORT d[4] (806:806:806) (810:810:810))
        (PORT d[5] (776:776:776) (780:780:780))
        (PORT d[6] (781:781:781) (787:787:787))
        (PORT d[7] (784:784:784) (788:788:788))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|M_INS\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (3902:3902:3902))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (3902:3902:3902))
        (PORT d[1] (4565:4565:4565) (4579:4579:4579))
        (PORT d[2] (6028:6028:6028) (5938:5938:5938))
        (PORT d[3] (4724:4724:4724) (4699:4699:4699))
        (PORT d[4] (4678:4678:4678) (4649:4649:4649))
        (PORT d[5] (3873:3873:3873) (3911:3911:3911))
        (PORT d[6] (5297:5297:5297) (5195:5195:5195))
        (PORT d[7] (3357:3357:3357) (3300:3300:3300))
        (PORT d[8] (3750:3750:3750) (3720:3720:3720))
        (PORT d[9] (3753:3753:3753) (3730:3730:3730))
        (PORT d[10] (2939:2939:2939) (2979:2979:2979))
        (PORT d[11] (3047:3047:3047) (3120:3120:3120))
        (PORT d[12] (4974:4974:4974) (4676:4676:4676))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (4801:4801:4801))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3933:3933:3933))
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5260:5260:5260) (5210:5210:5210))
        (PORT d[1] (4178:4178:4178) (4166:4166:4166))
        (PORT d[2] (6217:6217:6217) (6258:6258:6258))
        (PORT d[3] (3537:3537:3537) (3456:3456:3456))
        (PORT d[4] (4745:4745:4745) (4738:4738:4738))
        (PORT d[5] (3763:3763:3763) (3787:3787:3787))
        (PORT d[6] (5165:5165:5165) (5059:5059:5059))
        (PORT d[7] (4785:4785:4785) (4943:4943:4943))
        (PORT d[8] (5995:5995:5995) (5850:5850:5850))
        (PORT d[9] (3154:3154:3154) (3165:3165:3165))
        (PORT d[10] (3277:3277:3277) (3347:3347:3347))
        (PORT d[11] (3220:3220:3220) (3122:3122:3122))
        (PORT d[12] (4937:4937:4937) (4976:4976:4976))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2713:2713:2713))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (4912:4912:4912))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4294:4294:4294) (4203:4203:4203))
        (PORT d[1] (4870:4870:4870) (4869:4869:4869))
        (PORT d[2] (3796:3796:3796) (3663:3663:3663))
        (PORT d[3] (5419:5419:5419) (5374:5374:5374))
        (PORT d[4] (4721:4721:4721) (4688:4688:4688))
        (PORT d[5] (4200:4200:4200) (4217:4217:4217))
        (PORT d[6] (5635:5635:5635) (5525:5525:5525))
        (PORT d[7] (2542:2542:2542) (2459:2459:2459))
        (PORT d[8] (4061:4061:4061) (4019:4019:4019))
        (PORT d[9] (4383:4383:4383) (4343:4343:4343))
        (PORT d[10] (3305:3305:3305) (3332:3332:3332))
        (PORT d[11] (1949:1949:1949) (1995:1995:1995))
        (PORT d[12] (3748:3748:3748) (3603:3603:3603))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (3991:3991:3991))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3699:3699:3699))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4262:4262:4262))
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (5874:5874:5874))
        (PORT d[1] (4124:4124:4124) (4112:4112:4112))
        (PORT d[2] (6576:6576:6576) (6609:6609:6609))
        (PORT d[3] (3562:3562:3562) (3483:3483:3483))
        (PORT d[4] (5361:5361:5361) (5328:5328:5328))
        (PORT d[5] (4409:4409:4409) (4415:4415:4415))
        (PORT d[6] (5466:5466:5466) (5350:5350:5350))
        (PORT d[7] (2670:2670:2670) (2603:2603:2603))
        (PORT d[8] (6632:6632:6632) (6473:6473:6473))
        (PORT d[9] (3739:3739:3739) (3724:3724:3724))
        (PORT d[10] (2294:2294:2294) (2361:2361:2361))
        (PORT d[11] (2856:2856:2856) (2771:2771:2771))
        (PORT d[12] (4464:4464:4464) (4431:4431:4431))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (2747:2747:2747))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4115:4115:4115))
        (PORT clk (2221:2221:2221) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4105:4105:4105))
        (PORT d[1] (3465:3465:3465) (3466:3466:3466))
        (PORT d[2] (4641:4641:4641) (4569:4569:4569))
        (PORT d[3] (3096:3096:3096) (3078:3078:3078))
        (PORT d[4] (5153:5153:5153) (5153:5153:5153))
        (PORT d[5] (3339:3339:3339) (3329:3329:3329))
        (PORT d[6] (4456:4456:4456) (4423:4423:4423))
        (PORT d[7] (3046:3046:3046) (3031:3031:3031))
        (PORT d[8] (3292:3292:3292) (3340:3340:3340))
        (PORT d[9] (2247:2247:2247) (2279:2279:2279))
        (PORT d[10] (3176:3176:3176) (3198:3198:3198))
        (PORT d[11] (4223:4223:4223) (4386:4386:4386))
        (PORT d[12] (4553:4553:4553) (4485:4485:4485))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (3818:3818:3818))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4554:4554:4554))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4615:4615:4615))
        (PORT d[1] (3909:3909:3909) (3929:3929:3929))
        (PORT d[2] (4109:4109:4109) (3949:3949:3949))
        (PORT d[3] (4653:4653:4653) (4632:4632:4632))
        (PORT d[4] (3370:3370:3370) (3317:3317:3317))
        (PORT d[5] (3688:3688:3688) (3542:3542:3542))
        (PORT d[6] (3984:3984:3984) (3818:3818:3818))
        (PORT d[7] (3701:3701:3701) (3540:3540:3540))
        (PORT d[8] (5695:5695:5695) (5592:5592:5592))
        (PORT d[9] (3135:3135:3135) (3048:3048:3048))
        (PORT d[10] (3071:3071:3071) (3189:3189:3189))
        (PORT d[11] (5716:5716:5716) (5631:5631:5631))
        (PORT d[12] (4732:4732:4732) (4688:4688:4688))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3620:3620:3620) (3394:3394:3394))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4357:4357:4357))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3727:3727:3727))
        (PORT d[1] (3497:3497:3497) (3492:3492:3492))
        (PORT d[2] (4549:4549:4549) (4474:4474:4474))
        (PORT d[3] (3853:3853:3853) (3882:3882:3882))
        (PORT d[4] (5076:5076:5076) (5073:5073:5073))
        (PORT d[5] (3040:3040:3040) (3031:3031:3031))
        (PORT d[6] (3944:3944:3944) (3883:3883:3883))
        (PORT d[7] (3619:3619:3619) (3565:3565:3565))
        (PORT d[8] (3085:3085:3085) (3083:3083:3083))
        (PORT d[9] (3196:3196:3196) (3220:3220:3220))
        (PORT d[10] (3229:3229:3229) (3274:3274:3274))
        (PORT d[11] (3216:3216:3216) (3256:3256:3256))
        (PORT d[12] (3418:3418:3418) (3230:3230:3230))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3645:3645:3645))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4279:4279:4279))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (4914:4914:4914))
        (PORT d[1] (3408:3408:3408) (3344:3344:3344))
        (PORT d[2] (3396:3396:3396) (3312:3312:3312))
        (PORT d[3] (3026:3026:3026) (2957:2957:2957))
        (PORT d[4] (3021:3021:3021) (2944:2944:2944))
        (PORT d[5] (2964:2964:2964) (2880:2880:2880))
        (PORT d[6] (2989:2989:2989) (2912:2912:2912))
        (PORT d[7] (3027:3027:3027) (2965:2965:2965))
        (PORT d[8] (5610:5610:5610) (5473:5473:5473))
        (PORT d[9] (2430:2430:2430) (2432:2432:2432))
        (PORT d[10] (3425:3425:3425) (3357:3357:3357))
        (PORT d[11] (6076:6076:6076) (6018:6018:6018))
        (PORT d[12] (4865:4865:4865) (4889:4889:4889))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (3933:3933:3933))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4816:4816:4816) (4847:4847:4847))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3123:3123:3123))
        (PORT d[1] (3401:3401:3401) (3383:3383:3383))
        (PORT d[2] (4578:4578:4578) (4501:4501:4501))
        (PORT d[3] (4281:4281:4281) (4350:4350:4350))
        (PORT d[4] (5773:5773:5773) (5782:5782:5782))
        (PORT d[5] (3600:3600:3600) (3668:3668:3668))
        (PORT d[6] (3667:3667:3667) (3567:3567:3567))
        (PORT d[7] (3311:3311:3311) (3256:3256:3256))
        (PORT d[8] (2741:2741:2741) (2747:2747:2747))
        (PORT d[9] (3527:3527:3527) (3551:3551:3551))
        (PORT d[10] (2927:2927:2927) (2978:2978:2978))
        (PORT d[11] (2571:2571:2571) (2618:2618:2618))
        (PORT d[12] (4441:4441:4441) (4298:4298:4298))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5288:5288:5288) (5122:5122:5122))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (3712:3712:3712))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5305:5305:5305) (5264:5264:5264))
        (PORT d[1] (3509:3509:3509) (3533:3533:3533))
        (PORT d[2] (4820:4820:4820) (4868:4868:4868))
        (PORT d[3] (4264:4264:4264) (4189:4189:4189))
        (PORT d[4] (4735:4735:4735) (4734:4734:4734))
        (PORT d[5] (2697:2697:2697) (2702:2702:2702))
        (PORT d[6] (4690:4690:4690) (4665:4665:4665))
        (PORT d[7] (4076:4076:4076) (4216:4216:4216))
        (PORT d[8] (4545:4545:4545) (4399:4399:4399))
        (PORT d[9] (2850:2850:2850) (2900:2900:2900))
        (PORT d[10] (2779:2779:2779) (2792:2792:2792))
        (PORT d[11] (4560:4560:4560) (4397:4397:4397))
        (PORT d[12] (4555:4555:4555) (4566:4566:4566))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4141:4141:4141) (3891:3891:3891))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3968:3968:3968) (3893:3893:3893))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3588:3588:3588))
        (PORT d[1] (3972:3972:3972) (4014:4014:4014))
        (PORT d[2] (5689:5689:5689) (5594:5594:5594))
        (PORT d[3] (4008:4008:4008) (3986:3986:3986))
        (PORT d[4] (4716:4716:4716) (4690:4690:4690))
        (PORT d[5] (3205:3205:3205) (3259:3259:3259))
        (PORT d[6] (4567:4567:4567) (4475:4475:4475))
        (PORT d[7] (3011:3011:3011) (2961:2961:2961))
        (PORT d[8] (3093:3093:3093) (3088:3088:3088))
        (PORT d[9] (3408:3408:3408) (3402:3402:3402))
        (PORT d[10] (2255:2255:2255) (2310:2310:2310))
        (PORT d[11] (2605:2605:2605) (2628:2628:2628))
        (PORT d[12] (4688:4688:4688) (4406:4406:4406))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3324:3324:3324) (3099:3099:3099))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4144:4144:4144))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4951:4951:4951) (4910:4910:4910))
        (PORT d[1] (3870:3870:3870) (3872:3872:3872))
        (PORT d[2] (5496:5496:5496) (5549:5549:5549))
        (PORT d[3] (3897:3897:3897) (3811:3811:3811))
        (PORT d[4] (4435:4435:4435) (4438:4438:4438))
        (PORT d[5] (3439:3439:3439) (3471:3471:3471))
        (PORT d[6] (4764:4764:4764) (4668:4668:4668))
        (PORT d[7] (4473:4473:4473) (4642:4642:4642))
        (PORT d[8] (5621:5621:5621) (5485:5485:5485))
        (PORT d[9] (3124:3124:3124) (3125:3125:3125))
        (PORT d[10] (2639:2639:2639) (2729:2729:2729))
        (PORT d[11] (4131:4131:4131) (3934:3934:3934))
        (PORT d[12] (4655:4655:4655) (4704:4704:4704))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3608:3608:3608))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4820:4820:4820) (4851:4851:4851))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3319:3319:3319) (3236:3236:3236))
        (PORT d[1] (3424:3424:3424) (3409:3409:3409))
        (PORT d[2] (4932:4932:4932) (4847:4847:4847))
        (PORT d[3] (4299:4299:4299) (4370:4370:4370))
        (PORT d[4] (6123:6123:6123) (6128:6128:6128))
        (PORT d[5] (3640:3640:3640) (3727:3727:3727))
        (PORT d[6] (3311:3311:3311) (3226:3226:3226))
        (PORT d[7] (3387:3387:3387) (3358:3358:3358))
        (PORT d[8] (2846:2846:2846) (2867:2867:2867))
        (PORT d[9] (3790:3790:3790) (3808:3808:3808))
        (PORT d[10] (2917:2917:2917) (2970:2970:2970))
        (PORT d[11] (2953:2953:2953) (2982:2982:2982))
        (PORT d[12] (4128:4128:4128) (4007:4007:4007))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5929:5929:5929) (5724:5724:5724))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3478:3478:3478))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5328:5328:5328) (5289:5289:5289))
        (PORT d[1] (3879:3879:3879) (3887:3887:3887))
        (PORT d[2] (5120:5120:5120) (5161:5161:5161))
        (PORT d[3] (3961:3961:3961) (3899:3899:3899))
        (PORT d[4] (4746:4746:4746) (4748:4748:4748))
        (PORT d[5] (2426:2426:2426) (2453:2453:2453))
        (PORT d[6] (5024:5024:5024) (4988:4988:4988))
        (PORT d[7] (4131:4131:4131) (4273:4273:4273))
        (PORT d[8] (4815:4815:4815) (4649:4649:4649))
        (PORT d[9] (3055:3055:3055) (3054:3054:3054))
        (PORT d[10] (3131:3131:3131) (3138:3138:3138))
        (PORT d[11] (4616:4616:4616) (4456:4456:4456))
        (PORT d[12] (4495:4495:4495) (4501:4501:4501))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4483:4483:4483))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4663:4663:4663) (4628:4628:4628))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3712:3712:3712))
        (PORT d[1] (3446:3446:3446) (3446:3446:3446))
        (PORT d[2] (4870:4870:4870) (4779:4779:4779))
        (PORT d[3] (3862:3862:3862) (3892:3892:3892))
        (PORT d[4] (5029:5029:5029) (5006:5006:5006))
        (PORT d[5] (3543:3543:3543) (3593:3593:3593))
        (PORT d[6] (4245:4245:4245) (4147:4147:4147))
        (PORT d[7] (3588:3588:3588) (3534:3534:3534))
        (PORT d[8] (3054:3054:3054) (3052:3052:3052))
        (PORT d[9] (3197:3197:3197) (3221:3221:3221))
        (PORT d[10] (3225:3225:3225) (3269:3269:3269))
        (PORT d[11] (3205:3205:3205) (3247:3247:3247))
        (PORT d[12] (3373:3373:3373) (3194:3194:3194))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2681:2681:2681))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4564:4564:4564))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4890:4890:4890))
        (PORT d[1] (3117:3117:3117) (3069:3069:3069))
        (PORT d[2] (3370:3370:3370) (3287:3287:3287))
        (PORT d[3] (3273:3273:3273) (3172:3172:3172))
        (PORT d[4] (3034:3034:3034) (2963:2963:2963))
        (PORT d[5] (2955:2955:2955) (2884:2884:2884))
        (PORT d[6] (2988:2988:2988) (2910:2910:2910))
        (PORT d[7] (2990:2990:2990) (2917:2917:2917))
        (PORT d[8] (6161:6161:6161) (5969:5969:5969))
        (PORT d[9] (2431:2431:2431) (2433:2433:2433))
        (PORT d[10] (3106:3106:3106) (3045:3045:3045))
        (PORT d[11] (6138:6138:6138) (6082:6082:6082))
        (PORT d[12] (5254:5254:5254) (5274:5274:5274))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (2940:2940:2940))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4113:4113:4113))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4763:4763:4763) (4730:4730:4730))
        (PORT d[1] (2872:2872:2872) (2886:2886:2886))
        (PORT d[2] (4254:4254:4254) (4159:4159:4159))
        (PORT d[3] (3171:3171:3171) (3164:3164:3164))
        (PORT d[4] (6147:6147:6147) (6120:6120:6120))
        (PORT d[5] (4556:4556:4556) (4491:4491:4491))
        (PORT d[6] (4824:4824:4824) (4791:4791:4791))
        (PORT d[7] (3084:3084:3084) (3071:3071:3071))
        (PORT d[8] (2829:2829:2829) (2859:2859:2859))
        (PORT d[9] (2866:2866:2866) (2872:2872:2872))
        (PORT d[10] (3826:3826:3826) (3824:3824:3824))
        (PORT d[11] (5097:5097:5097) (5207:5207:5207))
        (PORT d[12] (4616:4616:4616) (4549:4549:4549))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3669:3669:3669))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2210:2210:2210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3635:3635:3635) (3665:3665:3665))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4601:4601:4601) (4595:4595:4595))
        (PORT clk (2182:2182:2182) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (4821:4821:4821))
        (PORT d[1] (3560:3560:3560) (3588:3588:3588))
        (PORT d[2] (4074:4074:4074) (3908:3908:3908))
        (PORT d[3] (4636:4636:4636) (4612:4612:4612))
        (PORT d[4] (3046:3046:3046) (3008:3008:3008))
        (PORT d[5] (3602:3602:3602) (3436:3436:3436))
        (PORT d[6] (3324:3324:3324) (3185:3185:3185))
        (PORT d[7] (4659:4659:4659) (4479:4479:4479))
        (PORT d[8] (6382:6382:6382) (6255:6255:6255))
        (PORT d[9] (3491:3491:3491) (3393:3393:3393))
        (PORT d[10] (3061:3061:3061) (3183:3183:3183))
        (PORT d[11] (5742:5742:5742) (5657:5657:5657))
        (PORT d[12] (5345:5345:5345) (5289:5289:5289))
        (PORT clk (2179:2179:2179) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2168:2168:2168) (2135:2135:2135))
        (PORT clk (2179:2179:2179) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3637:3637:3637) (3666:3666:3666))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4346:4346:4346))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3977:3977:3977) (3902:3902:3902))
        (PORT d[1] (3005:3005:3005) (2982:2982:2982))
        (PORT d[2] (4608:4608:4608) (4520:4520:4520))
        (PORT d[3] (3496:3496:3496) (3521:3521:3521))
        (PORT d[4] (4970:4970:4970) (4923:4923:4923))
        (PORT d[5] (4317:4317:4317) (4410:4410:4410))
        (PORT d[6] (4322:4322:4322) (4271:4271:4271))
        (PORT d[7] (3445:3445:3445) (3427:3427:3427))
        (PORT d[8] (2471:2471:2471) (2492:2492:2492))
        (PORT d[9] (5026:5026:5026) (4983:4983:4983))
        (PORT d[10] (2530:2530:2530) (2545:2545:2545))
        (PORT d[11] (2265:2265:2265) (2314:2314:2314))
        (PORT d[12] (4542:4542:4542) (4457:4457:4457))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4433:4433:4433))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2765:2765:2765))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2804:2804:2804))
        (PORT d[1] (3507:3507:3507) (3334:3334:3334))
        (PORT d[2] (4099:4099:4099) (4103:4103:4103))
        (PORT d[3] (4632:4632:4632) (4590:4590:4590))
        (PORT d[4] (4721:4721:4721) (4631:4631:4631))
        (PORT d[5] (2466:2466:2466) (2494:2494:2494))
        (PORT d[6] (5772:5772:5772) (5767:5767:5767))
        (PORT d[7] (3178:3178:3178) (3259:3259:3259))
        (PORT d[8] (5060:5060:5060) (4872:4872:4872))
        (PORT d[9] (2855:2855:2855) (2897:2897:2897))
        (PORT d[10] (2241:2241:2241) (2306:2306:2306))
        (PORT d[11] (5890:5890:5890) (5705:5705:5705))
        (PORT d[12] (4213:4213:4213) (4226:4226:4226))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2618:2618:2618) (2542:2542:2542))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4077:4077:4077))
        (PORT clk (2206:2206:2206) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4424:4424:4424))
        (PORT d[1] (3867:3867:3867) (3863:3863:3863))
        (PORT d[2] (4637:4637:4637) (4565:4565:4565))
        (PORT d[3] (3092:3092:3092) (3073:3073:3073))
        (PORT d[4] (5155:5155:5155) (5156:5156:5156))
        (PORT d[5] (4241:4241:4241) (4184:4184:4184))
        (PORT d[6] (4446:4446:4446) (4419:4419:4419))
        (PORT d[7] (3389:3389:3389) (3356:3356:3356))
        (PORT d[8] (3633:3633:3633) (3673:3673:3673))
        (PORT d[9] (2169:2169:2169) (2202:2202:2202))
        (PORT d[10] (2847:2847:2847) (2848:2848:2848))
        (PORT d[11] (4491:4491:4491) (4638:4638:4638))
        (PORT d[12] (4568:4568:4568) (4502:4502:4502))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (3595:3595:3595))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4254:4254:4254))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4537:4537:4537))
        (PORT d[1] (3934:3934:3934) (3955:3955:3955))
        (PORT d[2] (3781:3781:3781) (3619:3619:3619))
        (PORT d[3] (4673:4673:4673) (4644:4644:4644))
        (PORT d[4] (3037:3037:3037) (3003:3003:3003))
        (PORT d[5] (3382:3382:3382) (3248:3248:3248))
        (PORT d[6] (3956:3956:3956) (3787:3787:3787))
        (PORT d[7] (4375:4375:4375) (4212:4212:4212))
        (PORT d[8] (6045:6045:6045) (5929:5929:5929))
        (PORT d[9] (3165:3165:3165) (3080:3080:3080))
        (PORT d[10] (3388:3388:3388) (3491:3491:3491))
        (PORT d[11] (5410:5410:5410) (5331:5331:5331))
        (PORT d[12] (5022:5022:5022) (4982:4982:4982))
        (PORT clk (2205:2205:2205) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2666:2666:2666))
        (PORT clk (2205:2205:2205) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4265:4265:4265) (4177:4177:4177))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3907:3907:3907))
        (PORT d[1] (4287:4287:4287) (4314:4314:4314))
        (PORT d[2] (6038:6038:6038) (5938:5938:5938))
        (PORT d[3] (4751:4751:4751) (4713:4713:4713))
        (PORT d[4] (4726:4726:4726) (4697:4697:4697))
        (PORT d[5] (3557:3557:3557) (3605:3605:3605))
        (PORT d[6] (4948:4948:4948) (4849:4849:4849))
        (PORT d[7] (3350:3350:3350) (3292:3292:3292))
        (PORT d[8] (3401:3401:3401) (3385:3385:3385))
        (PORT d[9] (3778:3778:3778) (3755:3755:3755))
        (PORT d[10] (2659:2659:2659) (2705:2705:2705))
        (PORT d[11] (2276:2276:2276) (2310:2310:2310))
        (PORT d[12] (5009:5009:5009) (4718:4718:4718))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3230:3230:3230))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3950:3950:3950) (3943:3943:3943))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5252:5252:5252) (5197:5197:5197))
        (PORT d[1] (4196:4196:4196) (4184:4184:4184))
        (PORT d[2] (5837:5837:5837) (5881:5881:5881))
        (PORT d[3] (3577:3577:3577) (3496:3496:3496))
        (PORT d[4] (4754:4754:4754) (4749:4749:4749))
        (PORT d[5] (4031:4031:4031) (4037:4037:4037))
        (PORT d[6] (5100:5100:5100) (4994:4994:4994))
        (PORT d[7] (4799:4799:4799) (4958:4958:4958))
        (PORT d[8] (5944:5944:5944) (5797:5797:5797))
        (PORT d[9] (3114:3114:3114) (3126:3126:3126))
        (PORT d[10] (3017:3017:3017) (3104:3104:3104))
        (PORT d[11] (3220:3220:3220) (3123:3123:3123))
        (PORT d[12] (4911:4911:4911) (4951:4951:4951))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3480:3480:3480))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1546:1546:1546))
        (PORT clk (2278:2278:2278) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6748:6748:6748) (6660:6660:6660))
        (PORT d[1] (1980:1980:1980) (1921:1921:1921))
        (PORT d[2] (1100:1100:1100) (1065:1065:1065))
        (PORT d[3] (2398:2398:2398) (2363:2363:2363))
        (PORT d[4] (4084:4084:4084) (3887:3887:3887))
        (PORT d[5] (3075:3075:3075) (3039:3039:3039))
        (PORT d[6] (1674:1674:1674) (1599:1599:1599))
        (PORT d[7] (1102:1102:1102) (1076:1076:1076))
        (PORT d[8] (2508:2508:2508) (2522:2522:2522))
        (PORT d[9] (1757:1757:1757) (1708:1708:1708))
        (PORT d[10] (1780:1780:1780) (1785:1785:1785))
        (PORT d[11] (2239:2239:2239) (2269:2269:2269))
        (PORT d[12] (5582:5582:5582) (5372:5372:5372))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1204:1204:1204))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1917:1917:1917) (1839:1839:1839))
        (PORT clk (2280:2280:2280) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (1982:1982:1982))
        (PORT d[1] (2242:2242:2242) (2139:2139:2139))
        (PORT d[2] (1740:1740:1740) (1666:1666:1666))
        (PORT d[3] (4745:4745:4745) (4553:4553:4553))
        (PORT d[4] (3769:3769:3769) (3619:3619:3619))
        (PORT d[5] (4194:4194:4194) (4256:4256:4256))
        (PORT d[6] (4535:4535:4535) (4466:4466:4466))
        (PORT d[7] (2876:2876:2876) (2903:2903:2903))
        (PORT d[8] (3711:3711:3711) (3551:3551:3551))
        (PORT d[9] (5592:5592:5592) (5644:5644:5644))
        (PORT d[10] (2898:2898:2898) (2971:2971:2971))
        (PORT d[11] (3949:3949:3949) (3831:3831:3831))
        (PORT d[12] (4463:4463:4463) (4444:4444:4444))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2625:2625:2625))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4064:4064:4064) (4038:4038:4038))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4146:4146:4146) (4119:4119:4119))
        (PORT d[1] (2954:2954:2954) (2882:2882:2882))
        (PORT d[2] (4876:4876:4876) (4760:4760:4760))
        (PORT d[3] (2355:2355:2355) (2308:2308:2308))
        (PORT d[4] (4263:4263:4263) (4171:4171:4171))
        (PORT d[5] (5805:5805:5805) (5799:5799:5799))
        (PORT d[6] (4710:4710:4710) (4673:4673:4673))
        (PORT d[7] (2348:2348:2348) (2300:2300:2300))
        (PORT d[8] (2020:2020:2020) (2002:2002:2002))
        (PORT d[9] (4900:4900:4900) (4788:4788:4788))
        (PORT d[10] (1537:1537:1537) (1555:1555:1555))
        (PORT d[11] (3579:3579:3579) (3566:3566:3566))
        (PORT d[12] (4821:4821:4821) (4732:4732:4732))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2281:2281:2281))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3137:3137:3137))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2392:2392:2392))
        (PORT d[1] (4640:4640:4640) (4445:4445:4445))
        (PORT d[2] (4199:4199:4199) (4104:4104:4104))
        (PORT d[3] (5470:5470:5470) (5195:5195:5195))
        (PORT d[4] (4169:4169:4169) (4048:4048:4048))
        (PORT d[5] (4870:4870:4870) (4895:4895:4895))
        (PORT d[6] (5003:5003:5003) (4970:4970:4970))
        (PORT d[7] (4191:4191:4191) (4205:4205:4205))
        (PORT d[8] (3804:3804:3804) (3623:3623:3623))
        (PORT d[9] (4992:4992:4992) (5069:5069:5069))
        (PORT d[10] (1876:1876:1876) (1901:1901:1901))
        (PORT d[11] (6255:6255:6255) (6078:6078:6078))
        (PORT d[12] (5191:5191:5191) (5166:5166:5166))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2545:2545:2545))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1292:1292:1292))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2801:2801:2801))
        (PORT d[1] (1581:1581:1581) (1484:1484:1484))
        (PORT d[2] (1797:1797:1797) (1663:1663:1663))
        (PORT d[3] (1909:1909:1909) (1801:1801:1801))
        (PORT d[4] (3539:3539:3539) (3442:3442:3442))
        (PORT d[5] (2468:2468:2468) (2459:2459:2459))
        (PORT d[6] (1841:1841:1841) (1742:1742:1742))
        (PORT d[7] (1553:1553:1553) (1447:1447:1447))
        (PORT d[8] (4446:4446:4446) (4385:4385:4385))
        (PORT d[9] (3415:3415:3415) (3374:3374:3374))
        (PORT d[10] (1931:1931:1931) (1857:1857:1857))
        (PORT d[11] (1004:1004:1004) (979:979:979))
        (PORT d[12] (5389:5389:5389) (5158:5158:5158))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1452:1452:1452))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1132:1132:1132))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (822:822:822))
        (PORT d[1] (1468:1468:1468) (1470:1470:1470))
        (PORT d[2] (795:795:795) (798:798:798))
        (PORT d[3] (999:999:999) (985:985:985))
        (PORT d[4] (2115:2115:2115) (2094:2094:2094))
        (PORT d[5] (1897:1897:1897) (1833:1833:1833))
        (PORT d[6] (1010:1010:1010) (994:994:994))
        (PORT d[7] (2132:2132:2132) (2152:2152:2152))
        (PORT d[8] (2096:2096:2096) (2061:2061:2061))
        (PORT d[9] (1059:1059:1059) (1053:1053:1053))
        (PORT d[10] (1128:1128:1128) (1129:1129:1129))
        (PORT d[11] (1370:1370:1370) (1367:1367:1367))
        (PORT d[12] (2977:2977:2977) (2927:2927:2927))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1214:1214:1214))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3297:3297:3297) (3240:3240:3240))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4714:4714:4714))
        (PORT d[1] (4882:4882:4882) (4758:4758:4758))
        (PORT d[2] (4585:4585:4585) (4487:4487:4487))
        (PORT d[3] (2660:2660:2660) (2591:2591:2591))
        (PORT d[4] (4942:4942:4942) (4832:4832:4832))
        (PORT d[5] (5462:5462:5462) (5472:5472:5472))
        (PORT d[6] (5108:5108:5108) (5058:5058:5058))
        (PORT d[7] (1941:1941:1941) (1868:1868:1868))
        (PORT d[8] (3158:3158:3158) (3145:3145:3145))
        (PORT d[9] (4634:4634:4634) (4542:4542:4542))
        (PORT d[10] (1598:1598:1598) (1627:1627:1627))
        (PORT d[11] (2203:2203:2203) (2233:2233:2233))
        (PORT d[12] (5657:5657:5657) (5479:5479:5479))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2700:2700:2700))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3464:3464:3464))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1900:1900:1900))
        (PORT d[1] (4964:4964:4964) (4758:4758:4758))
        (PORT d[2] (4552:4552:4552) (4446:4446:4446))
        (PORT d[3] (5833:5833:5833) (5545:5545:5545))
        (PORT d[4] (4851:4851:4851) (4714:4714:4714))
        (PORT d[5] (2309:2309:2309) (2283:2283:2283))
        (PORT d[6] (5186:5186:5186) (5102:5102:5102))
        (PORT d[7] (4539:4539:4539) (4546:4546:4546))
        (PORT d[8] (4782:4782:4782) (4562:4562:4562))
        (PORT d[9] (3781:3781:3781) (3768:3768:3768))
        (PORT d[10] (1517:1517:1517) (1546:1546:1546))
        (PORT d[11] (5650:5650:5650) (5498:5498:5498))
        (PORT d[12] (4143:4143:4143) (4105:4105:4105))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4258:4258:4258))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1353:1353:1353))
        (PORT d[1] (1073:1073:1073) (1048:1048:1048))
        (PORT d[2] (2756:2756:2756) (2741:2741:2741))
        (PORT d[3] (2032:2032:2032) (1990:1990:1990))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3647:3647:3647))
        (PORT d[1] (1220:1220:1220) (1131:1131:1131))
        (PORT d[2] (1494:1494:1494) (1364:1364:1364))
        (PORT d[3] (2211:2211:2211) (2106:2106:2106))
        (PORT d[4] (998:998:998) (944:944:944))
        (PORT d[5] (2500:2500:2500) (2490:2490:2490))
        (PORT d[6] (1871:1871:1871) (1768:1768:1768))
        (PORT d[7] (1201:1201:1201) (1109:1109:1109))
        (PORT d[8] (1218:1218:1218) (1128:1128:1128))
        (PORT d[9] (1383:1383:1383) (1384:1384:1384))
        (PORT d[10] (1572:1572:1572) (1490:1490:1490))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1689:1689:1689))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1121:1121:1121) (1115:1115:1115))
        (PORT d[1] (1118:1118:1118) (1112:1112:1112))
        (PORT d[2] (1090:1090:1090) (1092:1092:1092))
        (PORT d[3] (1138:1138:1138) (1143:1143:1143))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1161:1161:1161))
        (PORT d[1] (1486:1486:1486) (1492:1492:1492))
        (PORT d[2] (1389:1389:1389) (1386:1386:1386))
        (PORT d[3] (1393:1393:1393) (1366:1366:1366))
        (PORT d[4] (2025:2025:2025) (1991:1991:1991))
        (PORT d[5] (1058:1058:1058) (1054:1054:1054))
        (PORT d[6] (1292:1292:1292) (1267:1267:1267))
        (PORT d[7] (2159:2159:2159) (2188:2188:2188))
        (PORT d[8] (2065:2065:2065) (2031:2031:2031))
        (PORT d[9] (809:809:809) (822:822:822))
        (PORT d[10] (1644:1644:1644) (1602:1602:1602))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1614:1614:1614) (1512:1512:1512))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4756:4756:4756) (4728:4728:4728))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4461:4461:4461) (4438:4438:4438))
        (PORT d[1] (2665:2665:2665) (2629:2629:2629))
        (PORT d[2] (4853:4853:4853) (4758:4758:4758))
        (PORT d[3] (2768:2768:2768) (2721:2721:2721))
        (PORT d[4] (4594:4594:4594) (4517:4517:4517))
        (PORT d[5] (3269:3269:3269) (3333:3333:3333))
        (PORT d[6] (7533:7533:7533) (7682:7682:7682))
        (PORT d[7] (2698:2698:2698) (2656:2656:2656))
        (PORT d[8] (2451:2451:2451) (2436:2436:2436))
        (PORT d[9] (5400:5400:5400) (5363:5363:5363))
        (PORT d[10] (2561:2561:2561) (2586:2586:2586))
        (PORT d[11] (2490:2490:2490) (2487:2487:2487))
        (PORT d[12] (5226:5226:5226) (5189:5189:5189))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2651:2651:2651))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3758:3758:3758))
        (PORT clk (2220:2220:2220) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3059:3059:3059))
        (PORT d[1] (3879:3879:3879) (3689:3689:3689))
        (PORT d[2] (3770:3770:3770) (3684:3684:3684))
        (PORT d[3] (5521:5521:5521) (5249:5249:5249))
        (PORT d[4] (4152:4152:4152) (4030:4030:4030))
        (PORT d[5] (3208:3208:3208) (3278:3278:3278))
        (PORT d[6] (4983:4983:4983) (4959:4959:4959))
        (PORT d[7] (2550:2550:2550) (2609:2609:2609))
        (PORT d[8] (5298:5298:5298) (5169:5169:5169))
        (PORT d[9] (3656:3656:3656) (3771:3771:3771))
        (PORT d[10] (2958:2958:2958) (3047:3047:3047))
        (PORT d[11] (4529:4529:4529) (4349:4349:4349))
        (PORT d[12] (4143:4143:4143) (4140:4140:4140))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (3934:3934:3934))
        (PORT clk (2217:2217:2217) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3675:3675:3675) (3702:3702:3702))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4408:4408:4408))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4146:4146:4146))
        (PORT d[1] (2720:2720:2720) (2687:2687:2687))
        (PORT d[2] (4584:4584:4584) (4487:4487:4487))
        (PORT d[3] (2442:2442:2442) (2420:2420:2420))
        (PORT d[4] (4585:4585:4585) (4497:4497:4497))
        (PORT d[5] (3252:3252:3252) (3315:3315:3315))
        (PORT d[6] (7552:7552:7552) (7698:7698:7698))
        (PORT d[7] (2650:2650:2650) (2611:2611:2611))
        (PORT d[8] (2072:2072:2072) (2075:2075:2075))
        (PORT d[9] (5352:5352:5352) (5297:5297:5297))
        (PORT d[10] (2339:2339:2339) (2385:2385:2385))
        (PORT d[11] (2523:2523:2523) (2518:2518:2518))
        (PORT d[12] (5563:5563:5563) (5480:5480:5480))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4454:4454:4454) (4399:4399:4399))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3705:3705:3705) (3637:3637:3637))
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3059:3059:3059))
        (PORT d[1] (3885:3885:3885) (3692:3692:3692))
        (PORT d[2] (3599:3599:3599) (3541:3541:3541))
        (PORT d[3] (5527:5527:5527) (5256:5256:5256))
        (PORT d[4] (4158:4158:4158) (4035:4035:4035))
        (PORT d[5] (3456:3456:3456) (3512:3512:3512))
        (PORT d[6] (5263:5263:5263) (5216:5216:5216))
        (PORT d[7] (2214:2214:2214) (2295:2295:2295))
        (PORT d[8] (5573:5573:5573) (5432:5432:5432))
        (PORT d[9] (3665:3665:3665) (3764:3764:3764))
        (PORT d[10] (3248:3248:3248) (3319:3319:3319))
        (PORT d[11] (4529:4529:4529) (4350:4350:4350))
        (PORT d[12] (4144:4144:4144) (4141:4141:4141))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4852:4852:4852) (4477:4477:4477))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5088:5088:5088) (5046:5046:5046))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (4494:4494:4494))
        (PORT d[1] (3302:3302:3302) (3240:3240:3240))
        (PORT d[2] (5199:5199:5199) (5090:5090:5090))
        (PORT d[3] (2109:2109:2109) (2078:2078:2078))
        (PORT d[4] (4947:4947:4947) (4861:4861:4861))
        (PORT d[5] (3975:3975:3975) (4031:4031:4031))
        (PORT d[6] (8193:8193:8193) (8319:8319:8319))
        (PORT d[7] (2983:2983:2983) (2930:2930:2930))
        (PORT d[8] (2423:2423:2423) (2398:2398:2398))
        (PORT d[9] (5812:5812:5812) (5783:5783:5783))
        (PORT d[10] (2902:2902:2902) (2930:2930:2930))
        (PORT d[11] (2494:2494:2494) (2499:2499:2499))
        (PORT d[12] (6117:6117:6117) (6017:6017:6017))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3370:3370:3370) (3082:3082:3082))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4079:4079:4079))
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2455:2455:2455))
        (PORT d[1] (3327:3327:3327) (3168:3168:3168))
        (PORT d[2] (2965:2965:2965) (2923:2923:2923))
        (PORT d[3] (4871:4871:4871) (4623:4623:4623))
        (PORT d[4] (3473:3473:3473) (3359:3359:3359))
        (PORT d[5] (3871:3871:3871) (3928:3928:3928))
        (PORT d[6] (4987:4987:4987) (4950:4950:4950))
        (PORT d[7] (3198:3198:3198) (3245:3245:3245))
        (PORT d[8] (5260:5260:5260) (5132:5132:5132))
        (PORT d[9] (3976:3976:3976) (4071:4071:4071))
        (PORT d[10] (2941:2941:2941) (3037:3037:3037))
        (PORT d[11] (4809:4809:4809) (4605:4605:4605))
        (PORT d[12] (4446:4446:4446) (4410:4410:4410))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (3745:3745:3745))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4803:4803:4803) (4779:4779:4779))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4505:4505:4505) (4481:4481:4481))
        (PORT d[1] (2713:2713:2713) (2679:2679:2679))
        (PORT d[2] (4868:4868:4868) (4773:4773:4773))
        (PORT d[3] (2465:2465:2465) (2444:2444:2444))
        (PORT d[4] (4586:4586:4586) (4507:4507:4507))
        (PORT d[5] (3336:3336:3336) (3404:3404:3404))
        (PORT d[6] (7872:7872:7872) (8012:8012:8012))
        (PORT d[7] (2700:2700:2700) (2655:2655:2655))
        (PORT d[8] (2361:2361:2361) (2331:2331:2331))
        (PORT d[9] (5424:5424:5424) (5397:5397:5397))
        (PORT d[10] (2603:2603:2603) (2636:2636:2636))
        (PORT d[11] (2471:2471:2471) (2467:2467:2467))
        (PORT d[12] (5255:5255:5255) (5188:5188:5188))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (4318:4318:4318))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3796:3796:3796))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3066:3066:3066))
        (PORT d[1] (3626:3626:3626) (3451:3451:3451))
        (PORT d[2] (3886:3886:3886) (3800:3800:3800))
        (PORT d[3] (5181:5181:5181) (4920:4920:4920))
        (PORT d[4] (3840:3840:3840) (3735:3735:3735))
        (PORT d[5] (3482:3482:3482) (3545:3545:3545))
        (PORT d[6] (5314:5314:5314) (5287:5287:5287))
        (PORT d[7] (2576:2576:2576) (2625:2625:2625))
        (PORT d[8] (5527:5527:5527) (5384:5384:5384))
        (PORT d[9] (3973:3973:3973) (4070:4070:4070))
        (PORT d[10] (2920:2920:2920) (3017:3017:3017))
        (PORT d[11] (4513:4513:4513) (4334:4334:4334))
        (PORT d[12] (4135:4135:4135) (4125:4125:4125))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5189:5189:5189) (5087:5087:5087))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5221:5221:5221))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (5410:5410:5410))
        (PORT d[1] (3834:3834:3834) (3822:3822:3822))
        (PORT d[2] (4907:4907:4907) (4818:4818:4818))
        (PORT d[3] (2370:2370:2370) (2343:2343:2343))
        (PORT d[4] (4545:4545:4545) (4443:4443:4443))
        (PORT d[5] (2509:2509:2509) (2498:2498:2498))
        (PORT d[6] (8010:8010:8010) (8097:8097:8097))
        (PORT d[7] (3548:3548:3548) (3458:3458:3458))
        (PORT d[8] (3478:3478:3478) (3468:3468:3468))
        (PORT d[9] (2903:2903:2903) (2776:2776:2776))
        (PORT d[10] (3561:3561:3561) (3568:3568:3568))
        (PORT d[11] (2820:2820:2820) (2822:2822:2822))
        (PORT d[12] (6752:6752:6752) (6663:6663:6663))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2736:2736:2736) (2546:2546:2546))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4451:4451:4451) (4352:4352:4352))
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4062:4062:4062) (4038:4038:4038))
        (PORT d[1] (4866:4866:4866) (4692:4692:4692))
        (PORT d[2] (4086:4086:4086) (4089:4089:4089))
        (PORT d[3] (4769:4769:4769) (4611:4611:4611))
        (PORT d[4] (3201:3201:3201) (3088:3088:3088))
        (PORT d[5] (4246:4246:4246) (4313:4313:4313))
        (PORT d[6] (5839:5839:5839) (5851:5851:5851))
        (PORT d[7] (1910:1910:1910) (1976:1976:1976))
        (PORT d[8] (3631:3631:3631) (3455:3455:3455))
        (PORT d[9] (3956:3956:3956) (4057:4057:4057))
        (PORT d[10] (4863:4863:4863) (4886:4886:4886))
        (PORT d[11] (3352:3352:3352) (3204:3204:3204))
        (PORT d[12] (3828:3828:3828) (3833:3833:3833))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2723:2723:2723))
        (PORT clk (2204:2204:2204) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (4899:4899:4899))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5454:5454:5454) (5418:5418:5418))
        (PORT d[1] (3800:3800:3800) (3787:3787:3787))
        (PORT d[2] (4876:4876:4876) (4787:4787:4787))
        (PORT d[3] (2717:2717:2717) (2670:2670:2670))
        (PORT d[4] (4273:4273:4273) (4191:4191:4191))
        (PORT d[5] (3642:3642:3642) (3700:3700:3700))
        (PORT d[6] (5780:5780:5780) (5782:5782:5782))
        (PORT d[7] (3541:3541:3541) (3450:3450:3450))
        (PORT d[8] (3106:3106:3106) (3105:3105:3105))
        (PORT d[9] (2883:2883:2883) (2758:2758:2758))
        (PORT d[10] (3040:3040:3040) (3096:3096:3096))
        (PORT d[11] (2893:2893:2893) (2917:2917:2917))
        (PORT d[12] (6757:6757:6757) (6669:6669:6669))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4004:4004:4004))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (3847:3847:3847))
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (4021:4021:4021))
        (PORT d[1] (4866:4866:4866) (4691:4691:4691))
        (PORT d[2] (3789:3789:3789) (3798:3798:3798))
        (PORT d[3] (4440:4440:4440) (4291:4291:4291))
        (PORT d[4] (3242:3242:3242) (3128:3128:3128))
        (PORT d[5] (3637:3637:3637) (3730:3730:3730))
        (PORT d[6] (5799:5799:5799) (5811:5811:5811))
        (PORT d[7] (1911:1911:1911) (1977:1977:1977))
        (PORT d[8] (3346:3346:3346) (3191:3191:3191))
        (PORT d[9] (3937:3937:3937) (4026:4026:4026))
        (PORT d[10] (2952:2952:2952) (3054:3054:3054))
        (PORT d[11] (3365:3365:3365) (3217:3217:3217))
        (PORT d[12] (3835:3835:3835) (3840:3840:3840))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3559:3559:3559))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3696:3696:3696))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4548:4548:4548) (4574:4574:4574))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4590:4590:4590))
        (PORT d[1] (3476:3476:3476) (3471:3471:3471))
        (PORT d[2] (4546:4546:4546) (4471:4471:4471))
        (PORT d[3] (2427:2427:2427) (2394:2394:2394))
        (PORT d[4] (3951:3951:3951) (3879:3879:3879))
        (PORT d[5] (3284:3284:3284) (3356:3356:3356))
        (PORT d[6] (7725:7725:7725) (7826:7826:7826))
        (PORT d[7] (3188:3188:3188) (3105:3105:3105))
        (PORT d[8] (2783:2783:2783) (2799:2799:2799))
        (PORT d[9] (3446:3446:3446) (3450:3450:3450))
        (PORT d[10] (2745:2745:2745) (2813:2813:2813))
        (PORT d[11] (2529:2529:2529) (2567:2567:2567))
        (PORT d[12] (6433:6433:6433) (6330:6330:6330))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (3888:3888:3888))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3524:3524:3524))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3629:3629:3629))
        (PORT d[1] (4547:4547:4547) (4384:4384:4384))
        (PORT d[2] (3709:3709:3709) (3709:3709:3709))
        (PORT d[3] (4760:4760:4760) (4601:4601:4601))
        (PORT d[4] (3548:3548:3548) (3428:3428:3428))
        (PORT d[5] (3882:3882:3882) (3965:3965:3965))
        (PORT d[6] (5463:5463:5463) (5483:5483:5483))
        (PORT d[7] (2668:2668:2668) (2758:2758:2758))
        (PORT d[8] (3950:3950:3950) (3756:3756:3756))
        (PORT d[9] (3889:3889:3889) (3981:3981:3981))
        (PORT d[10] (4891:4891:4891) (4917:4917:4917))
        (PORT d[11] (3669:3669:3669) (3503:3503:3503))
        (PORT d[12] (3855:3855:3855) (3859:3859:3859))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (3775:3775:3775))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (5522:5522:5522))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5517:5517:5517) (5496:5496:5496))
        (PORT d[1] (4184:4184:4184) (4163:4163:4163))
        (PORT d[2] (4928:4928:4928) (4845:4845:4845))
        (PORT d[3] (2998:2998:2998) (2948:2948:2948))
        (PORT d[4] (2800:2800:2800) (2648:2648:2648))
        (PORT d[5] (2843:2843:2843) (2823:2823:2823))
        (PORT d[6] (5792:5792:5792) (5793:5793:5793))
        (PORT d[7] (2543:2543:2543) (2469:2469:2469))
        (PORT d[8] (3783:3783:3783) (3771:3771:3771))
        (PORT d[9] (1996:1996:1996) (1929:1929:1929))
        (PORT d[10] (4182:4182:4182) (4170:4170:4170))
        (PORT d[11] (3172:3172:3172) (3183:3183:3183))
        (PORT d[12] (6757:6757:6757) (6669:6669:6669))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3703:3703:3703))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (3788:3788:3788))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2811:2811:2811) (2825:2825:2825))
        (PORT d[1] (4038:4038:4038) (3897:3897:3897))
        (PORT d[2] (4424:4424:4424) (4415:4415:4415))
        (PORT d[3] (3442:3442:3442) (3301:3301:3301))
        (PORT d[4] (2543:2543:2543) (2455:2455:2455))
        (PORT d[5] (4525:4525:4525) (4591:4591:4591))
        (PORT d[6] (6192:6192:6192) (6196:6196:6196))
        (PORT d[7] (2428:2428:2428) (2445:2445:2445))
        (PORT d[8] (3156:3156:3156) (2958:2958:2958))
        (PORT d[9] (4636:4636:4636) (4718:4718:4718))
        (PORT d[10] (5588:5588:5588) (5590:5590:5590))
        (PORT d[11] (2958:2958:2958) (2814:2814:2814))
        (PORT d[12] (3852:3852:3852) (3853:3853:3853))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2830:2830:2830))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4127:4127:4127))
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4351:4351:4351))
        (PORT d[1] (3031:3031:3031) (3004:3004:3004))
        (PORT d[2] (4785:4785:4785) (4670:4670:4670))
        (PORT d[3] (2724:2724:2724) (2686:2686:2686))
        (PORT d[4] (4661:4661:4661) (4612:4612:4612))
        (PORT d[5] (3614:3614:3614) (3676:3676:3676))
        (PORT d[6] (4912:4912:4912) (4816:4816:4816))
        (PORT d[7] (2989:2989:2989) (2922:2922:2922))
        (PORT d[8] (2154:2154:2154) (2169:2169:2169))
        (PORT d[9] (4728:4728:4728) (4696:4696:4696))
        (PORT d[10] (2267:2267:2267) (2315:2315:2315))
        (PORT d[11] (2275:2275:2275) (2323:2323:2323))
        (PORT d[12] (5316:5316:5316) (5277:5277:5277))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4285:4285:4285))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3173:3173:3173) (3115:3115:3115))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (2991:2991:2991))
        (PORT d[1] (3353:3353:3353) (3243:3243:3243))
        (PORT d[2] (3590:3590:3590) (3545:3545:3545))
        (PORT d[3] (5885:5885:5885) (5463:5463:5463))
        (PORT d[4] (3822:3822:3822) (3728:3728:3728))
        (PORT d[5] (2456:2456:2456) (2499:2499:2499))
        (PORT d[6] (5364:5364:5364) (5344:5344:5344))
        (PORT d[7] (2624:2624:2624) (2688:2688:2688))
        (PORT d[8] (4775:4775:4775) (4591:4591:4591))
        (PORT d[9] (4400:4400:4400) (4544:4544:4544))
        (PORT d[10] (2471:2471:2471) (2511:2511:2511))
        (PORT d[11] (4861:4861:4861) (4683:4683:4683))
        (PORT d[12] (4494:4494:4494) (4491:4491:4491))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3201:3201:3201) (3201:3201:3201))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4418:4418:4418))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4394:4394:4394))
        (PORT d[1] (3006:3006:3006) (2985:2985:2985))
        (PORT d[2] (4853:4853:4853) (4728:4728:4728))
        (PORT d[3] (2372:2372:2372) (2350:2350:2350))
        (PORT d[4] (4938:4938:4938) (4866:4866:4866))
        (PORT d[5] (3615:3615:3615) (3677:3677:3677))
        (PORT d[6] (4909:4909:4909) (4816:4816:4816))
        (PORT d[7] (2982:2982:2982) (2913:2913:2913))
        (PORT d[8] (2200:2200:2200) (2213:2213:2213))
        (PORT d[9] (5261:5261:5261) (5172:5172:5172))
        (PORT d[10] (2303:2303:2303) (2353:2353:2353))
        (PORT d[11] (2555:2555:2555) (2590:2590:2590))
        (PORT d[12] (5316:5316:5316) (5278:5278:5278))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (4696:4696:4696))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3361:3361:3361))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3291:3291:3291))
        (PORT d[1] (3318:3318:3318) (3211:3211:3211))
        (PORT d[2] (3359:3359:3359) (3331:3331:3331))
        (PORT d[3] (6428:6428:6428) (5976:5976:5976))
        (PORT d[4] (3853:3853:3853) (3760:3760:3760))
        (PORT d[5] (2452:2452:2452) (2497:2497:2497))
        (PORT d[6] (5338:5338:5338) (5318:5318:5318))
        (PORT d[7] (2598:2598:2598) (2664:2664:2664))
        (PORT d[8] (5360:5360:5360) (5139:5139:5139))
        (PORT d[9] (4682:4682:4682) (4809:4809:4809))
        (PORT d[10] (2515:2515:2515) (2552:2552:2552))
        (PORT d[11] (4862:4862:4862) (4684:4684:4684))
        (PORT d[12] (4458:4458:4458) (4456:4456:4456))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (2559:2559:2559))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4883:4883:4883) (4900:4900:4900))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4612:4612:4612))
        (PORT d[1] (3809:3809:3809) (3793:3793:3793))
        (PORT d[2] (4875:4875:4875) (4761:4761:4761))
        (PORT d[3] (2717:2717:2717) (2671:2671:2671))
        (PORT d[4] (3986:3986:3986) (3918:3918:3918))
        (PORT d[5] (2156:2156:2156) (2154:2154:2154))
        (PORT d[6] (7485:7485:7485) (7628:7628:7628))
        (PORT d[7] (3243:3243:3243) (3161:3161:3161))
        (PORT d[8] (2527:2527:2527) (2560:2560:2560))
        (PORT d[9] (2889:2889:2889) (2764:2764:2764))
        (PORT d[10] (3047:3047:3047) (3103:3103:3103))
        (PORT d[11] (2847:2847:2847) (2874:2874:2874))
        (PORT d[12] (6456:6456:6456) (6355:6355:6355))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3219:3219:3219))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3847:3847:3847))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3699:3699:3699))
        (PORT d[1] (4539:4539:4539) (4383:4383:4383))
        (PORT d[2] (3788:3788:3788) (3797:3797:3797))
        (PORT d[3] (4764:4764:4764) (4602:4602:4602))
        (PORT d[4] (3200:3200:3200) (3088:3088:3088))
        (PORT d[5] (4231:4231:4231) (4305:4305:4305))
        (PORT d[6] (5517:5517:5517) (5538:5538:5538))
        (PORT d[7] (2433:2433:2433) (2456:2456:2456))
        (PORT d[8] (3319:3319:3319) (3168:3168:3168))
        (PORT d[9] (4217:4217:4217) (4298:4298:4298))
        (PORT d[10] (4562:4562:4562) (4599:4599:4599))
        (PORT d[11] (3656:3656:3656) (3491:3491:3491))
        (PORT d[12] (3835:3835:3835) (3839:3839:3839))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5853:5853:5853) (5626:5626:5626))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5100:5100:5100) (5064:5064:5064))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4507:4507:4507) (4495:4495:4495))
        (PORT d[1] (3302:3302:3302) (3239:3239:3239))
        (PORT d[2] (4519:4519:4519) (4437:4437:4437))
        (PORT d[3] (2783:2783:2783) (2748:2748:2748))
        (PORT d[4] (4651:4651:4651) (4571:4571:4571))
        (PORT d[5] (3660:3660:3660) (3709:3709:3709))
        (PORT d[6] (5126:5126:5126) (5122:5122:5122))
        (PORT d[7] (2703:2703:2703) (2663:2663:2663))
        (PORT d[8] (2385:2385:2385) (2361:2361:2361))
        (PORT d[9] (5736:5736:5736) (5688:5688:5688))
        (PORT d[10] (2920:2920:2920) (2946:2946:2946))
        (PORT d[11] (2478:2478:2478) (2483:2483:2483))
        (PORT d[12] (5841:5841:5841) (5777:5777:5777))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2438:2438:2438))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3659:3659:3659) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4096:4096:4096))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2689:2689:2689))
        (PORT d[1] (3932:3932:3932) (3750:3750:3750))
        (PORT d[2] (2962:2962:2962) (2923:2923:2923))
        (PORT d[3] (4854:4854:4854) (4608:4608:4608))
        (PORT d[4] (3497:3497:3497) (3394:3394:3394))
        (PORT d[5] (3892:3892:3892) (3953:3953:3953))
        (PORT d[6] (5255:5255:5255) (5227:5227:5227))
        (PORT d[7] (2888:2888:2888) (2945:2945:2945))
        (PORT d[8] (5283:5283:5283) (5149:5149:5149))
        (PORT d[9] (3971:3971:3971) (4065:4065:4065))
        (PORT d[10] (2942:2942:2942) (3037:3037:3037))
        (PORT d[11] (4776:4776:4776) (4573:4573:4573))
        (PORT d[12] (4140:4140:4140) (4140:4140:4140))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3475:3475:3475))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5215:5215:5215) (5219:5219:5219))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5760:5760:5760) (5699:5699:5699))
        (PORT d[1] (4160:4160:4160) (4137:4137:4137))
        (PORT d[2] (4527:4527:4527) (4454:4454:4454))
        (PORT d[3] (2660:2660:2660) (2618:2618:2618))
        (PORT d[4] (4837:4837:4837) (4721:4721:4721))
        (PORT d[5] (2511:2511:2511) (2500:2500:2500))
        (PORT d[6] (5764:5764:5764) (5759:5759:5759))
        (PORT d[7] (2844:2844:2844) (2752:2752:2752))
        (PORT d[8] (3429:3429:3429) (3421:3421:3421))
        (PORT d[9] (2568:2568:2568) (2459:2459:2459))
        (PORT d[10] (3865:3865:3865) (3863:3863:3863))
        (PORT d[11] (1911:1911:1911) (1945:1945:1945))
        (PORT d[12] (6729:6729:6729) (6637:6637:6637))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3006:3006:3006) (2936:2936:2936))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3676:3676:3676) (3705:3705:3705))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4193:4193:4193) (4109:4109:4109))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4095:4095:4095) (4071:4071:4071))
        (PORT d[1] (4850:4850:4850) (4671:4671:4671))
        (PORT d[2] (4133:4133:4133) (4134:4134:4134))
        (PORT d[3] (4764:4764:4764) (4609:4609:4609))
        (PORT d[4] (2856:2856:2856) (2756:2756:2756))
        (PORT d[5] (4220:4220:4220) (4290:4290:4290))
        (PORT d[6] (6169:6169:6169) (6171:6171:6171))
        (PORT d[7] (2435:2435:2435) (2448:2448:2448))
        (PORT d[8] (2996:2996:2996) (2857:2857:2857))
        (PORT d[9] (4288:4288:4288) (4383:4383:4383))
        (PORT d[10] (4869:4869:4869) (4893:4893:4893))
        (PORT d[11] (3049:3049:3049) (2914:2914:2914))
        (PORT d[12] (3860:3860:3860) (3864:3864:3864))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2538:2538:2538))
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (4889:4889:4889))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5130:5130:5130))
        (PORT d[1] (3484:3484:3484) (3479:3479:3479))
        (PORT d[2] (4593:4593:4593) (4517:4517:4517))
        (PORT d[3] (2684:2684:2684) (2638:2638:2638))
        (PORT d[4] (3977:3977:3977) (3911:3911:3911))
        (PORT d[5] (2452:2452:2452) (2438:2438:2438))
        (PORT d[6] (7720:7720:7720) (7830:7830:7830))
        (PORT d[7] (3210:3210:3210) (3129:3129:3129))
        (PORT d[8] (3130:3130:3130) (3127:3127:3127))
        (PORT d[9] (3479:3479:3479) (3482:3482:3482))
        (PORT d[10] (3007:3007:3007) (3064:3064:3064))
        (PORT d[11] (2549:2549:2549) (2588:2588:2588))
        (PORT d[12] (6423:6423:6423) (6323:6323:6323))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2736:2736:2736))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3855:3855:3855) (3816:3816:3816))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3684:3684:3684))
        (PORT d[1] (4000:4000:4000) (3874:3874:3874))
        (PORT d[2] (3755:3755:3755) (3765:3765:3765))
        (PORT d[3] (4433:4433:4433) (4280:4280:4280))
        (PORT d[4] (3226:3226:3226) (3114:3114:3114))
        (PORT d[5] (3904:3904:3904) (3990:3990:3990))
        (PORT d[6] (5516:5516:5516) (5537:5537:5537))
        (PORT d[7] (2244:2244:2244) (2294:2294:2294))
        (PORT d[8] (4196:4196:4196) (3974:3974:3974))
        (PORT d[9] (3933:3933:3933) (4030:4030:4030))
        (PORT d[10] (4870:4870:4870) (4893:4893:4893))
        (PORT d[11] (3667:3667:3667) (3506:3506:3506))
        (PORT d[12] (4134:4134:4134) (4125:4125:4125))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (2927:2927:2927))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5840:5840:5840) (5812:5812:5812))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5834:5834:5834) (5799:5799:5799))
        (PORT d[1] (4533:4533:4533) (4505:4505:4505))
        (PORT d[2] (5250:5250:5250) (5160:5160:5160))
        (PORT d[3] (3308:3308:3308) (3245:3245:3245))
        (PORT d[4] (3108:3108:3108) (2945:2945:2945))
        (PORT d[5] (2435:2435:2435) (2422:2422:2422))
        (PORT d[6] (6095:6095:6095) (6085:6085:6085))
        (PORT d[7] (3254:3254:3254) (3154:3154:3154))
        (PORT d[8] (4158:4158:4158) (4138:4138:4138))
        (PORT d[9] (2615:2615:2615) (2502:2502:2502))
        (PORT d[10] (2114:2114:2114) (2106:2106:2106))
        (PORT d[11] (2260:2260:2260) (2282:2282:2282))
        (PORT d[12] (5119:5119:5119) (5048:5048:5048))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3024:3024:3024) (2827:2827:2827))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (3443:3443:3443))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2600:2600:2600))
        (PORT d[1] (3719:3719:3719) (3597:3597:3597))
        (PORT d[2] (3274:3274:3274) (3243:3243:3243))
        (PORT d[3] (4064:4064:4064) (3888:3888:3888))
        (PORT d[4] (2860:2860:2860) (2761:2761:2761))
        (PORT d[5] (3580:3580:3580) (3663:3663:3663))
        (PORT d[6] (6791:6791:6791) (6768:6768:6768))
        (PORT d[7] (2236:2236:2236) (2292:2292:2292))
        (PORT d[8] (3034:3034:3034) (2895:2895:2895))
        (PORT d[9] (4946:4946:4946) (5021:5021:5021))
        (PORT d[10] (5916:5916:5916) (5909:5909:5909))
        (PORT d[11] (3418:3418:3418) (3266:3266:3266))
        (PORT d[12] (3856:3856:3856) (3863:3863:3863))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (3050:3050:3050))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3702:3702:3702) (3674:3674:3674))
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5645:5645:5645) (5686:5686:5686))
        (PORT d[1] (4614:4614:4614) (4707:4707:4707))
        (PORT d[2] (5705:5705:5705) (5664:5664:5664))
        (PORT d[3] (3580:3580:3580) (3609:3609:3609))
        (PORT d[4] (4720:4720:4720) (4575:4575:4575))
        (PORT d[5] (4795:4795:4795) (4914:4914:4914))
        (PORT d[6] (6259:6259:6259) (6310:6310:6310))
        (PORT d[7] (3475:3475:3475) (3255:3255:3255))
        (PORT d[8] (4258:4258:4258) (4415:4415:4415))
        (PORT d[9] (2164:2164:2164) (2163:2163:2163))
        (PORT d[10] (2758:2758:2758) (2742:2742:2742))
        (PORT d[11] (2862:2862:2862) (2883:2883:2883))
        (PORT d[12] (5762:5762:5762) (5778:5778:5778))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (3622:3622:3622))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3988:3988:3988) (3976:3976:3976))
        (PORT clk (2208:2208:2208) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3966:3966:3966))
        (PORT d[1] (5073:5073:5073) (4950:4950:4950))
        (PORT d[2] (5099:5099:5099) (5091:5091:5091))
        (PORT d[3] (5435:5435:5435) (5444:5444:5444))
        (PORT d[4] (3270:3270:3270) (3213:3213:3213))
        (PORT d[5] (4066:4066:4066) (4194:4194:4194))
        (PORT d[6] (4648:4648:4648) (4611:4611:4611))
        (PORT d[7] (2886:2886:2886) (2934:2934:2934))
        (PORT d[8] (6054:6054:6054) (5941:5941:5941))
        (PORT d[9] (3126:3126:3126) (3165:3165:3165))
        (PORT d[10] (4479:4479:4479) (4477:4477:4477))
        (PORT d[11] (3016:3016:3016) (2991:2991:2991))
        (PORT d[12] (3362:3362:3362) (3206:3206:3206))
        (PORT clk (2205:2205:2205) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3502:3502:3502))
        (PORT clk (2205:2205:2205) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5325:5325:5325) (5269:5269:5269))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (3892:3892:3892))
        (PORT d[1] (4621:4621:4621) (4636:4636:4636))
        (PORT d[2] (6330:6330:6330) (6233:6233:6233))
        (PORT d[3] (4751:4751:4751) (4726:4726:4726))
        (PORT d[4] (4652:4652:4652) (4615:4615:4615))
        (PORT d[5] (3889:3889:3889) (3928:3928:3928))
        (PORT d[6] (5273:5273:5273) (5173:5173:5173))
        (PORT d[7] (3340:3340:3340) (3285:3285:3285))
        (PORT d[8] (3724:3724:3724) (3696:3696:3696))
        (PORT d[9] (4056:4056:4056) (4026:4026:4026))
        (PORT d[10] (2979:2979:2979) (3017:3017:3017))
        (PORT d[11] (3336:3336:3336) (3394:3394:3394))
        (PORT d[12] (3383:3383:3383) (3251:3251:3251))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4529:4529:4529))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3699:3699:3699))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4251:4251:4251))
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5600:5600:5600) (5531:5531:5531))
        (PORT d[1] (3779:3779:3779) (3775:3775:3775))
        (PORT d[2] (6226:6226:6226) (6266:6266:6266))
        (PORT d[3] (3431:3431:3431) (3329:3329:3329))
        (PORT d[4] (5064:5064:5064) (5040:5040:5040))
        (PORT d[5] (4075:4075:4075) (4089:4089:4089))
        (PORT d[6] (5134:5134:5134) (5028:5028:5028))
        (PORT d[7] (5109:5109:5109) (5253:5253:5253))
        (PORT d[8] (5984:5984:5984) (5836:5836:5836))
        (PORT d[9] (3155:3155:3155) (3166:3166:3166))
        (PORT d[10] (3288:3288:3288) (3358:3358:3358))
        (PORT d[11] (4665:4665:4665) (4570:4570:4570))
        (PORT d[12] (5556:5556:5556) (5560:5560:5560))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3483:3483:3483) (3207:3207:3207))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5665:5665:5665) (5599:5599:5599))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4301:4301:4301) (4209:4209:4209))
        (PORT d[1] (4929:4929:4929) (4926:4926:4926))
        (PORT d[2] (6339:6339:6339) (6234:6234:6234))
        (PORT d[3] (5069:5069:5069) (5034:5034:5034))
        (PORT d[4] (4710:4710:4710) (4689:4689:4689))
        (PORT d[5] (4187:4187:4187) (4219:4219:4219))
        (PORT d[6] (5610:5610:5610) (5500:5500:5500))
        (PORT d[7] (3674:3674:3674) (3601:3601:3601))
        (PORT d[8] (4060:4060:4060) (4018:4018:4018))
        (PORT d[9] (4063:4063:4063) (4024:4024:4024))
        (PORT d[10] (3265:3265:3265) (3294:3294:3294))
        (PORT d[11] (1950:1950:1950) (1995:1995:1995))
        (PORT d[12] (3715:3715:3715) (3571:3571:3571))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3714:3714:3714))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4415:4415:4415) (4287:4287:4287))
        (PORT clk (2209:2209:2209) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5906:5906:5906) (5838:5838:5838))
        (PORT d[1] (3802:3802:3802) (3800:3800:3800))
        (PORT d[2] (6575:6575:6575) (6608:6608:6608))
        (PORT d[3] (3561:3561:3561) (3482:3482:3482))
        (PORT d[4] (5062:5062:5062) (5042:5042:5042))
        (PORT d[5] (4390:4390:4390) (4387:4387:4387))
        (PORT d[6] (5497:5497:5497) (5381:5381:5381))
        (PORT d[7] (2613:2613:2613) (2548:2548:2548))
        (PORT d[8] (6342:6342:6342) (6191:6191:6191))
        (PORT d[9] (3481:3481:3481) (3481:3481:3481))
        (PORT d[10] (2250:2250:2250) (2326:2326:2326))
        (PORT d[11] (2896:2896:2896) (2809:2809:2809))
        (PORT d[12] (5277:5277:5277) (5305:5305:5305))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2479:2479:2479))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5188:5188:5188))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3898:3898:3898) (3786:3786:3786))
        (PORT d[1] (4260:4260:4260) (4291:4291:4291))
        (PORT d[2] (5690:5690:5690) (5595:5595:5595))
        (PORT d[3] (4383:4383:4383) (4367:4367:4367))
        (PORT d[4] (4703:4703:4703) (4673:4673:4673))
        (PORT d[5] (3537:3537:3537) (3583:3583:3583))
        (PORT d[6] (4593:4593:4593) (4499:4499:4499))
        (PORT d[7] (3019:3019:3019) (2971:2971:2971))
        (PORT d[8] (3378:3378:3378) (3361:3361:3361))
        (PORT d[9] (3442:3442:3442) (3434:3434:3434))
        (PORT d[10] (2577:2577:2577) (2621:2621:2621))
        (PORT d[11] (2681:2681:2681) (2765:2765:2765))
        (PORT d[12] (4658:4658:4658) (4372:4372:4372))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3511:3511:3511) (3395:3395:3395))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4402:4402:4402) (4275:4275:4275))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4885:4885:4885))
        (PORT d[1] (3853:3853:3853) (3856:3856:3856))
        (PORT d[2] (5528:5528:5528) (5589:5589:5589))
        (PORT d[3] (3845:3845:3845) (3752:3752:3752))
        (PORT d[4] (4425:4425:4425) (4431:4431:4431))
        (PORT d[5] (3440:3440:3440) (3472:3472:3472))
        (PORT d[6] (4830:4830:4830) (4733:4733:4733))
        (PORT d[7] (4473:4473:4473) (4643:4643:4643))
        (PORT d[8] (5661:5661:5661) (5527:5527:5527))
        (PORT d[9] (3145:3145:3145) (3146:3146:3146))
        (PORT d[10] (2964:2964:2964) (3038:3038:3038))
        (PORT d[11] (3527:3527:3527) (3410:3410:3410))
        (PORT d[12] (4611:4611:4611) (4653:4653:4653))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4299:4299:4299) (4076:4076:4076))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4718:4718:4718) (4693:4693:4693))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (3572:3572:3572))
        (PORT d[1] (3914:3914:3914) (3956:3956:3956))
        (PORT d[2] (5695:5695:5695) (5610:5610:5610))
        (PORT d[3] (4114:4114:4114) (4107:4107:4107))
        (PORT d[4] (4705:4705:4705) (4681:4681:4681))
        (PORT d[5] (3229:3229:3229) (3291:3291:3291))
        (PORT d[6] (4584:4584:4584) (4490:4490:4490))
        (PORT d[7] (2642:2642:2642) (2604:2604:2604))
        (PORT d[8] (3078:3078:3078) (3067:3067:3067))
        (PORT d[9] (2880:2880:2880) (2921:2921:2921))
        (PORT d[10] (2249:2249:2249) (2304:2304:2304))
        (PORT d[11] (2660:2660:2660) (2742:2742:2742))
        (PORT d[12] (4622:4622:4622) (4336:4336:4336))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3060:3060:3060) (2923:2923:2923))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4293:4293:4293))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4675:4675:4675) (4638:4638:4638))
        (PORT d[1] (3840:3840:3840) (3829:3829:3829))
        (PORT d[2] (5512:5512:5512) (5562:5562:5562))
        (PORT d[3] (3923:3923:3923) (3835:3835:3835))
        (PORT d[4] (4410:4410:4410) (4397:4397:4397))
        (PORT d[5] (3433:3433:3433) (3463:3463:3463))
        (PORT d[6] (4750:4750:4750) (4651:4651:4651))
        (PORT d[7] (4465:4465:4465) (4632:4632:4632))
        (PORT d[8] (5637:5637:5637) (5501:5501:5501))
        (PORT d[9] (2836:2836:2836) (2846:2846:2846))
        (PORT d[10] (2620:2620:2620) (2711:2711:2711))
        (PORT d[11] (3873:3873:3873) (3692:3692:3692))
        (PORT d[12] (4917:4917:4917) (4947:4947:4947))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4007:4007:4007) (3931:3931:3931))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4691:4691:4691) (4658:4658:4658))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3494:3494:3494))
        (PORT d[1] (3640:3640:3640) (3689:3689:3689))
        (PORT d[2] (5338:5338:5338) (5263:5263:5263))
        (PORT d[3] (3990:3990:3990) (3974:3974:3974))
        (PORT d[4] (4738:4738:4738) (4713:4713:4713))
        (PORT d[5] (3246:3246:3246) (3308:3308:3308))
        (PORT d[6] (4251:4251:4251) (4173:4173:4173))
        (PORT d[7] (2910:2910:2910) (2853:2853:2853))
        (PORT d[8] (2554:2554:2554) (2585:2585:2585))
        (PORT d[9] (2844:2844:2844) (2886:2886:2886))
        (PORT d[10] (2228:2228:2228) (2280:2280:2280))
        (PORT d[11] (2640:2640:2640) (2717:2717:2717))
        (PORT d[12] (4113:4113:4113) (3862:3862:3862))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4950:4950:4950) (4846:4846:4846))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4037:4037:4037) (3923:3923:3923))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (4578:4578:4578))
        (PORT d[1] (3537:3537:3537) (3549:3549:3549))
        (PORT d[2] (5201:5201:5201) (5275:5275:5275))
        (PORT d[3] (4231:4231:4231) (4132:4132:4132))
        (PORT d[4] (4140:4140:4140) (4163:4163:4163))
        (PORT d[5] (3162:3162:3162) (3206:3206:3206))
        (PORT d[6] (4562:4562:4562) (4492:4492:4492))
        (PORT d[7] (4135:4135:4135) (4310:4310:4310))
        (PORT d[8] (5258:5258:5258) (5134:5134:5134))
        (PORT d[9] (2506:2506:2506) (2544:2544:2544))
        (PORT d[10] (2610:2610:2610) (2700:2700:2700))
        (PORT d[11] (5020:5020:5020) (4908:4908:4908))
        (PORT d[12] (4675:4675:4675) (4724:4724:4724))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3315:3315:3315))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4376:4376:4376))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3433:3433:3433))
        (PORT d[1] (3047:3047:3047) (3042:3042:3042))
        (PORT d[2] (4611:4611:4611) (4534:4534:4534))
        (PORT d[3] (4254:4254:4254) (4324:4324:4324))
        (PORT d[4] (5760:5760:5760) (5776:5776:5776))
        (PORT d[5] (3596:3596:3596) (3675:3675:3675))
        (PORT d[6] (3641:3641:3641) (3543:3543:3543))
        (PORT d[7] (3282:3282:3282) (3224:3224:3224))
        (PORT d[8] (2522:2522:2522) (2543:2543:2543))
        (PORT d[9] (2938:2938:2938) (3011:3011:3011))
        (PORT d[10] (2587:2587:2587) (2652:2652:2652))
        (PORT d[11] (2622:2622:2622) (2657:2657:2657))
        (PORT d[12] (4435:4435:4435) (4289:4289:4289))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (3969:3969:3969))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (3947:3947:3947))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (5020:5020:5020))
        (PORT d[1] (3861:3861:3861) (3859:3859:3859))
        (PORT d[2] (4853:4853:4853) (4898:4898:4898))
        (PORT d[3] (4295:4295:4295) (4220:4220:4220))
        (PORT d[4] (4433:4433:4433) (4451:4451:4451))
        (PORT d[5] (2731:2731:2731) (2733:2733:2733))
        (PORT d[6] (4689:4689:4689) (4664:4664:4664))
        (PORT d[7] (3795:3795:3795) (3947:3947:3947))
        (PORT d[8] (4914:4914:4914) (4747:4747:4747))
        (PORT d[9] (2714:2714:2714) (2719:2719:2719))
        (PORT d[10] (2461:2461:2461) (2499:2499:2499))
        (PORT d[11] (4287:4287:4287) (4137:4137:4137))
        (PORT d[12] (4822:4822:4822) (4806:4806:4806))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4189:4189:4189))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4392:4392:4392))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3257:3257:3257))
        (PORT d[1] (3061:3061:3061) (3051:3051:3051))
        (PORT d[2] (4924:4924:4924) (4838:4838:4838))
        (PORT d[3] (4566:4566:4566) (4616:4616:4616))
        (PORT d[4] (6102:6102:6102) (6107:6107:6107))
        (PORT d[5] (3619:3619:3619) (3704:3704:3704))
        (PORT d[6] (3621:3621:3621) (3522:3522:3522))
        (PORT d[7] (3365:3365:3365) (3334:3334:3334))
        (PORT d[8] (2493:2493:2493) (2518:2518:2518))
        (PORT d[9] (3501:3501:3501) (3528:3528:3528))
        (PORT d[10] (2664:2664:2664) (2740:2740:2740))
        (PORT d[11] (2286:2286:2286) (2347:2347:2347))
        (PORT d[12] (4410:4410:4410) (4268:4268:4268))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5259:5259:5259) (5093:5093:5093))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (3983:3983:3983))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5295:5295:5295) (5256:5256:5256))
        (PORT d[1] (3856:3856:3856) (3862:3862:3862))
        (PORT d[2] (5067:5067:5067) (5085:5085:5085))
        (PORT d[3] (4275:4275:4275) (4199:4199:4199))
        (PORT d[4] (4772:4772:4772) (4770:4770:4770))
        (PORT d[5] (2999:2999:2999) (2998:2998:2998))
        (PORT d[6] (5307:5307:5307) (5248:5248:5248))
        (PORT d[7] (4122:4122:4122) (4263:4263:4263))
        (PORT d[8] (4876:4876:4876) (4716:4716:4716))
        (PORT d[9] (3014:3014:3014) (3011:3011:3011))
        (PORT d[10] (2818:2818:2818) (2828:2828:2828))
        (PORT d[11] (4575:4575:4575) (4414:4414:4414))
        (PORT d[12] (4549:4549:4549) (4559:4559:4559))
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4180:4180:4180))
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4997:4997:4997) (4954:4954:4954))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3574:3574:3574))
        (PORT d[1] (4274:4274:4274) (4305:4305:4305))
        (PORT d[2] (6002:6002:6002) (5909:5909:5909))
        (PORT d[3] (4410:4410:4410) (4393:4393:4393))
        (PORT d[4] (4708:4708:4708) (4680:4680:4680))
        (PORT d[5] (3550:3550:3550) (3597:3597:3597))
        (PORT d[6] (4914:4914:4914) (4815:4815:4815))
        (PORT d[7] (3001:3001:3001) (2956:2956:2956))
        (PORT d[8] (2477:2477:2477) (2507:2507:2507))
        (PORT d[9] (3169:3169:3169) (3195:3195:3195))
        (PORT d[10] (2650:2650:2650) (2694:2694:2694))
        (PORT d[11] (2714:2714:2714) (2797:2797:2797))
        (PORT d[12] (5008:5008:5008) (4717:4717:4717))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (2851:2851:2851))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (3929:3929:3929))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5253:5253:5253) (5186:5186:5186))
        (PORT d[1] (3854:3854:3854) (3857:3857:3857))
        (PORT d[2] (5854:5854:5854) (5896:5896:5896))
        (PORT d[3] (3586:3586:3586) (3507:3507:3507))
        (PORT d[4] (4740:4740:4740) (4727:4727:4727))
        (PORT d[5] (3741:3741:3741) (3764:3764:3764))
        (PORT d[6] (4799:4799:4799) (4702:4702:4702))
        (PORT d[7] (4791:4791:4791) (4949:4949:4949))
        (PORT d[8] (5662:5662:5662) (5528:5528:5528))
        (PORT d[9] (3119:3119:3119) (3123:3123:3123))
        (PORT d[10] (2977:2977:2977) (3063:3063:3063))
        (PORT d[11] (4209:4209:4209) (4010:4010:4010))
        (PORT d[12] (4888:4888:4888) (4926:4926:4926))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3052:3052:3052))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4292:4292:4292) (4249:4249:4249))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4697:4697:4697))
        (PORT d[1] (3485:3485:3485) (3497:3497:3497))
        (PORT d[2] (4657:4657:4657) (4589:4589:4589))
        (PORT d[3] (3206:3206:3206) (3229:3229:3229))
        (PORT d[4] (4355:4355:4355) (4318:4318:4318))
        (PORT d[5] (4092:4092:4092) (4080:4080:4080))
        (PORT d[6] (5444:5444:5444) (5416:5416:5416))
        (PORT d[7] (3482:3482:3482) (3494:3494:3494))
        (PORT d[8] (3179:3179:3179) (3225:3225:3225))
        (PORT d[9] (2489:2489:2489) (2503:2503:2503))
        (PORT d[10] (3265:3265:3265) (3331:3331:3331))
        (PORT d[11] (4280:4280:4280) (4369:4369:4369))
        (PORT d[12] (4959:4959:4959) (4892:4892:4892))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3426:3426:3426) (3273:3273:3273))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3580:3580:3580))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (4875:4875:4875))
        (PORT d[1] (3656:3656:3656) (3691:3691:3691))
        (PORT d[2] (4684:4684:4684) (4515:4515:4515))
        (PORT d[3] (4990:4990:4990) (4960:4960:4960))
        (PORT d[4] (3683:3683:3683) (3633:3633:3633))
        (PORT d[5] (4787:4787:4787) (4671:4671:4671))
        (PORT d[6] (4593:4593:4593) (4511:4511:4511))
        (PORT d[7] (4305:4305:4305) (4143:4143:4143))
        (PORT d[8] (5411:5411:5411) (5318:5318:5318))
        (PORT d[9] (3428:3428:3428) (3451:3451:3451))
        (PORT d[10] (3678:3678:3678) (3613:3613:3613))
        (PORT d[11] (5964:5964:5964) (5861:5861:5861))
        (PORT d[12] (4199:4199:4199) (4215:4215:4215))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2601:2601:2601))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4082:4082:4082))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2955:2955:2955) (2873:2873:2873))
        (PORT d[1] (3767:3767:3767) (3744:3744:3744))
        (PORT d[2] (4572:4572:4572) (4494:4494:4494))
        (PORT d[3] (4297:4297:4297) (4372:4372:4372))
        (PORT d[4] (6120:6120:6120) (6128:6128:6128))
        (PORT d[5] (3965:3965:3965) (4039:4039:4039))
        (PORT d[6] (3447:3447:3447) (3321:3321:3321))
        (PORT d[7] (3683:3683:3683) (3643:3643:3643))
        (PORT d[8] (2445:2445:2445) (2476:2476:2476))
        (PORT d[9] (4176:4176:4176) (4185:4185:4185))
        (PORT d[10] (3249:3249:3249) (3292:3292:3292))
        (PORT d[11] (2308:2308:2308) (2369:2369:2369))
        (PORT d[12] (3792:3792:3792) (3687:3687:3687))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (3939:3939:3939))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (3970:3970:3970))
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5662:5662:5662) (5616:5616:5616))
        (PORT d[1] (4181:4181:4181) (4181:4181:4181))
        (PORT d[2] (5474:5474:5474) (5486:5486:5486))
        (PORT d[3] (3850:3850:3850) (3767:3767:3767))
        (PORT d[4] (4817:4817:4817) (4821:4821:4821))
        (PORT d[5] (2401:2401:2401) (2407:2407:2407))
        (PORT d[6] (4580:4580:4580) (4523:4523:4523))
        (PORT d[7] (4426:4426:4426) (4557:4557:4557))
        (PORT d[8] (5153:5153:5153) (4977:4977:4977))
        (PORT d[9] (3386:3386:3386) (3375:3375:3375))
        (PORT d[10] (3179:3179:3179) (3189:3189:3189))
        (PORT d[11] (4888:4888:4888) (4712:4712:4712))
        (PORT d[12] (4547:4547:4547) (4568:4568:4568))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1925:1925:1925))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3683:3683:3683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5024:5024:5024) (4981:4981:4981))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (3894:3894:3894))
        (PORT d[1] (4306:4306:4306) (4337:4337:4337))
        (PORT d[2] (6043:6043:6043) (5953:5953:5953))
        (PORT d[3] (4701:4701:4701) (4673:4673:4673))
        (PORT d[4] (4733:4733:4733) (4705:4705:4705))
        (PORT d[5] (3271:3271:3271) (3329:3329:3329))
        (PORT d[6] (4922:4922:4922) (4824:4824:4824))
        (PORT d[7] (3002:3002:3002) (2957:2957:2957))
        (PORT d[8] (3400:3400:3400) (3384:3384:3384))
        (PORT d[9] (3182:3182:3182) (3205:3205:3205))
        (PORT d[10] (2634:2634:2634) (2680:2680:2680))
        (PORT d[11] (3064:3064:3064) (3135:3135:3135))
        (PORT d[12] (5040:5040:5040) (4749:4749:4749))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3557:3557:3557))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4366:4366:4366) (4232:4232:4232))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (5220:5220:5220))
        (PORT d[1] (3505:3505:3505) (3506:3506:3506))
        (PORT d[2] (5862:5862:5862) (5904:5904:5904))
        (PORT d[3] (3561:3561:3561) (3482:3482:3482))
        (PORT d[4] (4723:4723:4723) (4716:4716:4716))
        (PORT d[5] (3727:3727:3727) (3744:3744:3744))
        (PORT d[6] (5085:5085:5085) (4978:4978:4978))
        (PORT d[7] (4798:4798:4798) (4957:4957:4957))
        (PORT d[8] (5956:5956:5956) (5815:5815:5815))
        (PORT d[9] (3145:3145:3145) (3147:3147:3147))
        (PORT d[10] (3017:3017:3017) (3103:3103:3103))
        (PORT d[11] (4702:4702:4702) (4607:4607:4607))
        (PORT d[12] (4928:4928:4928) (4966:4966:4966))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3108:3108:3108))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4953:4953:4953) (4902:4902:4902))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3226:3226:3226))
        (PORT d[1] (3900:3900:3900) (3941:3941:3941))
        (PORT d[2] (5655:5655:5655) (5566:5566:5566))
        (PORT d[3] (4083:4083:4083) (4077:4077:4077))
        (PORT d[4] (4738:4738:4738) (4714:4714:4714))
        (PORT d[5] (3266:3266:3266) (3327:3327:3327))
        (PORT d[6] (4544:4544:4544) (4450:4450:4450))
        (PORT d[7] (2939:2939:2939) (2856:2856:2856))
        (PORT d[8] (2786:2786:2786) (2801:2801:2801))
        (PORT d[9] (3157:3157:3157) (3156:3156:3156))
        (PORT d[10] (2535:2535:2535) (2570:2570:2570))
        (PORT d[11] (2911:2911:2911) (2914:2914:2914))
        (PORT d[12] (4605:4605:4605) (4318:4318:4318))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3517:3517:3517))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (4257:4257:4257))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4585:4585:4585))
        (PORT d[1] (3504:3504:3504) (3509:3509:3509))
        (PORT d[2] (5500:5500:5500) (5546:5546:5546))
        (PORT d[3] (4251:4251:4251) (4151:4151:4151))
        (PORT d[4] (4115:4115:4115) (4135:4135:4135))
        (PORT d[5] (3134:3134:3134) (3181:3181:3181))
        (PORT d[6] (4472:4472:4472) (4384:4384:4384))
        (PORT d[7] (4449:4449:4449) (4614:4614:4614))
        (PORT d[8] (5283:5283:5283) (5157:5157:5157))
        (PORT d[9] (2493:2493:2493) (2531:2531:2531))
        (PORT d[10] (2652:2652:2652) (2742:2742:2742))
        (PORT d[11] (4986:4986:4986) (4878:4878:4878))
        (PORT d[12] (4641:4641:4641) (4693:4693:4693))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3514:3514:3514))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4199:4199:4199) (4108:4108:4108))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (2956:2956:2956))
        (PORT d[1] (3766:3766:3766) (3743:3743:3743))
        (PORT d[2] (4519:4519:4519) (4441:4441:4441))
        (PORT d[3] (4308:4308:4308) (4382:4382:4382))
        (PORT d[4] (5754:5754:5754) (5774:5774:5774))
        (PORT d[5] (3951:3951:3951) (4024:4024:4024))
        (PORT d[6] (3286:3286:3286) (3199:3199:3199))
        (PORT d[7] (3700:3700:3700) (3659:3659:3659))
        (PORT d[8] (2831:2831:2831) (2855:2855:2855))
        (PORT d[9] (3856:3856:3856) (3877:3877:3877))
        (PORT d[10] (3280:3280:3280) (3322:3322:3322))
        (PORT d[11] (2597:2597:2597) (2642:2642:2642))
        (PORT d[12] (3735:3735:3735) (3578:3578:3578))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3223:3223:3223))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4005:4005:4005))
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (5641:5641:5641))
        (PORT d[1] (4156:4156:4156) (4154:4154:4154))
        (PORT d[2] (4793:4793:4793) (4830:4830:4830))
        (PORT d[3] (3936:3936:3936) (3872:3872:3872))
        (PORT d[4] (5090:5090:5090) (5073:5073:5073))
        (PORT d[5] (2376:2376:2376) (2384:2384:2384))
        (PORT d[6] (5267:5267:5267) (5215:5215:5215))
        (PORT d[7] (3751:3751:3751) (3905:3905:3905))
        (PORT d[8] (5144:5144:5144) (4968:4968:4968))
        (PORT d[9] (3380:3380:3380) (3369:3369:3369))
        (PORT d[10] (3153:3153:3153) (3164:3164:3164))
        (PORT d[11] (4322:4322:4322) (4205:4205:4205))
        (PORT d[12] (4508:4508:4508) (4512:4512:4512))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3891:3891:3891) (3546:3546:3546))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3689:3689:3689))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5295:5295:5295))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4320:4320:4320) (4227:4227:4227))
        (PORT d[1] (4609:4609:4609) (4624:4624:4624))
        (PORT d[2] (6371:6371:6371) (6264:6264:6264))
        (PORT d[3] (5059:5059:5059) (5024:5024:5024))
        (PORT d[4] (4711:4711:4711) (4689:4689:4689))
        (PORT d[5] (3865:3865:3865) (3905:3905:3905))
        (PORT d[6] (5299:5299:5299) (5198:5198:5198))
        (PORT d[7] (3341:3341:3341) (3286:3286:3286))
        (PORT d[8] (4039:4039:4039) (3996:3996:3996))
        (PORT d[9] (4057:4057:4057) (4017:4017:4017))
        (PORT d[10] (2947:2947:2947) (2987:2987:2987))
        (PORT d[11] (3343:3343:3343) (3401:3401:3401))
        (PORT d[12] (2396:2396:2396) (2269:2269:2269))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2418:2418:2418))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (3968:3968:3968))
        (PORT clk (2209:2209:2209) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5567:5567:5567))
        (PORT d[1] (3794:3794:3794) (3793:3793:3793))
        (PORT d[2] (6202:6202:6202) (6243:6243:6243))
        (PORT d[3] (3537:3537:3537) (3456:3456:3456))
        (PORT d[4] (5069:5069:5069) (5049:5049:5049))
        (PORT d[5] (4090:4090:4090) (4105:4105:4105))
        (PORT d[6] (5417:5417:5417) (5300:5300:5300))
        (PORT d[7] (5110:5110:5110) (5254:5254:5254))
        (PORT d[8] (6300:6300:6300) (6149:6149:6149))
        (PORT d[9] (2469:2469:2469) (2483:2483:2483))
        (PORT d[10] (2294:2294:2294) (2370:2370:2370))
        (PORT d[11] (2880:2880:2880) (2784:2784:2784))
        (PORT d[12] (5268:5268:5268) (5295:5295:5295))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2662:2662:2662))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5659:5659:5659) (5594:5594:5594))
        (PORT clk (2201:2201:2201) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4314:4314:4314) (4226:4226:4226))
        (PORT d[1] (4872:4872:4872) (4871:4871:4871))
        (PORT d[2] (6363:6363:6363) (6265:6265:6265))
        (PORT d[3] (5068:5068:5068) (5033:5033:5033))
        (PORT d[4] (4727:4727:4727) (4706:4706:4706))
        (PORT d[5] (3898:3898:3898) (3938:3938:3938))
        (PORT d[6] (2312:2312:2312) (2227:2227:2227))
        (PORT d[7] (2548:2548:2548) (2465:2465:2465))
        (PORT d[8] (4053:4053:4053) (4010:4010:4010))
        (PORT d[9] (4096:4096:4096) (4066:4066:4066))
        (PORT d[10] (2985:2985:2985) (3021:3021:3021))
        (PORT d[11] (3376:3376:3376) (3433:3433:3433))
        (PORT d[12] (3708:3708:3708) (3563:3563:3563))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (2741:2741:2741))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4276:4276:4276))
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5601:5601:5601) (5545:5545:5545))
        (PORT d[1] (3777:3777:3777) (3776:3776:3776))
        (PORT d[2] (6593:6593:6593) (6625:6625:6625))
        (PORT d[3] (3588:3588:3588) (3496:3496:3496))
        (PORT d[4] (5097:5097:5097) (5073:5073:5073))
        (PORT d[5] (4096:4096:4096) (4112:4112:4112))
        (PORT d[6] (5432:5432:5432) (5316:5316:5316))
        (PORT d[7] (5090:5090:5090) (5231:5231:5231))
        (PORT d[8] (6341:6341:6341) (6190:6190:6190))
        (PORT d[9] (3480:3480:3480) (3480:3480:3480))
        (PORT d[10] (2288:2288:2288) (2363:2363:2363))
        (PORT d[11] (4983:4983:4983) (4864:4864:4864))
        (PORT d[12] (5251:5251:5251) (5280:5280:5280))
        (PORT clk (2200:2200:2200) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3206:3206:3206))
        (PORT clk (2200:2200:2200) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3658:3658:3658) (3683:3683:3683))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4292:4292:4292))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3924:3924:3924) (3810:3810:3810))
        (PORT d[1] (4095:4095:4095) (4057:4057:4057))
        (PORT d[2] (4831:4831:4831) (4728:4728:4728))
        (PORT d[3] (4634:4634:4634) (4695:4695:4695))
        (PORT d[4] (6094:6094:6094) (6104:6104:6104))
        (PORT d[5] (4276:4276:4276) (4335:4335:4335))
        (PORT d[6] (3931:3931:3931) (3804:3804:3804))
        (PORT d[7] (4001:4001:4001) (3953:3953:3953))
        (PORT d[8] (3158:3158:3158) (3168:3168:3168))
        (PORT d[9] (4193:4193:4193) (4203:4203:4203))
        (PORT d[10] (3580:3580:3580) (3612:3612:3612))
        (PORT d[11] (2550:2550:2550) (2564:2564:2564))
        (PORT d[12] (4218:4218:4218) (4012:4012:4012))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3382:3382:3382))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3644:3644:3644) (3673:3673:3673))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4123:4123:4123) (4009:4009:4009))
        (PORT clk (2191:2191:2191) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (5919:5919:5919))
        (PORT d[1] (3180:3180:3180) (3185:3185:3185))
        (PORT d[2] (5763:5763:5763) (5782:5782:5782))
        (PORT d[3] (3976:3976:3976) (3914:3914:3914))
        (PORT d[4] (5180:5180:5180) (5174:5174:5174))
        (PORT d[5] (2051:2051:2051) (2075:2075:2075))
        (PORT d[6] (4282:4282:4282) (4243:4243:4243))
        (PORT d[7] (4091:4091:4091) (4226:4226:4226))
        (PORT d[8] (5460:5460:5460) (5270:5270:5270))
        (PORT d[9] (3730:3730:3730) (3710:3710:3710))
        (PORT d[10] (3482:3482:3482) (3482:3482:3482))
        (PORT d[11] (4649:4649:4649) (4526:4526:4526))
        (PORT d[12] (4875:4875:4875) (4884:4884:4884))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (3857:3857:3857))
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3646:3646:3646) (3674:3674:3674))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4319:4319:4319) (4277:4277:4277))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4423:4423:4423))
        (PORT d[1] (2625:2625:2625) (2561:2561:2561))
        (PORT d[2] (5867:5867:5867) (5735:5735:5735))
        (PORT d[3] (2671:2671:2671) (2600:2600:2600))
        (PORT d[4] (4596:4596:4596) (4521:4521:4521))
        (PORT d[5] (4354:4354:4354) (4401:4401:4401))
        (PORT d[6] (5837:5837:5837) (5811:5811:5811))
        (PORT d[7] (3359:3359:3359) (3292:3292:3292))
        (PORT d[8] (2098:2098:2098) (2083:2083:2083))
        (PORT d[9] (6140:6140:6140) (6098:6098:6098))
        (PORT d[10] (2214:2214:2214) (2225:2225:2225))
        (PORT d[11] (2844:2844:2844) (2842:2842:2842))
        (PORT d[12] (6436:6436:6436) (6318:6318:6318))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2680:2680:2680) (2672:2672:2672))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4760:4760:4760))
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2739:2739:2739))
        (PORT d[1] (3267:3267:3267) (3091:3091:3091))
        (PORT d[2] (3534:3534:3534) (3459:3459:3459))
        (PORT d[3] (4824:4824:4824) (4571:4571:4571))
        (PORT d[4] (3461:3461:3461) (3359:3359:3359))
        (PORT d[5] (4176:4176:4176) (4227:4227:4227))
        (PORT d[6] (4674:4674:4674) (4654:4654:4654))
        (PORT d[7] (3479:3479:3479) (3510:3510:3510))
        (PORT d[8] (5947:5947:5947) (5796:5796:5796))
        (PORT d[9] (4892:4892:4892) (4952:4952:4952))
        (PORT d[10] (2490:2490:2490) (2491:2491:2491))
        (PORT d[11] (5478:5478:5478) (5256:5256:5256))
        (PORT d[12] (4800:4800:4800) (4779:4779:4779))
        (PORT clk (2239:2239:2239) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5448:5448:5448) (5073:5073:5073))
        (PORT clk (2239:2239:2239) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3866:3866:3866))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5537:5537:5537) (5518:5518:5518))
        (PORT d[1] (4533:4533:4533) (4506:4506:4506))
        (PORT d[2] (5224:5224:5224) (5135:5135:5135))
        (PORT d[3] (3018:3018:3018) (2967:2967:2967))
        (PORT d[4] (2129:2129:2129) (2014:2014:2014))
        (PORT d[5] (2427:2427:2427) (2414:2414:2414))
        (PORT d[6] (5827:5827:5827) (5858:5858:5858))
        (PORT d[7] (2590:2590:2590) (2505:2505:2505))
        (PORT d[8] (4158:4158:4158) (4137:4137:4137))
        (PORT d[9] (2581:2581:2581) (2470:2470:2470))
        (PORT d[10] (4239:4239:4239) (4228:4228:4228))
        (PORT d[11] (2190:2190:2190) (2220:2220:2220))
        (PORT d[12] (5164:5164:5164) (5089:5089:5089))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2532:2532:2532))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5449:5449:5449) (5360:5360:5360))
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2614:2614:2614))
        (PORT d[1] (3733:3733:3733) (3613:3613:3613))
        (PORT d[2] (4747:4747:4747) (4731:4731:4731))
        (PORT d[3] (4063:4063:4063) (3887:3887:3887))
        (PORT d[4] (3151:3151:3151) (3037:3037:3037))
        (PORT d[5] (3559:3559:3559) (3641:3641:3641))
        (PORT d[6] (6777:6777:6777) (6754:6754:6754))
        (PORT d[7] (2764:2764:2764) (2759:2759:2759))
        (PORT d[8] (3034:3034:3034) (2895:2895:2895))
        (PORT d[9] (4973:4973:4973) (5044:5044:5044))
        (PORT d[10] (5909:5909:5909) (5901:5901:5901))
        (PORT d[11] (3056:3056:3056) (2919:2919:2919))
        (PORT d[12] (3834:3834:3834) (3840:3840:3840))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2473:2473:2473))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2576:2576:2576) (2487:2487:2487))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5837:5837:5837) (5809:5809:5809))
        (PORT d[1] (4543:4543:4543) (4515:4515:4515))
        (PORT d[2] (2808:2808:2808) (2658:2658:2658))
        (PORT d[3] (3472:3472:3472) (3458:3458:3458))
        (PORT d[4] (2520:2520:2520) (2400:2400:2400))
        (PORT d[5] (4898:4898:4898) (4905:4905:4905))
        (PORT d[6] (6088:6088:6088) (6088:6088:6088))
        (PORT d[7] (4444:4444:4444) (4200:4200:4200))
        (PORT d[8] (5918:5918:5918) (6013:6013:6013))
        (PORT d[9] (2096:2096:2096) (2094:2094:2094))
        (PORT d[10] (2382:2382:2382) (2360:2360:2360))
        (PORT d[11] (2657:2657:2657) (2718:2718:2718))
        (PORT d[12] (4672:4672:4672) (4535:4535:4535))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (1977:1977:1977))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2140:2140:2140))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4535:4535:4535) (4518:4518:4518))
        (PORT d[1] (3745:3745:3745) (3620:3620:3620))
        (PORT d[2] (4787:4787:4787) (4765:4765:4765))
        (PORT d[3] (2101:2101:2101) (2077:2077:2077))
        (PORT d[4] (2043:2043:2043) (2013:2013:2013))
        (PORT d[5] (3994:3994:3994) (4112:4112:4112))
        (PORT d[6] (2318:2318:2318) (2267:2267:2267))
        (PORT d[7] (1507:1507:1507) (1552:1552:1552))
        (PORT d[8] (1794:1794:1794) (1785:1785:1785))
        (PORT d[9] (4253:4253:4253) (4299:4299:4299))
        (PORT d[10] (5476:5476:5476) (5478:5478:5478))
        (PORT d[11] (2329:2329:2329) (2294:2294:2294))
        (PORT d[12] (2088:2088:2088) (2060:2060:2060))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2066:2066:2066))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3198:3198:3198))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6025:6025:6025) (6068:6068:6068))
        (PORT d[1] (5587:5587:5587) (5641:5641:5641))
        (PORT d[2] (5971:5971:5971) (5904:5904:5904))
        (PORT d[3] (2077:2077:2077) (2044:2044:2044))
        (PORT d[4] (5350:5350:5350) (5161:5161:5161))
        (PORT d[5] (5806:5806:5806) (5835:5835:5835))
        (PORT d[6] (7686:7686:7686) (7734:7734:7734))
        (PORT d[7] (3756:3756:3756) (3527:3527:3527))
        (PORT d[8] (4668:4668:4668) (4815:4815:4815))
        (PORT d[9] (2207:2207:2207) (2218:2218:2218))
        (PORT d[10] (3388:3388:3388) (3349:3349:3349))
        (PORT d[11] (3203:3203:3203) (3211:3211:3211))
        (PORT d[12] (6676:6676:6676) (6629:6629:6629))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2602:2602:2602))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2790:2790:2790))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4533:4533:4533) (4541:4541:4541))
        (PORT d[1] (5057:5057:5057) (5104:5104:5104))
        (PORT d[2] (5730:5730:5730) (5714:5714:5714))
        (PORT d[3] (5442:5442:5442) (5451:5451:5451))
        (PORT d[4] (3923:3923:3923) (3824:3824:3824))
        (PORT d[5] (3929:3929:3929) (4016:4016:4016))
        (PORT d[6] (4888:4888:4888) (4816:4816:4816))
        (PORT d[7] (3306:3306:3306) (3359:3359:3359))
        (PORT d[8] (4977:4977:4977) (4861:4861:4861))
        (PORT d[9] (2832:2832:2832) (2851:2851:2851))
        (PORT d[10] (5103:5103:5103) (5083:5083:5083))
        (PORT d[11] (3430:3430:3430) (3400:3400:3400))
        (PORT d[12] (3008:3008:3008) (2861:2861:2861))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3152:3152:3152))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4237:4237:4237) (4181:4181:4181))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6793:6793:6793) (6757:6757:6757))
        (PORT d[1] (5887:5887:5887) (5884:5884:5884))
        (PORT d[2] (5199:5199:5199) (5094:5094:5094))
        (PORT d[3] (3121:3121:3121) (3096:3096:3096))
        (PORT d[4] (3999:3999:3999) (3938:3938:3938))
        (PORT d[5] (4026:4026:4026) (4112:4112:4112))
        (PORT d[6] (5470:5470:5470) (5472:5472:5472))
        (PORT d[7] (6097:6097:6097) (5829:5829:5829))
        (PORT d[8] (4799:4799:4799) (4889:4889:4889))
        (PORT d[9] (2555:2555:2555) (2583:2583:2583))
        (PORT d[10] (4988:4988:4988) (5012:5012:5012))
        (PORT d[11] (4043:4043:4043) (4117:4117:4117))
        (PORT d[12] (5008:5008:5008) (4980:4980:4980))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (3680:3680:3680))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4362:4362:4362))
        (PORT clk (2283:2283:2283) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3438:3438:3438))
        (PORT d[1] (4579:4579:4579) (4593:4593:4593))
        (PORT d[2] (5796:5796:5796) (5809:5809:5809))
        (PORT d[3] (4988:4988:4988) (4970:4970:4970))
        (PORT d[4] (5241:5241:5241) (5110:5110:5110))
        (PORT d[5] (5149:5149:5149) (5039:5039:5039))
        (PORT d[6] (4587:4587:4587) (4536:4536:4536))
        (PORT d[7] (3869:3869:3869) (3871:3871:3871))
        (PORT d[8] (4985:4985:4985) (4875:4875:4875))
        (PORT d[9] (4400:4400:4400) (4393:4393:4393))
        (PORT d[10] (3964:3964:3964) (3869:3869:3869))
        (PORT d[11] (4686:4686:4686) (4633:4633:4633))
        (PORT d[12] (5779:5779:5779) (5731:5731:5731))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4029:4029:4029) (3657:3657:3657))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3869:3869:3869))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6520:6520:6520) (6495:6495:6495))
        (PORT d[1] (5565:5565:5565) (5574:5574:5574))
        (PORT d[2] (4878:4878:4878) (4783:4783:4783))
        (PORT d[3] (2760:2760:2760) (2750:2750:2750))
        (PORT d[4] (3959:3959:3959) (3899:3899:3899))
        (PORT d[5] (3697:3697:3697) (3795:3795:3795))
        (PORT d[6] (5524:5524:5524) (5541:5541:5541))
        (PORT d[7] (5751:5751:5751) (5493:5493:5493))
        (PORT d[8] (4489:4489:4489) (4594:4594:4594))
        (PORT d[9] (2230:2230:2230) (2270:2270:2270))
        (PORT d[10] (3862:3862:3862) (3842:3842:3842))
        (PORT d[11] (3697:3697:3697) (3775:3775:3775))
        (PORT d[12] (5381:5381:5381) (5342:5342:5342))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3736:3736:3736))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (3793:3793:3793))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3583:3583:3583))
        (PORT d[1] (4275:4275:4275) (4304:4304:4304))
        (PORT d[2] (5476:5476:5476) (5481:5481:5481))
        (PORT d[3] (5076:5076:5076) (5068:5068:5068))
        (PORT d[4] (4900:4900:4900) (4796:4796:4796))
        (PORT d[5] (5131:5131:5131) (5020:5020:5020))
        (PORT d[6] (4596:4596:4596) (4531:4531:4531))
        (PORT d[7] (3528:3528:3528) (3539:3539:3539))
        (PORT d[8] (7319:7319:7319) (7152:7152:7152))
        (PORT d[9] (4733:4733:4733) (4734:4734:4734))
        (PORT d[10] (3956:3956:3956) (3863:3863:3863))
        (PORT d[11] (4359:4359:4359) (4311:4311:4311))
        (PORT d[12] (5855:5855:5855) (5511:5511:5511))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3606:3606:3606))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2478:2478:2478))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5859:5859:5859) (5826:5826:5826))
        (PORT d[1] (4535:4535:4535) (4507:4507:4507))
        (PORT d[2] (2828:2828:2828) (2675:2675:2675))
        (PORT d[3] (3499:3499:3499) (3485:3485:3485))
        (PORT d[4] (2207:2207:2207) (2098:2098:2098))
        (PORT d[5] (4923:4923:4923) (4928:4928:4928))
        (PORT d[6] (6114:6114:6114) (6111:6111:6111))
        (PORT d[7] (3882:3882:3882) (3683:3683:3683))
        (PORT d[8] (5536:5536:5536) (5637:5637:5637))
        (PORT d[9] (1760:1760:1760) (1765:1765:1765))
        (PORT d[10] (3777:3777:3777) (3857:3857:3857))
        (PORT d[11] (2616:2616:2616) (2676:2676:2676))
        (PORT d[12] (7028:7028:7028) (6990:6990:6990))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4020:4020:4020))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2116:2116:2116))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4493:4493:4493) (4487:4487:4487))
        (PORT d[1] (3725:3725:3725) (3601:3601:3601))
        (PORT d[2] (4709:4709:4709) (4684:4684:4684))
        (PORT d[3] (2110:2110:2110) (2087:2087:2087))
        (PORT d[4] (2107:2107:2107) (2076:2076:2076))
        (PORT d[5] (4679:4679:4679) (4779:4779:4779))
        (PORT d[6] (7158:7158:7158) (7042:7042:7042))
        (PORT d[7] (1805:1805:1805) (1833:1833:1833))
        (PORT d[8] (2109:2109:2109) (2090:2090:2090))
        (PORT d[9] (2092:2092:2092) (2054:2054:2054))
        (PORT d[10] (5470:5470:5470) (5472:5472:5472))
        (PORT d[11] (2314:2314:2314) (2278:2278:2278))
        (PORT d[12] (2128:2128:2128) (2100:2100:2100))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2086:2086:2086))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4236:4236:4236) (4167:4167:4167))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5825:5825:5825) (5819:5819:5819))
        (PORT d[1] (5270:5270:5270) (5290:5290:5290))
        (PORT d[2] (4949:4949:4949) (4898:4898:4898))
        (PORT d[3] (2446:2446:2446) (2433:2433:2433))
        (PORT d[4] (3958:3958:3958) (3885:3885:3885))
        (PORT d[5] (3726:3726:3726) (3820:3820:3820))
        (PORT d[6] (6144:6144:6144) (6175:6175:6175))
        (PORT d[7] (5426:5426:5426) (5172:5172:5172))
        (PORT d[8] (4146:4146:4146) (4260:4260:4260))
        (PORT d[9] (2453:2453:2453) (2456:2456:2456))
        (PORT d[10] (3574:3574:3574) (3577:3577:3577))
        (PORT d[11] (3539:3539:3539) (3588:3588:3588))
        (PORT d[12] (5367:5367:5367) (5348:5348:5348))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (2577:2577:2577))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3341:3341:3341))
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3608:3608:3608))
        (PORT d[1] (5007:5007:5007) (5052:5052:5052))
        (PORT d[2] (5098:5098:5098) (5121:5121:5121))
        (PORT d[3] (5593:5593:5593) (5573:5573:5573))
        (PORT d[4] (4574:4574:4574) (4467:4467:4467))
        (PORT d[5] (4860:4860:4860) (4770:4770:4770))
        (PORT d[6] (4238:4238:4238) (4188:4188:4188))
        (PORT d[7] (2963:2963:2963) (3022:3022:3022))
        (PORT d[8] (6328:6328:6328) (6191:6191:6191))
        (PORT d[9] (3792:3792:3792) (3833:3833:3833))
        (PORT d[10] (3945:3945:3945) (3871:3871:3871))
        (PORT d[11] (4057:4057:4057) (4023:4023:4023))
        (PORT d[12] (5517:5517:5517) (5191:5191:5191))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2743:2743:2743))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2133:2133:2133))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6206:6206:6206) (6147:6147:6147))
        (PORT d[1] (1901:1901:1901) (1800:1800:1800))
        (PORT d[2] (2163:2163:2163) (2037:2037:2037))
        (PORT d[3] (2270:2270:2270) (2201:2201:2201))
        (PORT d[4] (2872:2872:2872) (2743:2743:2743))
        (PORT d[5] (2145:2145:2145) (2143:2143:2143))
        (PORT d[6] (6925:6925:6925) (6862:6862:6862))
        (PORT d[7] (4741:4741:4741) (4488:4488:4488))
        (PORT d[8] (6256:6256:6256) (6352:6352:6352))
        (PORT d[9] (2385:2385:2385) (2366:2366:2366))
        (PORT d[10] (3878:3878:3878) (3761:3761:3761))
        (PORT d[11] (2949:2949:2949) (3000:3000:3000))
        (PORT d[12] (5316:5316:5316) (5164:5164:5164))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3296:3296:3296) (3186:3186:3186))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5525:5525:5525) (5457:5457:5457))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (1714:1714:1714))
        (PORT d[1] (1449:1449:1449) (1447:1447:1447))
        (PORT d[2] (2067:2067:2067) (2038:2038:2038))
        (PORT d[3] (1779:1779:1779) (1763:1763:1763))
        (PORT d[4] (2730:2730:2730) (2680:2680:2680))
        (PORT d[5] (4032:4032:4032) (4155:4155:4155))
        (PORT d[6] (1671:1671:1671) (1642:1642:1642))
        (PORT d[7] (1484:1484:1484) (1526:1526:1526))
        (PORT d[8] (1451:1451:1451) (1449:1449:1449))
        (PORT d[9] (1481:1481:1481) (1471:1471:1471))
        (PORT d[10] (2330:2330:2330) (2273:2273:2273))
        (PORT d[11] (2699:2699:2699) (2656:2656:2656))
        (PORT d[12] (1764:1764:1764) (1740:1740:1740))
        (PORT clk (2273:2273:2273) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2627:2627:2627))
        (PORT clk (2273:2273:2273) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3999:3999:3999) (3953:3953:3953))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6864:6864:6864) (6827:6827:6827))
        (PORT d[1] (5923:5923:5923) (5920:5920:5920))
        (PORT d[2] (5198:5198:5198) (5088:5088:5088))
        (PORT d[3] (3099:3099:3099) (3076:3076:3076))
        (PORT d[4] (4342:4342:4342) (4277:4277:4277))
        (PORT d[5] (4069:4069:4069) (4155:4155:4155))
        (PORT d[6] (7074:7074:7074) (7063:7063:7063))
        (PORT d[7] (5110:5110:5110) (5061:5061:5061))
        (PORT d[8] (4201:4201:4201) (4209:4209:4209))
        (PORT d[9] (2862:2862:2862) (2875:2875:2875))
        (PORT d[10] (5040:5040:5040) (5064:5064:5064))
        (PORT d[11] (4015:4015:4015) (4091:4091:4091))
        (PORT d[12] (5037:5037:5037) (5008:5008:5008))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4729:4729:4729) (4502:4502:4502))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4390:4390:4390))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3272:3272:3272) (3209:3209:3209))
        (PORT d[1] (4532:4532:4532) (4548:4548:4548))
        (PORT d[2] (5736:5736:5736) (5734:5734:5734))
        (PORT d[3] (5414:5414:5414) (5411:5411:5411))
        (PORT d[4] (5230:5230:5230) (5112:5112:5112))
        (PORT d[5] (4515:4515:4515) (4432:4432:4432))
        (PORT d[6] (4579:4579:4579) (4526:4526:4526))
        (PORT d[7] (4188:4188:4188) (4183:4183:4183))
        (PORT d[8] (7004:7004:7004) (6851:6851:6851))
        (PORT d[9] (4406:4406:4406) (4397:4397:4397))
        (PORT d[10] (3694:3694:3694) (3643:3643:3643))
        (PORT d[11] (4698:4698:4698) (4646:4646:4646))
        (PORT d[12] (5735:5735:5735) (5689:5689:5689))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2863:2863:2863))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4322:4322:4322) (4267:4267:4267))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6635:6635:6635) (6520:6520:6520))
        (PORT d[1] (4182:4182:4182) (4194:4194:4194))
        (PORT d[2] (5988:5988:5988) (5881:5881:5881))
        (PORT d[3] (2823:2823:2823) (2822:2822:2822))
        (PORT d[4] (4349:4349:4349) (4286:4286:4286))
        (PORT d[5] (5385:5385:5385) (5320:5320:5320))
        (PORT d[6] (5796:5796:5796) (5799:5799:5799))
        (PORT d[7] (4790:4790:4790) (4757:4757:4757))
        (PORT d[8] (4195:4195:4195) (4202:4202:4202))
        (PORT d[9] (3827:3827:3827) (3800:3800:3800))
        (PORT d[10] (4958:4958:4958) (4981:4981:4981))
        (PORT d[11] (4333:4333:4333) (4393:4393:4393))
        (PORT d[12] (4970:4970:4970) (4939:4939:4939))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3425:3425:3425) (3274:3274:3274))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4563:4563:4563) (4373:4373:4373))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6271:6271:6271) (6172:6172:6172))
        (PORT d[1] (4228:4228:4228) (4237:4237:4237))
        (PORT d[2] (6135:6135:6135) (6137:6137:6137))
        (PORT d[3] (5598:5598:5598) (5540:5540:5540))
        (PORT d[4] (4980:4980:4980) (4882:4882:4882))
        (PORT d[5] (4468:4468:4468) (4352:4352:4352))
        (PORT d[6] (4620:4620:4620) (4572:4572:4572))
        (PORT d[7] (5584:5584:5584) (5387:5387:5387))
        (PORT d[8] (6698:6698:6698) (6557:6557:6557))
        (PORT d[9] (4442:4442:4442) (4431:4431:4431))
        (PORT d[10] (3306:3306:3306) (3264:3264:3264))
        (PORT d[11] (4716:4716:4716) (4661:4661:4661))
        (PORT d[12] (6179:6179:6179) (5826:5826:5826))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5179:5179:5179) (4908:4908:4908))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2163:2163:2163))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6161:6161:6161) (6118:6118:6118))
        (PORT d[1] (4883:4883:4883) (4845:4845:4845))
        (PORT d[2] (2496:2496:2496) (2360:2360:2360))
        (PORT d[3] (3799:3799:3799) (3771:3771:3771))
        (PORT d[4] (2857:2857:2857) (2727:2727:2727))
        (PORT d[5] (2191:2191:2191) (2189:2189:2189))
        (PORT d[6] (6405:6405:6405) (6393:6393:6393))
        (PORT d[7] (4747:4747:4747) (4495:4495:4495))
        (PORT d[8] (6262:6262:6262) (6359:6359:6359))
        (PORT d[9] (2405:2405:2405) (2393:2393:2393))
        (PORT d[10] (3567:3567:3567) (3460:3460:3460))
        (PORT d[11] (2938:2938:2938) (2984:2984:2984))
        (PORT d[12] (5007:5007:5007) (4862:4862:4862))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3540:3540:3540))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5550:5550:5550) (5480:5480:5480))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1747:1747:1747))
        (PORT d[1] (2094:2094:2094) (2074:2074:2074))
        (PORT d[2] (2094:2094:2094) (2064:2064:2064))
        (PORT d[3] (1768:1768:1768) (1753:1753:1753))
        (PORT d[4] (1764:1764:1764) (1738:1738:1738))
        (PORT d[5] (4356:4356:4356) (4470:4470:4470))
        (PORT d[6] (1989:1989:1989) (1948:1948:1948))
        (PORT d[7] (1809:1809:1809) (1838:1838:1838))
        (PORT d[8] (1451:1451:1451) (1450:1450:1450))
        (PORT d[9] (4572:4572:4572) (4602:4602:4602))
        (PORT d[10] (2329:2329:2329) (2266:2266:2266))
        (PORT d[11] (2681:2681:2681) (2627:2627:2627))
        (PORT d[12] (1773:1773:1773) (1752:1752:1752))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2118:2118:2118))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (3954:3954:3954))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6821:6821:6821) (6785:6785:6785))
        (PORT d[1] (5899:5899:5899) (5895:5895:5895))
        (PORT d[2] (6028:6028:6028) (5921:5921:5921))
        (PORT d[3] (2808:2808:2808) (2806:2806:2806))
        (PORT d[4] (3997:3997:3997) (3937:3937:3937))
        (PORT d[5] (4037:4037:4037) (4124:4124:4124))
        (PORT d[6] (5776:5776:5776) (5771:5771:5771))
        (PORT d[7] (5094:5094:5094) (5046:5046:5046))
        (PORT d[8] (5348:5348:5348) (5392:5392:5392))
        (PORT d[9] (2905:2905:2905) (2917:2917:2917))
        (PORT d[10] (4976:4976:4976) (5000:5000:5000))
        (PORT d[11] (4353:4353:4353) (4411:4411:4411))
        (PORT d[12] (4979:4979:4979) (4947:4947:4947))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (2986:2986:2986))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4396:4396:4396))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6267:6267:6267) (6179:6179:6179))
        (PORT d[1] (4561:4561:4561) (4551:4551:4551))
        (PORT d[2] (5737:5737:5737) (5735:5735:5735))
        (PORT d[3] (4934:4934:4934) (4916:4916:4916))
        (PORT d[4] (4985:4985:4985) (4888:4888:4888))
        (PORT d[5] (4810:4810:4810) (4685:4685:4685))
        (PORT d[6] (4588:4588:4588) (4536:4536:4536))
        (PORT d[7] (5615:5615:5615) (5418:5418:5418))
        (PORT d[8] (6667:6667:6667) (6526:6526:6526))
        (PORT d[9] (4400:4400:4400) (4392:4392:4392))
        (PORT d[10] (3695:3695:3695) (3643:3643:3643))
        (PORT d[11] (4731:4731:4731) (4679:4679:4679))
        (PORT d[12] (6178:6178:6178) (5825:5825:5825))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2029:2029:2029))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3525:3525:3525))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6757:6757:6757) (6659:6659:6659))
        (PORT d[1] (5967:5967:5967) (6007:6007:6007))
        (PORT d[2] (4249:4249:4249) (4157:4157:4157))
        (PORT d[3] (2730:2730:2730) (2687:2687:2687))
        (PORT d[4] (6346:6346:6346) (6135:6135:6135))
        (PORT d[5] (2750:2750:2750) (2731:2731:2731))
        (PORT d[6] (5906:5906:5906) (5942:5942:5942))
        (PORT d[7] (2525:2525:2525) (2329:2329:2329))
        (PORT d[8] (5625:5625:5625) (5743:5743:5743))
        (PORT d[9] (1495:1495:1495) (1495:1495:1495))
        (PORT d[10] (2299:2299:2299) (2255:2255:2255))
        (PORT d[11] (3971:3971:3971) (4000:4000:4000))
        (PORT d[12] (6436:6436:6436) (6429:6429:6429))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1563:1563:1563))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2198:2198:2198) (2120:2120:2120))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3459:3459:3459) (3293:3293:3293))
        (PORT d[1] (4375:4375:4375) (4444:4444:4444))
        (PORT d[2] (6472:6472:6472) (6426:6426:6426))
        (PORT d[3] (5594:5594:5594) (5516:5516:5516))
        (PORT d[4] (4908:4908:4908) (4774:4774:4774))
        (PORT d[5] (4740:4740:4740) (4858:4858:4858))
        (PORT d[6] (4843:4843:4843) (4743:4743:4743))
        (PORT d[7] (4017:4017:4017) (4052:4052:4052))
        (PORT d[8] (5994:5994:5994) (5859:5859:5859))
        (PORT d[9] (3119:3119:3119) (3116:3116:3116))
        (PORT d[10] (3872:3872:3872) (3739:3739:3739))
        (PORT d[11] (4064:4064:4064) (4011:4011:4011))
        (PORT d[12] (1841:1841:1841) (1760:1760:1760))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2196:2196:2196))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (3893:3893:3893))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6503:6503:6503) (6479:6479:6479))
        (PORT d[1] (5844:5844:5844) (5840:5840:5840))
        (PORT d[2] (5209:5209:5209) (5101:5101:5101))
        (PORT d[3] (3114:3114:3114) (3089:3089:3089))
        (PORT d[4] (3998:3998:3998) (3938:3938:3938))
        (PORT d[5] (3705:3705:3705) (3805:3805:3805))
        (PORT d[6] (6773:6773:6773) (6777:6777:6777))
        (PORT d[7] (5763:5763:5763) (5493:5493:5493))
        (PORT d[8] (5065:5065:5065) (5122:5122:5122))
        (PORT d[9] (2554:2554:2554) (2583:2583:2583))
        (PORT d[10] (4227:4227:4227) (4206:4206:4206))
        (PORT d[11] (3080:3080:3080) (3185:3185:3185))
        (PORT d[12] (4970:4970:4970) (4936:4936:4936))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3354:3354:3354))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4500:4500:4500) (4312:4312:4312))
        (PORT clk (2283:2283:2283) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3664:3664:3664) (3616:3616:3616))
        (PORT d[1] (4522:4522:4522) (4536:4536:4536))
        (PORT d[2] (5830:5830:5830) (5831:5831:5831))
        (PORT d[3] (5042:5042:5042) (5037:5037:5037))
        (PORT d[4] (5266:5266:5266) (5136:5136:5136))
        (PORT d[5] (4565:4565:4565) (4477:4477:4477))
        (PORT d[6] (4236:4236:4236) (4191:4191:4191))
        (PORT d[7] (3862:3862:3862) (3863:3863:3863))
        (PORT d[8] (5008:5008:5008) (4891:4891:4891))
        (PORT d[9] (4400:4400:4400) (4393:4393:4393))
        (PORT d[10] (3668:3668:3668) (3616:3616:3616))
        (PORT d[11] (4973:4973:4973) (4899:4899:4899))
        (PORT d[12] (5839:5839:5839) (5497:5497:5497))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3483:3483:3483))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1404:1404:1404))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3063:3063:3063))
        (PORT d[1] (1612:1612:1612) (1518:1518:1518))
        (PORT d[2] (1876:1876:1876) (1759:1759:1759))
        (PORT d[3] (1939:1939:1939) (1834:1834:1834))
        (PORT d[4] (3203:3203:3203) (3061:3061:3061))
        (PORT d[5] (2137:2137:2137) (2140:2140:2140))
        (PORT d[6] (1836:1836:1836) (1740:1740:1740))
        (PORT d[7] (5097:5097:5097) (4831:4831:4831))
        (PORT d[8] (1520:1520:1520) (1417:1417:1417))
        (PORT d[9] (3095:3095:3095) (3059:3059:3059))
        (PORT d[10] (1972:1972:1972) (1885:1885:1885))
        (PORT d[11] (1617:1617:1617) (1565:1565:1565))
        (PORT d[12] (5619:5619:5619) (5449:5449:5449))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1487:1487:1487) (1369:1369:1369))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1469:1469:1469))
        (PORT clk (2284:2284:2284) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1168:1168:1168))
        (PORT d[1] (1091:1091:1091) (1094:1094:1094))
        (PORT d[2] (1182:1182:1182) (1177:1177:1177))
        (PORT d[3] (1124:1124:1124) (1129:1129:1129))
        (PORT d[4] (1817:1817:1817) (1796:1796:1796))
        (PORT d[5] (1083:1083:1083) (1080:1080:1080))
        (PORT d[6] (1357:1357:1357) (1338:1338:1338))
        (PORT d[7] (2174:2174:2174) (2201:2201:2201))
        (PORT d[8] (1109:1109:1109) (1115:1115:1115))
        (PORT d[9] (1098:1098:1098) (1100:1100:1100))
        (PORT d[10] (1697:1697:1697) (1657:1657:1657))
        (PORT d[11] (3022:3022:3022) (2962:2962:2962))
        (PORT d[12] (1427:1427:1427) (1418:1418:1418))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1090:1090:1090))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3739:3739:3739) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (363:363:363))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (280:280:280) (364:364:364))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (403:403:403) (398:398:398))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (420:420:420))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (828:828:828))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (590:590:590))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (751:751:751))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (873:873:873) (793:793:793))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (812:812:812))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (584:584:584))
        (PORT datab (1248:1248:1248) (1185:1185:1185))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (950:950:950))
        (PORT datab (627:627:627) (586:586:586))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1524:1524:1524) (1398:1398:1398))
        (PORT datab (915:915:915) (843:843:843))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (417:417:417))
        (PORT datab (1484:1484:1484) (1376:1376:1376))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (655:655:655) (602:602:602))
        (PORT datab (749:749:749) (710:710:710))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (448:448:448))
        (PORT datab (1344:1344:1344) (1270:1270:1270))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (890:890:890))
        (PORT datab (1477:1477:1477) (1456:1456:1456))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (915:915:915))
        (PORT datab (1056:1056:1056) (1011:1011:1011))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (724:724:724))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (695:695:695))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1627:1627:1627) (1532:1532:1532))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (942:942:942))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1004:1004:1004) (931:931:931))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (700:700:700))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (968:968:968) (902:902:902))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2205:2205:2205) (2077:2077:2077))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (711:711:711))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (884:884:884))
        (PORT datab (823:823:823) (805:805:805))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (416:416:416))
        (PORT datab (823:823:823) (805:805:805))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1224:1224:1224))
        (PORT datab (822:822:822) (805:805:805))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1339:1339:1339) (1302:1302:1302))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (777:777:777))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (757:757:757) (723:723:723))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (753:753:753) (732:732:732))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (284:284:284))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (253:253:253) (285:285:285))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (931:931:931))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1260:1260:1260) (1201:1201:1201))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (707:707:707))
        (PORT datab (1195:1195:1195) (1125:1125:1125))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (709:709:709))
        (PORT datab (911:911:911) (866:866:866))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (425:425:425))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (279:279:279))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (642:642:642) (639:639:639))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[5\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (759:759:759))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[8\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (700:700:700) (678:678:678))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[9\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1276:1276:1276) (1213:1213:1213))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[10\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1009:1009:1009) (972:972:972))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[11\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1077:1077:1077) (1067:1067:1067))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[12\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1082:1082:1082))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[13\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1284:1284:1284) (1247:1247:1247))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[14\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (1296:1296:1296) (1252:1252:1252))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[15\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1233:1233:1233))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (714:714:714))
        (PORT datad (964:964:964) (908:908:908))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (482:482:482) (498:498:498))
        (PORT datab (1089:1089:1089) (1077:1077:1077))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (529:529:529))
        (PORT datab (716:716:716) (728:728:728))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (528:528:528))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|led_rx\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (386:386:386))
        (PORT datab (312:312:312) (396:396:396))
        (PORT datac (1254:1254:1254) (1227:1227:1227))
        (PORT datad (450:450:450) (475:475:475))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (422:422:422))
        (PORT datab (276:276:276) (321:321:321))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (423:423:423) (421:421:421))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (700:700:700))
        (PORT datab (311:311:311) (395:395:395))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (649:649:649) (639:639:639))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (384:384:384))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1257:1257:1257) (1230:1230:1230))
        (PORT datad (285:285:285) (363:363:363))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (509:509:509))
        (PORT datab (3784:3784:3784) (4061:4061:4061))
        (PORT datac (670:670:670) (618:618:618))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (499:499:499))
        (PORT datab (463:463:463) (493:493:493))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (513:513:513))
        (PORT datab (492:492:492) (507:507:507))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (962:962:962))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (737:737:737) (747:747:747))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (470:470:470))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (448:448:448) (478:478:478))
        (PORT datad (430:430:430) (449:449:449))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (662:662:662))
        (PORT datab (293:293:293) (366:366:366))
        (PORT datac (437:437:437) (456:456:456))
        (PORT datad (264:264:264) (331:331:331))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (567:567:567))
        (PORT datab (415:415:415) (389:389:389))
        (PORT datac (669:669:669) (651:651:651))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (780:780:780))
        (PORT datab (508:508:508) (528:528:528))
        (PORT datac (437:437:437) (475:475:475))
        (PORT datad (437:437:437) (462:462:462))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1955:1955:1955) (1911:1911:1911))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1681:1681:1681) (1675:1675:1675))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1388:1388:1388) (1392:1392:1392))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (740:740:740))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (717:717:717) (720:720:720))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1417:1417:1417) (1422:1422:1422))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (730:730:730))
        (PORT datab (426:426:426) (460:460:460))
        (PORT datad (723:723:723) (725:725:725))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1334:1334:1334) (1310:1310:1310))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1148:1148:1148) (1172:1172:1172))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (542:542:542))
        (PORT datab (464:464:464) (499:499:499))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1810:1810:1810) (1805:1805:1805))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1396:1396:1396) (1371:1371:1371))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (PORT datab (752:752:752) (783:783:783))
        (PORT datad (975:975:975) (947:947:947))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1712:1712:1712) (1693:1693:1693))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1025:1025:1025) (974:974:974))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1063:1063:1063))
        (PORT datab (803:803:803) (813:813:813))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (379:379:379))
        (PORT datab (428:428:428) (399:399:399))
        (PORT datac (391:391:391) (372:372:372))
        (PORT datad (384:384:384) (365:365:365))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1110:1110:1110) (1125:1125:1125))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1130:1130:1130) (1150:1150:1150))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (732:732:732))
        (PORT datab (500:500:500) (514:514:514))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1097:1097:1097) (1114:1114:1114))
        (PORT ena (1303:1303:1303) (1238:1238:1238))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1371:1371:1371) (1345:1345:1345))
        (PORT ena (1316:1316:1316) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1323:1323:1323) (1277:1277:1277))
        (PORT datab (1081:1081:1081) (1054:1054:1054))
        (PORT datad (427:427:427) (446:446:446))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1316:1316:1316) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1957:1957:1957) (1912:1912:1912))
        (PORT ena (1313:1313:1313) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1044:1044:1044) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1711:1711:1711) (1693:1693:1693))
        (PORT ena (1044:1044:1044) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1062:1062:1062) (1062:1062:1062))
        (PORT datab (804:804:804) (814:814:814))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT asdata (1937:1937:1937) (1885:1885:1885))
        (PORT ena (1313:1313:1313) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1431:1431:1431) (1434:1434:1434))
        (PORT ena (1373:1373:1373) (1302:1302:1302))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (468:468:468) (482:482:482))
        (PORT datab (509:509:509) (529:529:529))
        (PORT datad (437:437:437) (462:462:462))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1063:1063:1063))
        (PORT datab (1086:1086:1086) (1096:1096:1096))
        (PORT datac (1032:1032:1032) (1043:1043:1043))
        (PORT datad (1033:1033:1033) (1040:1040:1040))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_CHECK_RX)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (716:716:716) (696:696:696))
        (PORT datac (686:686:686) (652:652:652))
        (PORT datad (485:485:485) (518:518:518))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (388:388:388))
        (PORT datab (389:389:389) (379:379:379))
        (PORT datac (1256:1256:1256) (1229:1229:1229))
        (PORT datad (448:448:448) (474:474:474))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (272:272:272) (352:352:352))
        (PORT datad (995:995:995) (964:964:964))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2554:2554:2554))
        (PORT datab (1901:1901:1901) (1786:1786:1786))
        (PORT datac (2010:2010:2010) (1864:1864:1864))
        (PORT datad (3086:3086:3086) (3134:3134:3134))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2553:2553:2553))
        (PORT datab (1901:1901:1901) (1843:1843:1843))
        (PORT datac (1252:1252:1252) (1177:1177:1177))
        (PORT datad (3086:3086:3086) (3134:3134:3134))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2489:2489:2489) (2554:2554:2554))
        (PORT datab (1399:1399:1399) (1236:1236:1236))
        (PORT datac (1061:1061:1061) (1010:1010:1010))
        (PORT datad (3087:3087:3087) (3134:3134:3134))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1492:1492:1492))
        (PORT datab (1909:1909:1909) (1744:1744:1744))
        (PORT datac (1356:1356:1356) (1332:1332:1332))
        (PORT datad (2499:2499:2499) (2565:2565:2565))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (646:646:646))
        (PORT datab (2214:2214:2214) (2169:2169:2169))
        (PORT datac (955:955:955) (895:895:895))
        (PORT datad (2163:2163:2163) (2229:2229:2229))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2920:2920:2920) (2986:2986:2986))
        (PORT datab (748:748:748) (709:709:709))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2520:2520:2520) (2437:2437:2437))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (1929:1929:1929))
        (PORT datab (1351:1351:1351) (1203:1203:1203))
        (PORT datac (1415:1415:1415) (1455:1455:1455))
        (PORT datad (2498:2498:2498) (2564:2564:2564))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2846:2846:2846) (2940:2940:2940))
        (PORT datab (2418:2418:2418) (2138:2138:2138))
        (PORT datac (2180:2180:2180) (1984:1984:1984))
        (PORT datad (2157:2157:2157) (2226:2226:2226))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2232:2232:2232) (2026:2026:2026))
        (PORT datab (1378:1378:1378) (1303:1303:1303))
        (PORT datac (2163:2163:2163) (2238:2238:2238))
        (PORT datad (2886:2886:2886) (2974:2974:2974))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1996:1996:1996) (1818:1818:1818))
        (PORT datab (1581:1581:1581) (1506:1506:1506))
        (PORT datac (2163:2163:2163) (2238:2238:2238))
        (PORT datad (2886:2886:2886) (2974:2974:2974))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1664:1664:1664))
        (PORT datab (2202:2202:2202) (2274:2274:2274))
        (PORT datac (1272:1272:1272) (1199:1199:1199))
        (PORT datad (2886:2886:2886) (2974:2974:2974))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2008:2008:2008))
        (PORT datab (1039:1039:1039) (972:972:972))
        (PORT datac (2559:2559:2559) (2560:2560:2560))
        (PORT datad (1779:1779:1779) (1817:1817:1817))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3329:3329:3329) (3137:3137:3137))
        (PORT datab (2417:2417:2417) (2280:2280:2280))
        (PORT datac (2461:2461:2461) (2534:2534:2534))
        (PORT datad (2798:2798:2798) (2841:2841:2841))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1010:1010:1010))
        (PORT datab (1764:1764:1764) (1779:1779:1779))
        (PORT datac (2178:2178:2178) (2245:2245:2245))
        (PORT datad (643:643:643) (603:603:603))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3119:3119:3119) (3171:3171:3171))
        (PORT datab (991:991:991) (946:946:946))
        (PORT datac (2070:2070:2070) (2116:2116:2116))
        (PORT datad (1655:1655:1655) (1523:1523:1523))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2731:2731:2731) (2510:2510:2510))
        (PORT datab (676:676:676) (643:643:643))
        (PORT datac (2378:2378:2378) (2419:2419:2419))
        (PORT datad (2047:2047:2047) (2080:2080:2080))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2404:2404:2404) (2312:2312:2312))
        (PORT datab (383:383:383) (376:376:376))
        (PORT datac (2188:2188:2188) (2223:2223:2223))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3119:3119:3119) (3172:3172:3172))
        (PORT datab (1353:1353:1353) (1324:1324:1324))
        (PORT datac (2071:2071:2071) (2117:2117:2117))
        (PORT datad (1004:1004:1004) (943:943:943))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3121:3121:3121) (3173:3173:3173))
        (PORT datab (1427:1427:1427) (1389:1389:1389))
        (PORT datac (2072:2072:2072) (2118:2118:2118))
        (PORT datad (671:671:671) (629:629:629))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (2513:2513:2513) (2529:2529:2529))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (931:931:931))
        (PORT datab (2416:2416:2416) (2429:2429:2429))
        (PORT datac (1337:1337:1337) (1358:1358:1358))
        (PORT datad (647:647:647) (607:607:607))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3120:3120:3120) (3173:3173:3173))
        (PORT datab (2079:2079:2079) (1952:1952:1952))
        (PORT datac (2071:2071:2071) (2117:2117:2117))
        (PORT datad (1579:1579:1579) (1499:1499:1499))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1220:1220:1220))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2366:2366:2366) (2273:2273:2273))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2381:2381:2381) (2414:2414:2414))
        (PORT datab (1314:1314:1314) (1271:1271:1271))
        (PORT datac (654:654:654) (612:612:612))
        (PORT datad (1344:1344:1344) (1364:1364:1364))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1244:1244:1244))
        (PORT datab (1761:1761:1761) (1775:1775:1775))
        (PORT datac (2185:2185:2185) (2252:2252:2252))
        (PORT datad (1632:1632:1632) (1549:1549:1549))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1755:1755:1755) (1639:1639:1639))
        (PORT datab (1763:1763:1763) (1778:1778:1778))
        (PORT datac (2180:2180:2180) (2247:2247:2247))
        (PORT datad (947:947:947) (889:889:889))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2875:2875:2875) (2554:2554:2554))
        (PORT datab (1763:1763:1763) (1778:1778:1778))
        (PORT datac (2181:2181:2181) (2248:2248:2248))
        (PORT datad (1586:1586:1586) (1430:1430:1430))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3053:3053:3053) (3062:3062:3062))
        (PORT datab (1051:1051:1051) (985:985:985))
        (PORT datac (2345:2345:2345) (2362:2362:2362))
        (PORT datad (669:669:669) (627:627:627))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2466:2466:2466))
        (PORT datab (2823:2823:2823) (2868:2868:2868))
        (PORT datac (1373:1373:1373) (1341:1341:1341))
        (PORT datad (951:951:951) (890:890:890))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2466:2466:2466))
        (PORT datab (2822:2822:2822) (2867:2867:2867))
        (PORT datac (2395:2395:2395) (2257:2257:2257))
        (PORT datad (2108:2108:2108) (1964:1964:1964))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (961:961:961))
        (PORT datab (2917:2917:2917) (3009:3009:3009))
        (PORT datac (2166:2166:2166) (2242:2242:2242))
        (PORT datad (983:983:983) (918:918:918))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1347:1347:1347) (1270:1270:1270))
        (PORT datab (1081:1081:1081) (1106:1106:1106))
        (PORT datac (657:657:657) (615:615:615))
        (PORT datad (1088:1088:1088) (1100:1100:1100))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1565:1565:1565) (1410:1410:1410))
        (PORT datab (1081:1081:1081) (1107:1107:1107))
        (PORT datac (1600:1600:1600) (1563:1563:1563))
        (PORT datad (1089:1089:1089) (1101:1101:1101))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1005:1005:1005))
        (PORT datab (1078:1078:1078) (1103:1103:1103))
        (PORT datac (3197:3197:3197) (3114:3114:3114))
        (PORT datad (1083:1083:1083) (1094:1094:1094))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1217:1217:1217))
        (PORT datab (693:693:693) (662:662:662))
        (PORT datac (2735:2735:2735) (2763:2763:2763))
        (PORT datad (1010:1010:1010) (1009:1009:1009))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (940:940:940))
        (PORT datab (1118:1118:1118) (1000:1000:1000))
        (PORT datac (2391:2391:2391) (2427:2427:2427))
        (PORT datad (2775:2775:2775) (2831:2831:2831))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1222:1222:1222))
        (PORT datab (2701:2701:2701) (2599:2599:2599))
        (PORT datac (2500:2500:2500) (2523:2523:2523))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2465:2465:2465))
        (PORT datab (1353:1353:1353) (1324:1324:1324))
        (PORT datac (1642:1642:1642) (1587:1587:1587))
        (PORT datad (2774:2774:2774) (2831:2831:2831))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2467:2467:2467))
        (PORT datab (2824:2824:2824) (2870:2870:2870))
        (PORT datac (1384:1384:1384) (1350:1350:1350))
        (PORT datad (1756:1756:1756) (1660:1660:1660))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2447:2447:2447) (2461:2461:2461))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1350:1350:1350))
        (PORT datab (1081:1081:1081) (1106:1106:1106))
        (PORT datac (3152:3152:3152) (2951:2951:2951))
        (PORT datad (1088:1088:1088) (1100:1100:1100))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (943:943:943))
        (PORT datab (1080:1080:1080) (1105:1105:1105))
        (PORT datac (993:993:993) (934:934:934))
        (PORT datad (1085:1085:1085) (1097:1097:1097))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1375:1375:1375))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1282:1282:1282) (1253:1253:1253))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1977:1977:1977) (1997:1997:1997))
        (PORT datab (1709:1709:1709) (1653:1653:1653))
        (PORT datac (1677:1677:1677) (1709:1709:1709))
        (PORT datad (1474:1474:1474) (1350:1350:1350))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1671:1671:1671))
        (PORT datab (2420:2420:2420) (2433:2433:2433))
        (PORT datac (1333:1333:1333) (1354:1354:1354))
        (PORT datad (1422:1422:1422) (1301:1301:1301))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1222:1222:1222))
        (PORT datab (1491:1491:1491) (1486:1486:1486))
        (PORT datac (2461:2461:2461) (2534:2534:2534))
        (PORT datad (2800:2800:2800) (2842:2842:2842))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1407:1407:1407))
        (PORT datab (1504:1504:1504) (1368:1368:1368))
        (PORT datac (2565:2565:2565) (2568:2568:2568))
        (PORT datad (1783:1783:1783) (1821:1821:1821))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (934:934:934))
        (PORT datab (670:670:670) (637:637:637))
        (PORT datac (2563:2563:2563) (2566:2566:2566))
        (PORT datad (1782:1782:1782) (1820:1820:1820))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2356:2356:2356) (2256:2256:2256))
        (PORT datac (2170:2170:2170) (2208:2208:2208))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1999:1999:1999))
        (PORT datab (991:991:991) (942:942:942))
        (PORT datac (1678:1678:1678) (1710:1710:1710))
        (PORT datad (669:669:669) (627:627:627))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1995:1995:1995))
        (PORT datab (2694:2694:2694) (2419:2419:2419))
        (PORT datac (1676:1676:1676) (1708:1708:1708))
        (PORT datad (973:973:973) (918:918:918))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (996:996:996))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1751:1751:1751) (1747:1747:1747))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (2003:2003:2003))
        (PORT datab (2774:2774:2774) (2519:2519:2519))
        (PORT datac (1680:1680:1680) (1713:1713:1713))
        (PORT datad (3377:3377:3377) (3039:3039:3039))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1975:1975:1975) (1995:1995:1995))
        (PORT datab (990:990:990) (942:942:942))
        (PORT datac (1675:1675:1675) (1707:1707:1707))
        (PORT datad (1666:1666:1666) (1537:1537:1537))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2021:2021:2021) (1922:1922:1922))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1008:1008:1008))
        (PORT datab (1642:1642:1642) (1480:1480:1480))
        (PORT datac (2462:2462:2462) (2535:2535:2535))
        (PORT datad (2798:2798:2798) (2841:2841:2841))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1677:1677:1677) (1504:1504:1504))
        (PORT datab (679:679:679) (648:648:648))
        (PORT datac (2464:2464:2464) (2538:2538:2538))
        (PORT datad (2796:2796:2796) (2838:2838:2838))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1084:1084:1084) (1042:1042:1042))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1686:1686:1686) (1568:1568:1568))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1392:1392:1392))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1362:1362:1362) (1347:1347:1347))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector78\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1012:1012:1012))
        (PORT datab (1208:1208:1208) (1103:1103:1103))
        (PORT datac (383:383:383) (363:363:363))
        (PORT datad (1336:1336:1336) (1315:1315:1315))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector78\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (853:853:853) (903:903:903))
        (PORT datab (414:414:414) (400:400:400))
        (PORT datac (1050:1050:1050) (1046:1046:1046))
        (PORT datad (1003:1003:1003) (961:961:961))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1004:1004:1004))
        (PORT datab (2930:2930:2930) (3004:3004:3004))
        (PORT datac (1920:1920:1920) (1788:1788:1788))
        (PORT datad (2455:2455:2455) (2505:2505:2505))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1485:1485:1485))
        (PORT datab (3116:3116:3116) (3168:3168:3168))
        (PORT datac (2449:2449:2449) (2512:2512:2512))
        (PORT datad (641:641:641) (601:601:601))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1870:1870:1870) (1864:1864:1864))
        (PORT datac (379:379:379) (359:359:359))
        (PORT datad (2486:2486:2486) (2438:2438:2438))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2269:2269:2269))
        (PORT datab (722:722:722) (670:670:670))
        (PORT datac (1321:1321:1321) (1174:1174:1174))
        (PORT datad (2813:2813:2813) (2897:2897:2897))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (965:965:965))
        (PORT datab (756:756:756) (703:703:703))
        (PORT datac (2164:2164:2164) (2240:2240:2240))
        (PORT datad (2886:2886:2886) (2974:2974:2974))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (694:694:694) (663:663:663))
        (PORT datad (704:704:704) (675:675:675))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2691:2691:2691) (2411:2411:2411))
        (PORT datab (2930:2930:2930) (3004:3004:3004))
        (PORT datac (2363:2363:2363) (2228:2228:2228))
        (PORT datad (2454:2454:2454) (2504:2504:2504))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1382:1382:1382))
        (PORT datab (2931:2931:2931) (3006:3006:3006))
        (PORT datac (1336:1336:1336) (1310:1310:1310))
        (PORT datad (2455:2455:2455) (2505:2505:2505))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2485:2485:2485) (2437:2437:2437))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2514:2514:2514))
        (PORT datab (2110:2110:2110) (2132:2132:2132))
        (PORT datac (1286:1286:1286) (1246:1246:1246))
        (PORT datad (975:975:975) (921:921:921))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (970:970:970))
        (PORT datab (2930:2930:2930) (3004:3004:3004))
        (PORT datac (655:655:655) (611:611:611))
        (PORT datad (2455:2455:2455) (2505:2505:2505))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (990:990:990))
        (PORT datab (1082:1082:1082) (1108:1108:1108))
        (PORT datac (1424:1424:1424) (1417:1417:1417))
        (PORT datad (1090:1090:1090) (1103:1103:1103))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2236:2236:2236) (2304:2304:2304))
        (PORT datab (2474:2474:2474) (2352:2352:2352))
        (PORT datac (1690:1690:1690) (1713:1713:1713))
        (PORT datad (1266:1266:1266) (1191:1191:1191))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2714:2714:2714) (2581:2581:2581))
        (PORT datab (1733:1733:1733) (1599:1599:1599))
        (PORT datac (1682:1682:1682) (1702:1702:1702))
        (PORT datad (2186:2186:2186) (2264:2264:2264))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2581:2581:2581) (2660:2660:2660))
        (PORT datad (2808:2808:2808) (2703:2703:2703))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1485:1485:1485))
        (PORT datab (2418:2418:2418) (2138:2138:2138))
        (PORT datac (1690:1690:1690) (1712:1712:1712))
        (PORT datad (2182:2182:2182) (2259:2259:2259))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3127:3127:3127) (2958:2958:2958))
        (PORT datab (1633:1633:1633) (1507:1507:1507))
        (PORT datac (1681:1681:1681) (1701:1701:1701))
        (PORT datad (2187:2187:2187) (2265:2265:2265))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1696:1696:1696) (1681:1681:1681))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2237:2237:2237) (2306:2306:2306))
        (PORT datab (2270:2270:2270) (2118:2118:2118))
        (PORT datac (1688:1688:1688) (1710:1710:1710))
        (PORT datad (1381:1381:1381) (1355:1355:1355))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2242:2242:2242) (2311:2311:2311))
        (PORT datab (2343:2343:2343) (2188:2188:2188))
        (PORT datac (1681:1681:1681) (1700:1700:1700))
        (PORT datad (948:948:948) (896:896:896))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2860:2860:2860) (2748:2748:2748))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2031:2031:2031) (1908:1908:1908))
        (PORT datab (1915:1915:1915) (1753:1753:1753))
        (PORT datac (1683:1683:1683) (1704:1704:1704))
        (PORT datad (2186:2186:2186) (2264:2264:2264))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1453:1453:1453))
        (PORT datab (1351:1351:1351) (1204:1204:1204))
        (PORT datac (1684:1684:1684) (1704:1704:1704))
        (PORT datad (2185:2185:2185) (2263:2263:2263))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (777:777:777) (747:747:747))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1778:1778:1778) (1753:1753:1753))
        (PORT datab (1021:1021:1021) (1022:1022:1022))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (1904:1904:1904) (1806:1806:1806))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector79\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (993:993:993) (948:948:948))
        (PORT datac (988:988:988) (992:992:992))
        (PORT datad (1009:1009:1009) (971:971:971))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector79\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1087:1087:1087))
        (PORT datab (665:665:665) (630:630:630))
        (PORT datac (819:819:819) (867:867:867))
        (PORT datad (618:618:618) (554:554:554))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (966:966:966))
        (PORT datab (2851:2851:2851) (2907:2907:2907))
        (PORT datac (2101:2101:2101) (2164:2164:2164))
        (PORT datad (990:990:990) (936:936:936))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3100:3100:3100) (2964:2964:2964))
        (PORT datab (2844:2844:2844) (2899:2899:2899))
        (PORT datac (2108:2108:2108) (2172:2172:2172))
        (PORT datad (1996:1996:1996) (1824:1824:1824))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2166:2166:2166) (2175:2175:2175))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2113:2113:2113) (2044:2044:2044))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3119:3119:3119) (3172:3172:3172))
        (PORT datab (1882:1882:1882) (1765:1765:1765))
        (PORT datac (2071:2071:2071) (2117:2117:2117))
        (PORT datad (2564:2564:2564) (2507:2507:2507))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1982:1982:1982) (1927:1927:1927))
        (PORT datab (1588:1588:1588) (1523:1523:1523))
        (PORT datac (2104:2104:2104) (2167:2167:2167))
        (PORT datad (2800:2800:2800) (2866:2866:2866))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1037:1037:1037) (1004:1004:1004))
        (PORT datac (2513:2513:2513) (2528:2528:2528))
        (PORT datad (947:947:947) (903:903:903))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2106:2106:2106) (2152:2152:2152))
        (PORT datab (2404:2404:2404) (2324:2324:2324))
        (PORT datac (3083:3083:3083) (3134:3134:3134))
        (PORT datad (2214:2214:2214) (2118:2118:2118))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3121:3121:3121) (3173:3173:3173))
        (PORT datab (2485:2485:2485) (2414:2414:2414))
        (PORT datac (2072:2072:2072) (2118:2118:2118))
        (PORT datad (1629:1629:1629) (1542:1542:1542))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2398:2398:2398) (2306:2306:2306))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1321:1321:1321))
        (PORT datab (2075:2075:2075) (2102:2102:2102))
        (PORT datac (652:652:652) (610:610:610))
        (PORT datad (1603:1603:1603) (1621:1621:1621))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1380:1380:1380))
        (PORT datab (676:676:676) (646:646:646))
        (PORT datac (1283:1283:1283) (1266:1266:1266))
        (PORT datad (1008:1008:1008) (1005:1005:1005))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3108:3108:3108) (3145:3145:3145))
        (PORT datab (1790:1790:1790) (1769:1769:1769))
        (PORT datac (953:953:953) (879:879:879))
        (PORT datad (2402:2402:2402) (2466:2466:2466))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1863:1863:1863))
        (PORT datab (2604:2604:2604) (2595:2595:2595))
        (PORT datac (2205:2205:2205) (2113:2113:2113))
        (PORT datad (2304:2304:2304) (2148:2148:2148))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1864:1864:1864))
        (PORT datab (2606:2606:2606) (2597:2597:2597))
        (PORT datac (1418:1418:1418) (1386:1386:1386))
        (PORT datad (2130:2130:2130) (1988:1988:1988))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (2360:2360:2360) (2261:2261:2261))
        (PORT datac (2173:2173:2173) (2211:2211:2211))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1318:1318:1318))
        (PORT datab (1278:1278:1278) (1214:1214:1214))
        (PORT datac (2562:2562:2562) (2564:2564:2564))
        (PORT datad (1781:1781:1781) (1819:1819:1819))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1664:1664:1664) (1597:1597:1597))
        (PORT datab (2601:2601:2601) (2591:2591:2591))
        (PORT datac (979:979:979) (918:918:918))
        (PORT datad (1780:1780:1780) (1817:1817:1817))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2079:2079:2079) (2089:2089:2089))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2416:2416:2416) (2250:2250:2250))
        (PORT datab (2433:2433:2433) (2295:2295:2295))
        (PORT datac (2559:2559:2559) (2559:2559:2559))
        (PORT datad (1779:1779:1779) (1817:1817:1817))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1864:1864:1864))
        (PORT datab (1336:1336:1336) (1254:1254:1254))
        (PORT datac (2563:2563:2563) (2565:2565:2565))
        (PORT datad (1759:1759:1759) (1622:1622:1622))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2359:2359:2359) (2259:2259:2259))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2759:2759:2759) (2688:2688:2688))
        (PORT datab (1553:1553:1553) (1455:1455:1455))
        (PORT datac (1947:1947:1947) (1951:1951:1951))
        (PORT datad (1002:1002:1002) (943:943:943))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1579:1579:1579))
        (PORT datab (2215:2215:2215) (2171:2171:2171))
        (PORT datac (1467:1467:1467) (1348:1348:1348))
        (PORT datad (2164:2164:2164) (2230:2230:2230))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1018:1018:1018))
        (PORT datab (687:687:687) (650:650:650))
        (PORT datac (1238:1238:1238) (1189:1189:1189))
        (PORT datad (1147:1147:1147) (1058:1058:1058))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1388:1388:1388))
        (PORT datab (1721:1721:1721) (1693:1693:1693))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (967:967:967) (920:920:920))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector80\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (654:654:654) (634:634:634))
        (PORT datac (1685:1685:1685) (1664:1664:1664))
        (PORT datad (1739:1739:1739) (1627:1627:1627))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector80\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1084:1084:1084))
        (PORT datab (1292:1292:1292) (1246:1246:1246))
        (PORT datac (817:817:817) (865:865:865))
        (PORT datad (384:384:384) (363:363:363))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (670:670:670))
        (PORT datab (2849:2849:2849) (2905:2905:2905))
        (PORT datac (2103:2103:2103) (2167:2167:2167))
        (PORT datad (997:997:997) (942:942:942))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1644:1644:1644) (1562:1562:1562))
        (PORT datab (2846:2846:2846) (2902:2902:2902))
        (PORT datac (2106:2106:2106) (2170:2170:2170))
        (PORT datad (1290:1290:1290) (1218:1218:1218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2123:2123:2123) (2139:2139:2139))
        (PORT datad (2115:2115:2115) (2047:2047:2047))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1399:1399:1399))
        (PORT datab (2849:2849:2849) (2906:2906:2906))
        (PORT datac (2103:2103:2103) (2166:2166:2166))
        (PORT datad (2385:2385:2385) (2248:2248:2248))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1727:1727:1727) (1702:1702:1702))
        (PORT datab (2148:2148:2148) (2201:2201:2201))
        (PORT datac (1272:1272:1272) (1195:1195:1195))
        (PORT datad (2799:2799:2799) (2864:2864:2864))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1990:1990:1990) (1837:1837:1837))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2464:2464:2464) (2260:2260:2260))
        (PORT datab (2850:2850:2850) (2906:2906:2906))
        (PORT datac (2103:2103:2103) (2166:2166:2166))
        (PORT datad (1773:1773:1773) (1640:1640:1640))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1245:1245:1245))
        (PORT datab (2149:2149:2149) (2203:2203:2203))
        (PORT datac (1686:1686:1686) (1629:1629:1629))
        (PORT datad (2797:2797:2797) (2862:2862:2862))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2158:2158:2158) (2081:2081:2081))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1386:1386:1386))
        (PORT datab (2842:2842:2842) (2897:2897:2897))
        (PORT datac (2109:2109:2109) (2174:2174:2174))
        (PORT datad (971:971:971) (920:920:920))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1320:1320:1320))
        (PORT datab (2149:2149:2149) (2204:2204:2204))
        (PORT datac (964:964:964) (902:902:902))
        (PORT datad (2796:2796:2796) (2861:2861:2861))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (992:992:992))
        (PORT datab (1491:1491:1491) (1486:1486:1486))
        (PORT datac (2461:2461:2461) (2534:2534:2534))
        (PORT datad (2800:2800:2800) (2843:2843:2843))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1321:1321:1321))
        (PORT datab (1689:1689:1689) (1690:1690:1690))
        (PORT datac (1687:1687:1687) (1713:1713:1713))
        (PORT datad (704:704:704) (658:658:658))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2194:2194:2194) (2247:2247:2247))
        (PORT datab (741:741:741) (690:690:690))
        (PORT datac (1337:1337:1337) (1344:1344:1344))
        (PORT datad (1076:1076:1076) (957:957:957))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2887:2887:2887) (2961:2961:2961))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1383:1383:1383) (1249:1249:1249))
        (PORT datad (2469:2469:2469) (2383:2383:2383))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1828:1828:1828))
        (PORT datab (2487:2487:2487) (2550:2550:2550))
        (PORT datac (2278:2278:2278) (2119:2119:2119))
        (PORT datad (2789:2789:2789) (2831:2831:2831))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2548:2548:2548) (2603:2603:2603))
        (PORT datab (2463:2463:2463) (2182:2182:2182))
        (PORT datac (1423:1423:1423) (1464:1464:1464))
        (PORT datad (1025:1025:1025) (966:966:966))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (957:957:957))
        (PORT datab (1518:1518:1518) (1511:1511:1511))
        (PORT datac (931:931:931) (884:884:884))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2843:2843:2843) (2877:2877:2877))
        (PORT datab (2486:2486:2486) (2550:2550:2550))
        (PORT datac (1292:1292:1292) (1223:1223:1223))
        (PORT datad (2043:2043:2043) (1926:1926:1926))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3082:3082:3082) (2774:2774:2774))
        (PORT datab (2486:2486:2486) (2549:2549:2549))
        (PORT datac (993:993:993) (950:950:950))
        (PORT datad (2790:2790:2790) (2832:2832:2832))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (377:377:377))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1870:1870:1870) (1815:1815:1815))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2308:2308:2308) (2181:2181:2181))
        (PORT datab (2496:2496:2496) (2544:2544:2544))
        (PORT datac (1041:1041:1041) (925:925:925))
        (PORT datad (1043:1043:1043) (1045:1045:1045))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (650:650:650))
        (PORT datab (2497:2497:2497) (2545:2545:2545))
        (PORT datac (2440:2440:2440) (2163:2163:2163))
        (PORT datad (1045:1045:1045) (1047:1047:1047))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (669:669:669))
        (PORT datab (1084:1084:1084) (1042:1042:1042))
        (PORT datac (383:383:383) (363:363:363))
        (PORT datad (666:666:666) (635:635:635))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1386:1386:1386))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1352:1352:1352) (1344:1344:1344))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector77\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1900:1900:1900))
        (PORT datab (2021:2021:2021) (1857:1857:1857))
        (PORT datac (744:744:744) (773:773:773))
        (PORT datad (1247:1247:1247) (1185:1185:1185))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector77\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (852:852:852) (902:902:902))
        (PORT datab (453:453:453) (419:419:419))
        (PORT datac (1048:1048:1048) (1044:1044:1044))
        (PORT datad (987:987:987) (933:933:933))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1077:1077:1077))
        (PORT datab (1075:1075:1075) (1073:1073:1073))
        (PORT datac (1058:1058:1058) (1073:1073:1073))
        (PORT datad (745:745:745) (769:769:769))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (290:290:290))
        (PORT datad (390:390:390) (376:376:376))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (409:409:409))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (207:207:207) (231:231:231))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1617:1617:1617))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datac (403:403:403) (437:437:437))
        (PORT datad (788:788:788) (819:819:819))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1677:1677:1677) (1659:1659:1659))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1323:1323:1323) (1247:1247:1247))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1275:1275:1275) (1197:1197:1197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1677:1677:1677) (1659:1659:1659))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1388:1388:1388) (1379:1379:1379))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2391:2391:2391) (2227:2227:2227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1519:1519:1519) (1423:1423:1423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1092:1092:1092))
        (PORT datab (260:260:260) (328:328:328))
        (PORT datac (248:248:248) (318:318:318))
        (PORT datad (738:738:738) (748:748:748))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT asdata (1634:1634:1634) (1581:1581:1581))
        (PORT ena (1969:1969:1969) (1921:1921:1921))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1020:1020:1020))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (716:716:716) (688:688:688))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (905:905:905))
        (PORT datab (305:305:305) (386:386:386))
        (PORT datac (642:642:642) (647:647:647))
        (PORT datad (243:243:243) (269:269:269))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1528:1528:1528) (1427:1427:1427))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (439:439:439) (474:474:474))
        (PORT datac (763:763:763) (786:786:786))
        (PORT datad (231:231:231) (292:292:292))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1435:1435:1435) (1420:1420:1420))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1231:1231:1231) (1173:1173:1173))
        (PORT ena (1677:1677:1677) (1659:1659:1659))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (694:694:694))
        (PORT datab (300:300:300) (380:380:380))
        (PORT datac (637:637:637) (591:591:591))
        (PORT datad (242:242:242) (268:268:268))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1677:1677:1677) (1659:1659:1659))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2129:2129:2129) (2005:2005:2005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT asdata (1004:1004:1004) (964:964:964))
        (PORT ena (1732:1732:1732) (1717:1717:1717))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT asdata (1682:1682:1682) (1631:1631:1631))
        (PORT ena (1380:1380:1380) (1375:1375:1375))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT asdata (1031:1031:1031) (994:994:994))
        (PORT ena (2662:2662:2662) (2475:2475:2475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT asdata (556:556:556) (581:581:581))
        (PORT ena (2129:2129:2129) (2005:2005:2005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1099:1099:1099))
        (PORT datab (830:830:830) (874:874:874))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT asdata (1022:1022:1022) (995:995:995))
        (PORT ena (1732:1732:1732) (1717:1717:1717))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (516:516:516))
        (PORT datab (773:773:773) (777:777:777))
        (PORT datad (641:641:641) (614:614:614))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (444:444:444))
        (PORT datab (507:507:507) (529:529:529))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (1126:1126:1126) (1111:1111:1111))
        (PORT datac (736:736:736) (759:759:759))
        (PORT datad (358:358:358) (342:342:342))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (369:369:369))
        (PORT datab (245:245:245) (275:275:275))
        (PORT datac (214:214:214) (244:244:244))
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT asdata (1057:1057:1057) (1016:1016:1016))
        (PORT ena (1732:1732:1732) (1717:1717:1717))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (245:245:245) (275:275:275))
        (PORT datac (212:212:212) (242:242:242))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (927:927:927))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (716:716:716) (689:689:689))
        (PORT datad (222:222:222) (246:246:246))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datad (1545:1545:1545) (1460:1460:1460))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (876:876:876))
        (PORT datab (656:656:656) (619:619:619))
        (PORT datac (705:705:705) (728:728:728))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1352:1352:1352))
        (PORT datab (1043:1043:1043) (1060:1060:1060))
        (PORT datac (225:225:225) (254:254:254))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (601:601:601))
        (PORT datab (663:663:663) (610:610:610))
        (PORT datac (688:688:688) (699:699:699))
        (PORT datad (272:272:272) (334:334:334))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1047:1047:1047) (984:984:984))
        (PORT datad (371:371:371) (360:360:360))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (883:883:883))
        (PORT datab (705:705:705) (651:651:651))
        (PORT datac (708:708:708) (732:732:732))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (625:625:625))
        (PORT datab (641:641:641) (609:609:609))
        (PORT datac (355:355:355) (347:347:347))
        (PORT datad (289:289:289) (366:366:366))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (625:625:625))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (672:672:672) (648:648:648))
        (PORT datad (228:228:228) (247:247:247))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (952:952:952))
        (PORT datad (229:229:229) (249:249:249))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (843:843:843) (783:783:783))
        (PORT datac (985:985:985) (956:956:956))
        (PORT datad (698:698:698) (711:711:711))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (257:257:257))
        (PORT datab (375:375:375) (368:368:368))
        (PORT datac (689:689:689) (709:709:709))
        (PORT datad (733:733:733) (747:747:747))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (796:796:796))
        (PORT datab (1153:1153:1153) (1071:1071:1071))
        (PORT datac (722:722:722) (713:713:713))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (422:422:422))
        (PORT datad (1442:1442:1442) (1342:1342:1342))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (591:591:591))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (707:707:707) (730:730:730))
        (PORT datad (805:805:805) (832:832:832))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (786:786:786))
        (PORT datab (224:224:224) (251:251:251))
        (PORT datac (690:690:690) (710:710:710))
        (PORT datad (374:374:374) (357:357:357))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (869:869:869))
        (PORT datab (794:794:794) (824:824:824))
        (PORT datac (378:378:378) (359:359:359))
        (PORT datad (231:231:231) (251:251:251))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (966:966:966) (902:902:902))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (858:858:858) (878:878:878))
        (PORT datab (374:374:374) (364:364:364))
        (PORT datac (706:706:706) (730:730:730))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (399:399:399))
        (PORT datab (390:390:390) (381:381:381))
        (PORT datac (687:687:687) (707:707:707))
        (PORT datad (734:734:734) (748:748:748))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (659:659:659) (618:618:618))
        (PORT datad (702:702:702) (679:679:679))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1376:1376:1376))
        (PORT datab (773:773:773) (805:805:805))
        (PORT datac (897:897:897) (842:842:842))
        (PORT datad (1043:1043:1043) (1029:1029:1029))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (666:666:666))
        (PORT datab (250:250:250) (282:282:282))
        (PORT datac (757:757:757) (784:784:784))
        (PORT datad (216:216:216) (238:238:238))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (439:439:439))
        (PORT datac (930:930:930) (880:880:880))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (690:690:690) (657:657:657))
        (PORT datad (908:908:908) (851:851:851))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1067:1067:1067))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (1035:1035:1035) (1022:1022:1022))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (883:883:883))
        (PORT datab (1284:1284:1284) (1195:1195:1195))
        (PORT datac (1111:1111:1111) (1117:1117:1117))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (899:899:899))
        (PORT datab (703:703:703) (660:660:660))
        (PORT datac (745:745:745) (730:730:730))
        (PORT datad (709:709:709) (696:696:696))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (649:649:649))
        (PORT datab (685:685:685) (688:688:688))
        (PORT datac (1889:1889:1889) (1853:1853:1853))
        (PORT datad (404:404:404) (391:391:391))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (705:705:705))
        (PORT datab (273:273:273) (305:305:305))
        (PORT datac (658:658:658) (663:663:663))
        (PORT datad (288:288:288) (365:365:365))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1199:1199:1199) (1178:1178:1178))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (1725:1725:1725))
        (PORT datad (1142:1142:1142) (1111:1111:1111))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (853:853:853))
        (PORT datab (305:305:305) (375:375:375))
        (PORT datac (210:210:210) (241:241:241))
        (PORT datad (1084:1084:1084) (996:996:996))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1140:1140:1140))
        (PORT datab (960:960:960) (909:909:909))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (387:387:387))
        (PORT datab (943:943:943) (934:934:934))
        (PORT datac (1290:1290:1290) (1263:1263:1263))
        (PORT datad (682:682:682) (686:686:686))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (633:633:633))
        (PORT datab (940:940:940) (871:871:871))
        (PORT datac (663:663:663) (614:614:614))
        (PORT datad (281:281:281) (354:354:354))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (627:627:627) (567:567:567))
        (PORT datad (692:692:692) (694:694:694))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1852:1852:1852))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (938:938:938) (881:881:881))
        (PORT datad (966:966:966) (939:939:939))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (821:821:821))
        (PORT datab (1062:1062:1062) (1059:1059:1059))
        (PORT datac (1290:1290:1290) (1268:1268:1268))
        (PORT datad (1075:1075:1075) (1087:1087:1087))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (866:866:866))
        (PORT datab (310:310:310) (393:393:393))
        (PORT datac (714:714:714) (687:687:687))
        (PORT datad (1859:1859:1859) (1805:1805:1805))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (272:272:272))
        (PORT datac (812:812:812) (855:855:855))
        (PORT datad (1886:1886:1886) (1841:1841:1841))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1852:1852:1852))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datad (967:967:967) (940:940:940))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (480:480:480))
        (PORT datab (297:297:297) (374:374:374))
        (PORT datac (638:638:638) (585:585:585))
        (PORT datad (293:293:293) (366:366:366))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (464:464:464))
        (PORT datab (302:302:302) (380:380:380))
        (PORT datac (634:634:634) (581:581:581))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1832:1832:1832) (1788:1788:1788))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|imgo_cnt_sel\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1386:1386:1386))
        (PORT datac (810:810:810) (833:833:833))
        (PORT datad (1387:1387:1387) (1384:1384:1384))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1155:1155:1155))
        (PORT datad (687:687:687) (699:699:699))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1087:1087:1087))
        (PORT datab (1385:1385:1385) (1392:1392:1392))
        (PORT datac (753:753:753) (773:773:773))
        (PORT datad (1067:1067:1067) (1078:1078:1078))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (464:464:464))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datad (358:358:358) (341:341:341))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (723:723:723))
        (PORT datab (3961:3961:3961) (4197:4197:4197))
        (PORT datac (390:390:390) (372:372:372))
        (PORT datad (489:489:489) (522:522:522))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (398:398:398))
        (PORT datab (436:436:436) (413:413:413))
        (PORT datad (653:653:653) (648:648:648))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|mode\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (387:387:387))
        (PORT datab (1079:1079:1079) (1077:1077:1077))
        (PORT datac (1054:1054:1054) (1067:1067:1067))
        (PORT datad (748:748:748) (772:772:772))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (393:393:393))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (3912:3912:3912) (4159:4159:4159))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_we)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3365w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1329:1329:1329) (1352:1352:1352))
        (PORT datac (1234:1234:1234) (1194:1194:1194))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3459w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1313:1313:1313))
        (PORT datab (1284:1284:1284) (1250:1250:1250))
        (PORT datac (1847:1847:1847) (1765:1765:1765))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3645w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1162:1162:1162))
        (PORT datab (257:257:257) (299:299:299))
        (PORT datac (1506:1506:1506) (1517:1517:1517))
        (PORT datad (208:208:208) (235:235:235))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_we_img_in)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2676:2676:2676) (2511:2511:2511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2186:2186:2186) (2066:2066:2066))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3634w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1153:1153:1153))
        (PORT datab (251:251:251) (293:293:293))
        (PORT datac (1508:1508:1508) (1520:1520:1520))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3385w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1840:1840:1840))
        (PORT datab (805:805:805) (815:815:815))
        (PORT datac (1265:1265:1265) (1220:1220:1220))
        (PORT datad (1219:1219:1219) (1177:1177:1177))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3665w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1372:1372:1372))
        (PORT datab (1417:1417:1417) (1408:1408:1408))
        (PORT datac (1078:1078:1078) (1113:1113:1113))
        (PORT datad (236:236:236) (265:265:265))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3655w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1371:1371:1371))
        (PORT datab (1426:1426:1426) (1419:1419:1419))
        (PORT datac (1086:1086:1086) (1123:1123:1123))
        (PORT datad (239:239:239) (269:269:269))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3365w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1310:1310:1310))
        (PORT datab (1283:1283:1283) (1249:1249:1249))
        (PORT datac (1848:1848:1848) (1766:1766:1766))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3552w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1136:1136:1136) (1152:1152:1152))
        (PORT datab (246:246:246) (286:286:286))
        (PORT datac (1508:1508:1508) (1520:1520:1520))
        (PORT datad (221:221:221) (256:256:256))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3541w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1159:1159:1159))
        (PORT datab (247:247:247) (286:286:286))
        (PORT datac (1507:1507:1507) (1519:1519:1519))
        (PORT datad (224:224:224) (260:260:260))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3572w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1310:1310:1310))
        (PORT datab (1548:1548:1548) (1550:1550:1550))
        (PORT datac (1090:1090:1090) (1116:1116:1116))
        (PORT datad (408:408:408) (394:394:394))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3562w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1308:1308:1308))
        (PORT datab (1550:1550:1550) (1552:1552:1552))
        (PORT datac (1087:1087:1087) (1113:1113:1113))
        (PORT datad (406:406:406) (393:393:393))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3459w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (803:803:803) (837:837:837))
        (PORT datad (1025:1025:1025) (1019:1019:1019))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3405w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (1003:1003:1003))
        (PORT datab (1007:1007:1007) (981:981:981))
        (PORT datac (1468:1468:1468) (1402:1402:1402))
        (PORT datad (1315:1315:1315) (1285:1285:1285))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3405w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1345:1345:1345) (1321:1321:1321))
        (PORT datac (1469:1469:1469) (1402:1402:1402))
        (PORT datad (962:962:962) (944:944:944))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3675w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (286:286:286))
        (PORT datab (1037:1037:1037) (1052:1052:1052))
        (PORT datac (980:980:980) (969:969:969))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3415w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1928:1928:1928) (1841:1841:1841))
        (PORT datab (805:805:805) (816:816:816))
        (PORT datac (1265:1265:1265) (1220:1220:1220))
        (PORT datad (1219:1219:1219) (1177:1177:1177))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3705w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1153:1153:1153))
        (PORT datab (1413:1413:1413) (1404:1404:1404))
        (PORT datac (230:230:230) (277:277:277))
        (PORT datad (1349:1349:1349) (1325:1325:1325))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1125:1125:1125) (1167:1167:1167))
        (PORT datab (1427:1427:1427) (1420:1420:1420))
        (PORT datac (237:237:237) (285:285:285))
        (PORT datad (1348:1348:1348) (1324:1324:1324))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3395w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (799:799:799) (833:833:833))
        (PORT datad (1031:1031:1031) (1026:1026:1026))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3582w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1007:1007:1007))
        (PORT datab (1040:1040:1040) (1056:1056:1056))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (212:212:212) (245:245:245))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3612w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1169:1169:1169))
        (PORT datab (1428:1428:1428) (1422:1422:1422))
        (PORT datac (237:237:237) (285:285:285))
        (PORT datad (1348:1348:1348) (1324:1324:1324))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3602w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1159:1159:1159))
        (PORT datab (1419:1419:1419) (1410:1410:1410))
        (PORT datac (233:233:233) (281:281:281))
        (PORT datad (1349:1349:1349) (1325:1325:1325))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3448w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (977:977:977) (966:966:966))
        (PORT datad (999:999:999) (1006:1006:1006))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3727w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (687:687:687))
        (PORT datab (1331:1331:1331) (1354:1354:1354))
        (PORT datac (1236:1236:1236) (1196:1196:1196))
        (PORT datad (217:217:217) (250:250:250))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3459w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1156:1156:1156))
        (PORT datab (253:253:253) (295:295:295))
        (PORT datac (1508:1508:1508) (1520:1520:1520))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3479w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1371:1371:1371))
        (PORT datab (1424:1424:1424) (1417:1417:1417))
        (PORT datac (1084:1084:1084) (1121:1121:1121))
        (PORT datad (239:239:239) (268:268:268))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3365w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1158:1158:1158))
        (PORT datab (247:247:247) (287:287:287))
        (PORT datac (1507:1507:1507) (1519:1519:1519))
        (PORT datad (224:224:224) (260:260:260))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3385w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1314:1314:1314))
        (PORT datab (1548:1548:1548) (1549:1549:1549))
        (PORT datac (1093:1093:1093) (1120:1120:1120))
        (PORT datad (409:409:409) (396:396:396))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3375w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1371:1371:1371))
        (PORT datab (1423:1423:1423) (1415:1415:1415))
        (PORT datac (1083:1083:1083) (1120:1120:1120))
        (PORT datad (238:238:238) (268:268:268))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3519w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1160:1160:1160))
        (PORT datab (1420:1420:1420) (1412:1412:1412))
        (PORT datac (233:233:233) (281:281:281))
        (PORT datad (1349:1349:1349) (1324:1324:1324))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3405w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (287:287:287))
        (PORT datab (1031:1031:1031) (1045:1045:1045))
        (PORT datac (806:806:806) (840:840:840))
        (PORT datad (1023:1023:1023) (1016:1016:1016))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3425w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (1152:1152:1152))
        (PORT datab (1413:1413:1413) (1403:1403:1403))
        (PORT datac (230:230:230) (277:277:277))
        (PORT datad (1350:1350:1350) (1325:1325:1325))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (402:402:402))
        (PORT datab (288:288:288) (370:370:370))
        (PORT datac (263:263:263) (346:346:346))
        (PORT datad (279:279:279) (349:349:349))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (470:470:470))
        (PORT datab (1652:1652:1652) (1592:1592:1592))
        (PORT datac (994:994:994) (963:963:963))
        (PORT datad (1292:1292:1292) (1263:1263:1263))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1617:1617:1617))
        (PORT datab (283:283:283) (352:352:352))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (788:788:788) (819:819:819))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (401:401:401))
        (PORT datad (1099:1099:1099) (1117:1117:1117))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2301:2301:2301) (2141:2141:2141))
        (PORT datab (821:821:821) (826:826:826))
        (PORT datac (996:996:996) (1006:1006:1006))
        (PORT datad (671:671:671) (643:643:643))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (786:786:786))
        (PORT datab (533:533:533) (562:562:562))
        (PORT datac (1025:1025:1025) (1030:1030:1030))
        (PORT datad (721:721:721) (692:692:692))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (712:712:712))
        (PORT datab (1018:1018:1018) (983:983:983))
        (PORT datac (1294:1294:1294) (1289:1289:1289))
        (PORT datad (1396:1396:1396) (1274:1274:1274))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (963:963:963))
        (PORT datab (1644:1644:1644) (1609:1609:1609))
        (PORT datac (1450:1450:1450) (1378:1378:1378))
        (PORT datad (1757:1757:1757) (1666:1666:1666))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1099:1099:1099))
        (PORT datab (1737:1737:1737) (1704:1704:1704))
        (PORT datac (1324:1324:1324) (1262:1262:1262))
        (PORT datad (1200:1200:1200) (1158:1158:1158))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (828:828:828))
        (PORT datab (1693:1693:1693) (1650:1650:1650))
        (PORT datac (1277:1277:1277) (1239:1239:1239))
        (PORT datad (1641:1641:1641) (1505:1505:1505))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1109:1109:1109))
        (PORT datab (772:772:772) (814:814:814))
        (PORT datac (879:879:879) (895:895:895))
        (PORT datad (707:707:707) (718:718:718))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1212:1212:1212))
        (PORT datab (770:770:770) (812:812:812))
        (PORT datac (1409:1409:1409) (1370:1370:1370))
        (PORT datad (762:762:762) (765:765:765))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1434:1434:1434))
        (PORT datab (773:773:773) (814:814:814))
        (PORT datac (1006:1006:1006) (1069:1069:1069))
        (PORT datad (760:760:760) (763:763:763))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (716:716:716))
        (PORT datab (1469:1469:1469) (1435:1435:1435))
        (PORT datad (746:746:746) (760:760:760))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (814:814:814) (821:821:821))
        (PORT datab (269:269:269) (341:341:341))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (477:477:477) (519:519:519))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (PORT datab (1283:1283:1283) (1235:1235:1235))
        (PORT datac (472:472:472) (508:508:508))
        (PORT datad (442:442:442) (473:473:473))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (405:405:405))
        (PORT datab (281:281:281) (350:350:350))
        (PORT datac (681:681:681) (696:696:696))
        (PORT datad (484:484:484) (526:526:526))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (549:549:549))
        (PORT datab (1447:1447:1447) (1374:1374:1374))
        (PORT datac (733:733:733) (731:731:731))
        (PORT datad (1178:1178:1178) (1131:1131:1131))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (779:779:779))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (432:432:432) (457:457:457))
        (PORT datad (441:441:441) (472:472:472))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (751:751:751))
        (PORT datab (720:720:720) (727:727:727))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (967:967:967) (940:940:940))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (757:757:757))
        (PORT datab (767:767:767) (771:771:771))
        (PORT datac (682:682:682) (690:690:690))
        (PORT datad (252:252:252) (313:313:313))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (756:756:756))
        (PORT datab (717:717:717) (722:722:722))
        (PORT datac (687:687:687) (710:710:710))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1346:1346:1346) (1299:1299:1299))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (855:855:855))
        (PORT datab (1933:1933:1933) (1893:1893:1893))
        (PORT datac (1998:1998:1998) (1988:1988:1988))
        (PORT datad (1426:1426:1426) (1319:1319:1319))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1715:1715:1715) (1529:1529:1529))
        (PORT datab (2039:2039:2039) (2018:2018:2018))
        (PORT datac (1895:1895:1895) (1857:1857:1857))
        (PORT datad (874:874:874) (805:805:805))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1708:1708:1708) (1671:1671:1671))
        (PORT datac (2054:2054:2054) (1950:1950:1950))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (989:989:989))
        (PORT datab (3990:3990:3990) (3942:3942:3942))
        (PORT datac (2865:2865:2865) (2910:2910:2910))
        (PORT datad (1364:1364:1364) (1230:1230:1230))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1406:1406:1406))
        (PORT datab (2034:2034:2034) (2011:2011:2011))
        (PORT datac (1890:1890:1890) (1852:1852:1852))
        (PORT datad (2080:2080:2080) (1954:1954:1954))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1719:1719:1719) (1566:1566:1566))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1715:1715:1715) (1677:1677:1677))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2801:2801:2801) (2689:2689:2689))
        (PORT datab (1395:1395:1395) (1266:1266:1266))
        (PORT datac (1512:1512:1512) (1554:1554:1554))
        (PORT datad (1089:1089:1089) (965:965:965))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1860:1860:1860))
        (PORT datab (4256:4256:4256) (4215:4215:4215))
        (PORT datac (1403:1403:1403) (1373:1373:1373))
        (PORT datad (1042:1042:1042) (926:926:926))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2479:2479:2479) (2371:2371:2371))
        (PORT datab (1409:1409:1409) (1363:1363:1363))
        (PORT datac (2379:2379:2379) (2371:2371:2371))
        (PORT datad (1059:1059:1059) (938:938:938))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (908:908:908))
        (PORT datab (1875:1875:1875) (1800:1800:1800))
        (PORT datac (2128:2128:2128) (2142:2142:2142))
        (PORT datad (689:689:689) (647:647:647))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2040:2040:2040))
        (PORT datab (1010:1010:1010) (960:960:960))
        (PORT datac (2753:2753:2753) (2769:2769:2769))
        (PORT datad (991:991:991) (937:937:937))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (720:720:720))
        (PORT datab (1551:1551:1551) (1594:1594:1594))
        (PORT datac (3047:3047:3047) (2922:2922:2922))
        (PORT datad (696:696:696) (655:655:655))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (851:851:851))
        (PORT datab (1552:1552:1552) (1595:1595:1595))
        (PORT datac (3048:3048:3048) (2923:2923:2923))
        (PORT datad (2381:2381:2381) (2249:2249:2249))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2384:2384:2384) (2372:2372:2372))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3081:3081:3081) (2957:2957:2957))
        (PORT datab (1551:1551:1551) (1594:1594:1594))
        (PORT datac (2965:2965:2965) (2624:2624:2624))
        (PORT datad (2269:2269:2269) (2108:2108:2108))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1392:1392:1392))
        (PORT datab (1552:1552:1552) (1594:1594:1594))
        (PORT datac (3048:3048:3048) (2923:2923:2923))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2131:2131:2131) (2041:2041:2041))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3591:3591:3591) (3563:3563:3563))
        (PORT datab (1021:1021:1021) (974:974:974))
        (PORT datac (2636:2636:2636) (2721:2721:2721))
        (PORT datad (668:668:668) (629:629:629))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3590:3590:3590) (3561:3561:3561))
        (PORT datab (1323:1323:1323) (1242:1242:1242))
        (PORT datac (2639:2639:2639) (2723:2723:2723))
        (PORT datad (1281:1281:1281) (1214:1214:1214))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2782:2782:2782) (2673:2673:2673))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2511:2511:2511) (2437:2437:2437))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3587:3587:3587) (3559:3559:3559))
        (PORT datab (1748:1748:1748) (1589:1589:1589))
        (PORT datac (2641:2641:2641) (2725:2725:2725))
        (PORT datad (1323:1323:1323) (1288:1288:1288))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3589:3589:3589) (3561:3561:3561))
        (PORT datab (1039:1039:1039) (975:975:975))
        (PORT datac (2639:2639:2639) (2724:2724:2724))
        (PORT datad (1680:1680:1680) (1535:1535:1535))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2455:2455:2455) (2466:2466:2466))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1010:1010:1010))
        (PORT datab (2672:2672:2672) (2753:2753:2753))
        (PORT datac (3556:3556:3556) (3526:3526:3526))
        (PORT datad (3033:3033:3033) (2811:2811:2811))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3589:3589:3589) (3560:3560:3560))
        (PORT datab (990:990:990) (948:948:948))
        (PORT datac (2640:2640:2640) (2724:2724:2724))
        (PORT datad (1242:1242:1242) (1174:1174:1174))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (2741:2741:2741) (2631:2631:2631))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3593:3593:3593) (3565:3565:3565))
        (PORT datab (1019:1019:1019) (952:952:952))
        (PORT datac (2635:2635:2635) (2719:2719:2719))
        (PORT datad (1356:1356:1356) (1226:1226:1226))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3588:3588:3588) (3560:3560:3560))
        (PORT datab (984:984:984) (929:929:929))
        (PORT datac (2640:2640:2640) (2725:2725:2725))
        (PORT datad (1335:1335:1335) (1205:1205:1205))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1597:1597:1597))
        (PORT datab (2384:2384:2384) (2474:2474:2474))
        (PORT datac (2055:2055:2055) (2044:2044:2044))
        (PORT datad (2049:2049:2049) (2031:2031:2031))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (403:403:403))
        (PORT datab (2163:2163:2163) (2169:2169:2169))
        (PORT datac (1837:1837:1837) (1769:1769:1769))
        (PORT datad (1354:1354:1354) (1204:1204:1204))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1024:1024:1024))
        (PORT datab (2328:2328:2328) (2283:2283:2283))
        (PORT datac (2391:2391:2391) (2302:2302:2302))
        (PORT datad (615:615:615) (558:558:558))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2529:2529:2529) (2436:2436:2436))
        (PORT datab (2235:2235:2235) (2166:2166:2166))
        (PORT datac (1331:1331:1331) (1214:1214:1214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3383:3383:3383) (3245:3245:3245))
        (PORT datab (2333:2333:2333) (2288:2288:2288))
        (PORT datac (2394:2394:2394) (2305:2305:2305))
        (PORT datad (2630:2630:2630) (2603:2603:2603))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (1955:1955:1955))
        (PORT datab (2330:2330:2330) (2285:2285:2285))
        (PORT datac (2392:2392:2392) (2303:2303:2303))
        (PORT datad (875:875:875) (803:803:803))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (898:898:898) (846:846:846))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1429:1429:1429))
        (PORT datab (2853:2853:2853) (2659:2659:2659))
        (PORT datac (2111:2111:2111) (2036:2036:2036))
        (PORT datad (1230:1230:1230) (1147:1147:1147))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1427:1427:1427))
        (PORT datab (2077:2077:2077) (2062:2062:2062))
        (PORT datac (2115:2115:2115) (2040:2040:2040))
        (PORT datad (1252:1252:1252) (1169:1169:1169))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1898:1898:1898) (1837:1837:1837))
        (PORT datac (1243:1243:1243) (1183:1183:1183))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1433:1433:1433))
        (PORT datab (1171:1171:1171) (1063:1063:1063))
        (PORT datac (2106:2106:2106) (2030:2030:2030))
        (PORT datad (1826:1826:1826) (1741:1741:1741))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1427:1427:1427))
        (PORT datab (1583:1583:1583) (1496:1496:1496))
        (PORT datac (2116:2116:2116) (2041:2041:2041))
        (PORT datad (613:613:613) (555:555:555))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1641:1641:1641) (1590:1590:1590))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2102:2102:2102) (2002:2002:2002))
        (PORT datab (1699:1699:1699) (1642:1642:1642))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1605:1605:1605) (1572:1572:1572))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (540:540:540))
        (PORT datab (1546:1546:1546) (1447:1447:1447))
        (PORT datac (1581:1581:1581) (1535:1535:1535))
        (PORT datad (1491:1491:1491) (1403:1403:1403))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4797:4797:4797) (4697:4697:4697))
        (PORT datab (1385:1385:1385) (1224:1224:1224))
        (PORT datac (2280:2280:2280) (2360:2360:2360))
        (PORT datad (665:665:665) (625:625:625))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1227:1227:1227))
        (PORT datab (1831:1831:1831) (1851:1851:1851))
        (PORT datac (2882:2882:2882) (2793:2793:2793))
        (PORT datad (727:727:727) (697:697:697))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1460:1460:1460) (1345:1345:1345))
        (PORT datab (1027:1027:1027) (973:973:973))
        (PORT datac (3215:3215:3215) (3260:3260:3260))
        (PORT datad (4270:4270:4270) (4236:4236:4236))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2774:2774:2774) (2672:2672:2672))
        (PORT datab (1378:1378:1378) (1369:1369:1369))
        (PORT datac (2031:2031:2031) (2030:2030:2030))
        (PORT datad (696:696:696) (654:654:654))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1556:1556:1556))
        (PORT datab (2603:2603:2603) (2531:2531:2531))
        (PORT datac (2693:2693:2693) (2589:2589:2589))
        (PORT datad (1199:1199:1199) (1114:1114:1114))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2536:2536:2536) (2472:2472:2472))
        (PORT datab (2273:2273:2273) (2339:2339:2339))
        (PORT datac (1364:1364:1364) (1215:1215:1215))
        (PORT datad (2011:2011:2011) (1836:1836:1836))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1520:1520:1520))
        (PORT datab (2310:2310:2310) (2242:2242:2242))
        (PORT datac (2239:2239:2239) (2174:2174:2174))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1447:1447:1447) (1425:1425:1425))
        (PORT datab (2605:2605:2605) (2533:2533:2533))
        (PORT datac (2693:2693:2693) (2589:2589:2589))
        (PORT datad (1196:1196:1196) (1111:1111:1111))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2740:2740:2740) (2628:2628:2628))
        (PORT datab (2603:2603:2603) (2531:2531:2531))
        (PORT datac (2011:2011:2011) (1868:1868:1868))
        (PORT datad (2522:2522:2522) (2258:2258:2258))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (995:995:995) (940:940:940))
        (PORT datab (2511:2511:2511) (2421:2421:2421))
        (PORT datac (2877:2877:2877) (2801:2801:2801))
        (PORT datad (1389:1389:1389) (1266:1266:1266))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2741:2741:2741) (2628:2628:2628))
        (PORT datab (2605:2605:2605) (2533:2533:2533))
        (PORT datac (1674:1674:1674) (1623:1623:1623))
        (PORT datad (2661:2661:2661) (2397:2397:2397))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2308:2308:2308) (2239:2239:2239))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (685:685:685) (646:646:646))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (1999:1999:1999))
        (PORT datab (2603:2603:2603) (2531:2531:2531))
        (PORT datac (2693:2693:2693) (2589:2589:2589))
        (PORT datad (2063:2063:2063) (1921:1921:1921))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2741:2741:2741) (2628:2628:2628))
        (PORT datab (2605:2605:2605) (2533:2533:2533))
        (PORT datac (2738:2738:2738) (2522:2522:2522))
        (PORT datad (1596:1596:1596) (1545:1545:1545))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1319:1319:1319))
        (PORT datab (1616:1616:1616) (1569:1569:1569))
        (PORT datac (1754:1754:1754) (1637:1637:1637))
        (PORT datad (545:545:545) (496:496:496))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2960:2960:2960) (2937:2937:2937))
        (PORT datab (2704:2704:2704) (2794:2794:2794))
        (PORT datac (2465:2465:2465) (2294:2294:2294))
        (PORT datad (3116:3116:3116) (2812:2812:2812))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (2937:2937:2937))
        (PORT datab (2704:2704:2704) (2793:2793:2793))
        (PORT datac (2866:2866:2866) (2790:2790:2790))
        (PORT datad (1432:1432:1432) (1300:1300:1300))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2990:2990:2990) (2861:2861:2861))
        (PORT datab (2529:2529:2529) (2434:2434:2434))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2967:2967:2967) (2945:2945:2945))
        (PORT datab (1746:1746:1746) (1625:1625:1625))
        (PORT datac (2662:2662:2662) (2755:2755:2755))
        (PORT datad (913:913:913) (839:839:839))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (2938:2938:2938))
        (PORT datab (1463:1463:1463) (1355:1355:1355))
        (PORT datac (2665:2665:2665) (2758:2758:2758))
        (PORT datad (2469:2469:2469) (2279:2279:2279))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2025:2025:2025) (2009:2009:2009))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1523:1523:1523) (1464:1464:1464))
        (PORT datab (1928:1928:1928) (1887:1887:1887))
        (PORT datac (1992:1992:1992) (1980:1980:1980))
        (PORT datad (913:913:913) (843:843:843))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2969:2969:2969) (2948:2948:2948))
        (PORT datab (2700:2700:2700) (2789:2789:2789))
        (PORT datac (924:924:924) (851:851:851))
        (PORT datad (1462:1462:1462) (1340:1340:1340))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (962:962:962))
        (PORT datab (1000:1000:1000) (956:956:956))
        (PORT datac (1914:1914:1914) (1861:1861:1861))
        (PORT datad (952:952:952) (903:903:903))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2901:2901:2901) (2844:2844:2844))
        (PORT datab (2649:2649:2649) (2734:2734:2734))
        (PORT datac (1175:1175:1175) (1087:1087:1087))
        (PORT datad (1880:1880:1880) (1783:1783:1783))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1699:1699:1699) (1627:1627:1627))
        (PORT datab (2646:2646:2646) (2729:2729:2729))
        (PORT datac (2857:2857:2857) (2810:2810:2810))
        (PORT datad (1429:1429:1429) (1404:1404:1404))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2774:2774:2774) (2672:2672:2672))
        (PORT datab (1377:1377:1377) (1368:1368:1368))
        (PORT datac (2031:2031:2031) (2030:2030:2030))
        (PORT datad (688:688:688) (650:650:650))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1559:1559:1559))
        (PORT datab (2513:2513:2513) (2422:2422:2422))
        (PORT datac (2878:2878:2878) (2802:2802:2802))
        (PORT datad (1996:1996:1996) (1840:1840:1840))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2535:2535:2535) (2471:2471:2471))
        (PORT datab (2273:2273:2273) (2339:2339:2339))
        (PORT datac (1365:1365:1365) (1232:1232:1232))
        (PORT datad (939:939:939) (887:887:887))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (2021:2021:2021))
        (PORT datab (1427:1427:1427) (1289:1289:1289))
        (PORT datac (1905:1905:1905) (1860:1860:1860))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2925:2925:2925) (2840:2840:2840))
        (PORT datab (2512:2512:2512) (2421:2421:2421))
        (PORT datac (3575:3575:3575) (3460:3460:3460))
        (PORT datad (1274:1274:1274) (1211:1211:1211))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2925:2925:2925) (2840:2840:2840))
        (PORT datab (3497:3497:3497) (3326:3326:3326))
        (PORT datac (1758:1758:1758) (1634:1634:1634))
        (PORT datad (2464:2464:2464) (2385:2385:2385))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (659:659:659) (630:630:630))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2925:2925:2925) (2840:2840:2840))
        (PORT datab (2511:2511:2511) (2421:2421:2421))
        (PORT datac (1981:1981:1981) (1938:1938:1938))
        (PORT datad (1025:1025:1025) (969:969:969))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2633:2633:2633) (2479:2479:2479))
        (PORT datab (2511:2511:2511) (2421:2421:2421))
        (PORT datac (2877:2877:2877) (2801:2801:2801))
        (PORT datad (937:937:937) (885:885:885))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2025:2025:2025) (1985:1985:1985))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2925:2925:2925) (2840:2840:2840))
        (PORT datab (2512:2512:2512) (2421:2421:2421))
        (PORT datac (989:989:989) (945:945:945))
        (PORT datad (1600:1600:1600) (1518:1518:1518))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1398:1398:1398))
        (PORT datab (2513:2513:2513) (2423:2423:2423))
        (PORT datac (2878:2878:2878) (2802:2802:2802))
        (PORT datad (667:667:667) (628:628:628))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (710:710:710) (690:690:690))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1347:1347:1347))
        (PORT datab (1435:1435:1435) (1415:1415:1415))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1247:1247:1247) (1185:1185:1185))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1431:1431:1431))
        (PORT datab (1415:1415:1415) (1386:1386:1386))
        (PORT datac (1506:1506:1506) (1411:1411:1411))
        (PORT datad (1625:1625:1625) (1549:1549:1549))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2962:2962:2962) (2939:2939:2939))
        (PORT datab (2703:2703:2703) (2792:2792:2792))
        (PORT datac (1470:1470:1470) (1394:1394:1394))
        (PORT datad (3065:3065:3065) (2937:2937:2937))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2971:2971:2971) (2950:2950:2950))
        (PORT datab (2037:2037:2037) (1897:1897:1897))
        (PORT datac (2660:2660:2660) (2753:2753:2753))
        (PORT datad (1229:1229:1229) (1135:1135:1135))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2988:2988:2988) (2859:2859:2859))
        (PORT datab (2527:2527:2527) (2432:2432:2432))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2963:2963:2963) (2940:2940:2940))
        (PORT datab (2703:2703:2703) (2792:2792:2792))
        (PORT datac (1729:1729:1729) (1602:1602:1602))
        (PORT datad (1524:1524:1524) (1413:1413:1413))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2970:2970:2970) (2949:2949:2949))
        (PORT datab (2699:2699:2699) (2788:2788:2788))
        (PORT datac (1893:1893:1893) (1799:1799:1799))
        (PORT datad (1554:1554:1554) (1464:1464:1464))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2024:2024:2024) (2009:2009:2009))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (402:402:402))
        (PORT datab (1910:1910:1910) (1855:1855:1855))
        (PORT datac (1611:1611:1611) (1467:1467:1467))
        (PORT datad (2621:2621:2621) (2685:2685:2685))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1908:1908:1908))
        (PORT datab (1361:1361:1361) (1293:1293:1293))
        (PORT datac (1004:1004:1004) (990:990:990))
        (PORT datad (276:276:276) (346:346:346))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1797:1797:1797))
        (PORT datab (1707:1707:1707) (1687:1687:1687))
        (PORT datac (1689:1689:1689) (1548:1548:1548))
        (PORT datad (2663:2663:2663) (2405:2405:2405))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1852:1852:1852) (1792:1792:1792))
        (PORT datab (1245:1245:1245) (1159:1159:1159))
        (PORT datac (1669:1669:1669) (1660:1660:1660))
        (PORT datad (933:933:933) (856:856:856))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1545:1545:1545))
        (PORT datab (1612:1612:1612) (1568:1568:1568))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1790:1790:1790))
        (PORT datab (1522:1522:1522) (1398:1398:1398))
        (PORT datac (1670:1670:1670) (1662:1662:1662))
        (PORT datad (2729:2729:2729) (2515:2515:2515))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1795:1795:1795))
        (PORT datab (1182:1182:1182) (1082:1082:1082))
        (PORT datac (1667:1667:1667) (1658:1658:1658))
        (PORT datad (1362:1362:1362) (1337:1337:1337))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1975:1975:1975) (1936:1936:1936))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1850:1850:1850) (1789:1789:1789))
        (PORT datab (1469:1469:1469) (1343:1343:1343))
        (PORT datac (1670:1670:1670) (1662:1662:1662))
        (PORT datad (2603:2603:2603) (2346:2346:2346))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1796:1796:1796))
        (PORT datab (1611:1611:1611) (1458:1458:1458))
        (PORT datac (1666:1666:1666) (1657:1657:1657))
        (PORT datad (1539:1539:1539) (1460:1460:1460))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1563:1563:1563) (1527:1527:1527))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1855:1855:1855) (1795:1795:1795))
        (PORT datab (1708:1708:1708) (1688:1688:1688))
        (PORT datac (2635:2635:2635) (2377:2377:2377))
        (PORT datad (1383:1383:1383) (1274:1274:1274))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (681:681:681))
        (PORT datab (2269:2269:2269) (2193:2193:2193))
        (PORT datac (2441:2441:2441) (2345:2345:2345))
        (PORT datad (1068:1068:1068) (948:948:948))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1506:1506:1506) (1423:1423:1423))
        (PORT datad (994:994:994) (948:948:948))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (PORT datab (307:307:307) (388:388:388))
        (PORT datac (1466:1466:1466) (1374:1374:1374))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (676:676:676))
        (PORT datab (4317:4317:4317) (4273:4273:4273))
        (PORT datac (3218:3218:3218) (3262:3262:3262))
        (PORT datad (944:944:944) (892:892:892))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (958:958:958))
        (PORT datab (4317:4317:4317) (4273:4273:4273))
        (PORT datac (3218:3218:3218) (3263:3263:3263))
        (PORT datad (983:983:983) (924:924:924))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2992:2992:2992) (2962:2962:2962))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1610:1610:1610) (1558:1558:1558))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1216:1216:1216))
        (PORT datab (4316:4316:4316) (4273:4273:4273))
        (PORT datac (3220:3220:3220) (3265:3265:3265))
        (PORT datad (1403:1403:1403) (1368:1368:1368))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1559:1559:1559) (1468:1468:1468))
        (PORT datab (4318:4318:4318) (4274:4274:4274))
        (PORT datac (3215:3215:3215) (3259:3259:3259))
        (PORT datad (1272:1272:1272) (1202:1202:1202))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (2486:2486:2486) (2495:2495:2495))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4797:4797:4797) (4697:4697:4697))
        (PORT datab (2722:2722:2722) (2550:2550:2550))
        (PORT datac (2281:2281:2281) (2361:2361:2361))
        (PORT datad (1401:1401:1401) (1268:1268:1268))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (941:941:941))
        (PORT datab (4317:4317:4317) (4273:4273:4273))
        (PORT datac (3219:3219:3219) (3263:3263:3263))
        (PORT datad (1596:1596:1596) (1510:1510:1510))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1611:1611:1611) (1558:1558:1558))
        (PORT datad (952:952:952) (909:909:909))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (710:710:710))
        (PORT datab (2643:2643:2643) (2726:2726:2726))
        (PORT datac (2859:2859:2859) (2813:2813:2813))
        (PORT datad (1914:1914:1914) (1712:1712:1712))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1103:1103:1103))
        (PORT datab (2649:2649:2649) (2733:2733:2733))
        (PORT datac (2854:2854:2854) (2806:2806:2806))
        (PORT datad (1179:1179:1179) (1081:1081:1081))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2671:2671:2671))
        (PORT datab (1379:1379:1379) (1371:1371:1371))
        (PORT datac (2033:2033:2033) (2032:2032:2032))
        (PORT datad (673:673:673) (631:631:631))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1229:1229:1229))
        (PORT datab (1934:1934:1934) (1894:1894:1894))
        (PORT datac (1999:1999:1999) (1988:1988:1988))
        (PORT datad (907:907:907) (835:835:835))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2649:2649:2649))
        (PORT datab (1933:1933:1933) (1893:1893:1893))
        (PORT datac (1997:1997:1997) (1986:1986:1986))
        (PORT datad (1673:1673:1673) (1543:1543:1543))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1708:1708:1708) (1671:1671:1671))
        (PORT datac (2055:2055:2055) (1951:1951:1951))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1304:1304:1304))
        (PORT datab (1927:1927:1927) (1886:1886:1886))
        (PORT datac (1991:1991:1991) (1978:1978:1978))
        (PORT datad (1712:1712:1712) (1589:1589:1589))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1370:1370:1370) (1340:1340:1340))
        (PORT datab (1929:1929:1929) (1889:1889:1889))
        (PORT datac (1993:1993:1993) (1981:1981:1981))
        (PORT datad (1469:1469:1469) (1353:1353:1353))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1713:1713:1713) (1675:1675:1675))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1377:1377:1377))
        (PORT datab (2038:2038:2038) (2016:2016:2016))
        (PORT datac (1894:1894:1894) (1857:1857:1857))
        (PORT datad (924:924:924) (855:855:855))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1461:1461:1461) (1358:1358:1358))
        (PORT datab (1930:1930:1930) (1889:1889:1889))
        (PORT datac (1994:1994:1994) (1982:1982:1982))
        (PORT datad (2451:2451:2451) (2314:2314:2314))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1670:1670:1670) (1640:1640:1640))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1418:1418:1418) (1431:1431:1431))
        (PORT datab (917:917:917) (852:852:852))
        (PORT datac (2110:2110:2110) (2035:2035:2035))
        (PORT datad (1442:1442:1442) (1331:1331:1331))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1432:1432:1432))
        (PORT datab (1415:1415:1415) (1309:1309:1309))
        (PORT datac (2109:2109:2109) (2034:2034:2034))
        (PORT datad (886:886:886) (815:815:815))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1623:1623:1623))
        (PORT datab (1024:1024:1024) (979:979:979))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (940:940:940))
        (PORT datab (1436:1436:1436) (1416:1416:1416))
        (PORT datac (1319:1319:1319) (1313:1313:1313))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1737:1737:1737) (1689:1689:1689))
        (PORT datab (1003:1003:1003) (1005:1005:1005))
        (PORT datac (898:898:898) (841:841:841))
        (PORT datad (1191:1191:1191) (1121:1121:1121))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (922:922:922))
        (PORT datab (2383:2383:2383) (2473:2473:2473))
        (PORT datac (1684:1684:1684) (1549:1549:1549))
        (PORT datad (2051:2051:2051) (2034:2034:2034))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2084:2084:2084) (2079:2079:2079))
        (PORT datab (1035:1035:1035) (970:970:970))
        (PORT datac (943:943:943) (901:901:901))
        (PORT datad (2335:2335:2335) (2436:2436:2436))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2534:2534:2534) (2470:2470:2470))
        (PORT datab (2274:2274:2274) (2340:2340:2340))
        (PORT datac (955:955:955) (898:898:898))
        (PORT datad (1639:1639:1639) (1494:1494:1494))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2260:2260:2260) (2110:2110:2110))
        (PORT datab (2328:2328:2328) (2283:2283:2283))
        (PORT datac (2391:2391:2391) (2302:2302:2302))
        (PORT datad (1394:1394:1394) (1279:1279:1279))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2343:2343:2343))
        (PORT datab (2332:2332:2332) (2287:2287:2287))
        (PORT datac (2273:2273:2273) (2108:2108:2108))
        (PORT datad (1529:1529:1529) (1448:1448:1448))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2506:2506:2506) (2326:2326:2326))
        (PORT datab (2329:2329:2329) (2284:2284:2284))
        (PORT datac (2391:2391:2391) (2302:2302:2302))
        (PORT datad (1706:1706:1706) (1568:1568:1568))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2893:2893:2893) (2949:2949:2949))
        (PORT datab (712:712:712) (682:682:682))
        (PORT datac (3870:3870:3870) (3805:3805:3805))
        (PORT datad (719:719:719) (685:685:685))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1997:1997:1997) (1942:1942:1942))
        (PORT datab (2648:2648:2648) (2733:2733:2733))
        (PORT datac (2854:2854:2854) (2806:2806:2806))
        (PORT datad (1496:1496:1496) (1393:1393:1393))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2565:2565:2565) (2493:2493:2493))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1907:1907:1907) (1883:1883:1883))
        (PORT datad (874:874:874) (796:796:796))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2425:2425:2425))
        (PORT datab (2650:2650:2650) (2735:2735:2735))
        (PORT datac (2852:2852:2852) (2804:2804:2804))
        (PORT datad (1749:1749:1749) (1603:1603:1603))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1393:1393:1393))
        (PORT datab (2650:2650:2650) (2734:2734:2734))
        (PORT datac (2853:2853:2853) (2805:2805:2805))
        (PORT datad (2196:2196:2196) (1985:1985:1985))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2461:2461:2461) (2471:2471:2471))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2900:2900:2900) (2843:2843:2843))
        (PORT datab (2651:2651:2651) (2735:2735:2735))
        (PORT datac (2043:2043:2043) (2016:2016:2016))
        (PORT datad (1516:1516:1516) (1453:1453:1453))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2905:2905:2905) (2849:2849:2849))
        (PORT datab (2645:2645:2645) (2729:2729:2729))
        (PORT datac (1393:1393:1393) (1266:1266:1266))
        (PORT datad (1578:1578:1578) (1522:1522:1522))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2497:2497:2497))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1226:1226:1226))
        (PORT datab (1831:1831:1831) (1851:1851:1851))
        (PORT datac (1369:1369:1369) (1230:1230:1230))
        (PORT datad (604:604:604) (540:540:540))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (658:658:658))
        (PORT datab (1042:1042:1042) (1021:1021:1021))
        (PORT datac (2051:2051:2051) (1821:1821:1821))
        (PORT datad (274:274:274) (345:345:345))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1908:1908:1908))
        (PORT datab (973:973:973) (913:913:913))
        (PORT datac (1004:1004:1004) (990:990:990))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2537:2537:2537) (2474:2474:2474))
        (PORT datab (2021:2021:2021) (1956:1956:1956))
        (PORT datac (2229:2229:2229) (2304:2304:2304))
        (PORT datad (1867:1867:1867) (1798:1798:1798))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2535:2535:2535) (2471:2471:2471))
        (PORT datab (1707:1707:1707) (1521:1521:1521))
        (PORT datac (2232:2232:2232) (2308:2308:2308))
        (PORT datad (1678:1678:1678) (1530:1530:1530))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2763:2763:2763) (2653:2653:2653))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2693:2693:2693) (2576:2576:2576))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2536:2536:2536) (2473:2473:2473))
        (PORT datab (1293:1293:1293) (1230:1230:1230))
        (PORT datac (2231:2231:2231) (2306:2306:2306))
        (PORT datad (1235:1235:1235) (1159:1159:1159))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2535:2535:2535) (2471:2471:2471))
        (PORT datab (1685:1685:1685) (1592:1592:1592))
        (PORT datac (2232:2232:2232) (2308:2308:2308))
        (PORT datad (665:665:665) (626:626:626))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (2523:2523:2523) (2527:2527:2527))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2536:2536:2536) (2472:2472:2472))
        (PORT datab (2553:2553:2553) (2332:2332:2332))
        (PORT datac (2231:2231:2231) (2307:2307:2307))
        (PORT datad (3081:3081:3081) (2830:2830:2830))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2537:2537:2537) (2474:2474:2474))
        (PORT datab (2272:2272:2272) (2336:2336:2336))
        (PORT datac (1403:1403:1403) (1272:1272:1272))
        (PORT datad (1271:1271:1271) (1206:1206:1206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2732:2732:2732) (2622:2622:2622))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2476:2476:2476))
        (PORT datab (2270:2270:2270) (2335:2335:2335))
        (PORT datac (992:992:992) (939:939:939))
        (PORT datad (1295:1295:1295) (1223:1223:1223))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2476:2476:2476))
        (PORT datab (2058:2058:2058) (2054:2054:2054))
        (PORT datac (2228:2228:2228) (2303:2303:2303))
        (PORT datad (989:989:989) (933:933:933))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (701:701:701))
        (PORT datab (667:667:667) (632:632:632))
        (PORT datac (1359:1359:1359) (1237:1237:1237))
        (PORT datad (649:649:649) (614:614:614))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (371:371:371))
        (PORT datab (304:304:304) (385:385:385))
        (PORT datac (2039:2039:2039) (1905:1905:1905))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (275:275:275) (359:359:359))
        (PORT datad (1889:1889:1889) (1792:1792:1792))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (631:631:631) (572:572:572))
        (PORT datad (804:804:804) (833:833:833))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (643:643:643) (585:585:585))
        (PORT datad (809:809:809) (840:840:840))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (639:639:639) (587:587:587))
        (PORT datad (813:813:813) (845:845:845))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (633:633:633) (581:581:581))
        (PORT datad (808:808:808) (839:839:839))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (600:600:600) (561:561:561))
        (PORT datad (806:806:806) (837:837:837))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1312:1312:1312))
        (PORT datab (290:290:290) (361:361:361))
        (PORT datac (2093:2093:2093) (2060:2060:2060))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1067:1067:1067) (1074:1074:1074))
        (PORT datac (223:223:223) (257:257:257))
        (PORT datad (416:416:416) (401:401:401))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr7\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (503:503:503) (520:520:520))
        (PORT datac (397:397:397) (381:381:381))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (697:697:697))
        (PORT datad (354:354:354) (337:337:337))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (669:669:669))
        (PORT datab (328:328:328) (432:432:432))
        (PORT datac (301:301:301) (404:404:404))
        (PORT datad (480:480:480) (510:510:510))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_we\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (864:864:864) (912:912:912))
        (PORT datad (446:446:446) (476:476:476))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_we_img_in\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (377:377:377))
        (PORT datab (867:867:867) (916:916:916))
        (PORT datad (445:445:445) (475:475:475))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (938:938:938))
        (PORT datab (783:783:783) (812:812:812))
        (PORT datac (1455:1455:1455) (1452:1452:1452))
        (PORT datad (1517:1517:1517) (1450:1450:1450))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1272:1272:1272))
        (PORT datab (1972:1972:1972) (1933:1933:1933))
        (PORT datac (943:943:943) (896:896:896))
        (PORT datad (1035:1035:1035) (1032:1032:1032))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~33)
    (DELAY
      (ABSOLUTE
        (PORT datac (720:720:720) (729:729:729))
        (PORT datad (208:208:208) (227:227:227))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[18\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (890:890:890))
        (PORT datac (483:483:483) (517:517:517))
        (PORT datad (1525:1525:1525) (1464:1464:1464))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (826:826:826))
        (PORT datab (1649:1649:1649) (1604:1604:1604))
        (PORT datac (1776:1776:1776) (1709:1709:1709))
        (PORT datad (697:697:697) (694:694:694))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1882:1882:1882))
        (PORT datab (379:379:379) (369:369:369))
        (PORT datac (388:388:388) (378:378:378))
        (PORT datad (1238:1238:1238) (1172:1172:1172))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (784:784:784))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (204:204:204) (230:230:230))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (634:634:634))
        (PORT datab (1812:1812:1812) (1711:1711:1711))
        (PORT datac (210:210:210) (238:238:238))
        (PORT datad (206:206:206) (234:234:234))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (657:657:657))
        (PORT datab (1773:1773:1773) (1684:1684:1684))
        (PORT datac (2094:2094:2094) (2126:2126:2126))
        (PORT datad (629:629:629) (597:597:597))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1071:1071:1071))
        (PORT datab (2531:2531:2531) (2475:2475:2475))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1823:1823:1823) (1826:1826:1826))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (958:958:958))
        (PORT datab (745:745:745) (765:765:765))
        (PORT datac (1380:1380:1380) (1240:1240:1240))
        (PORT datad (1866:1866:1866) (1811:1811:1811))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2168:2168:2168) (2177:2177:2177))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2115:2115:2115) (2046:2046:2046))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (378:378:378))
        (PORT datab (1141:1141:1141) (1164:1164:1164))
        (PORT datac (1305:1305:1305) (1294:1294:1294))
        (PORT datad (1549:1549:1549) (1487:1487:1487))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1218:1218:1218))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1268:1268:1268) (1229:1229:1229))
        (PORT datad (267:267:267) (336:336:336))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3655w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (940:940:940))
        (PORT datab (362:362:362) (474:474:474))
        (PORT datac (364:364:364) (470:470:470))
        (PORT datad (955:955:955) (912:912:912))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3685w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (1039:1039:1039) (1054:1054:1054))
        (PORT datac (800:800:800) (833:833:833))
        (PORT datad (1029:1029:1029) (1024:1024:1024))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3592w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (289:289:289))
        (PORT datab (1035:1035:1035) (1050:1050:1050))
        (PORT datac (803:803:803) (837:837:837))
        (PORT datad (1026:1026:1026) (1020:1020:1020))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3448w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (693:693:693))
        (PORT datab (1333:1333:1333) (1357:1357:1357))
        (PORT datac (1238:1238:1238) (1199:1199:1199))
        (PORT datad (208:208:208) (235:235:235))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3469w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1370:1370:1370))
        (PORT datab (1430:1430:1430) (1424:1424:1424))
        (PORT datac (1090:1090:1090) (1128:1128:1128))
        (PORT datad (241:241:241) (271:271:271))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3469w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (946:946:946))
        (PORT datab (374:374:374) (488:488:488))
        (PORT datac (371:371:371) (478:478:478))
        (PORT datad (947:947:947) (904:904:904))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3348w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (694:694:694))
        (PORT datab (1334:1334:1334) (1358:1358:1358))
        (PORT datac (1239:1239:1239) (1200:1200:1200))
        (PORT datad (217:217:217) (250:250:250))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3348w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (912:912:912))
        (PORT datab (470:470:470) (517:517:517))
        (PORT datac (857:857:857) (897:897:897))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3499w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (1041:1041:1041) (1057:1057:1057))
        (PORT datac (798:798:798) (831:831:831))
        (PORT datad (1032:1032:1032) (1027:1027:1027))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3489w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (1032:1032:1032) (1046:1046:1046))
        (PORT datac (978:978:978) (967:967:967))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3509w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1165:1165:1165))
        (PORT datab (1425:1425:1425) (1418:1418:1418))
        (PORT datac (236:236:236) (284:284:284))
        (PORT datad (1348:1348:1348) (1324:1324:1324))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3395w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (288:288:288))
        (PORT datab (840:840:840) (870:870:870))
        (PORT datac (359:359:359) (344:344:344))
        (PORT datad (1024:1024:1024) (1018:1018:1018))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode2\|w_anode3415w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1157:1157:1157))
        (PORT datab (1418:1418:1418) (1409:1409:1409))
        (PORT datac (232:232:232) (280:280:280))
        (PORT datad (1349:1349:1349) (1324:1324:1324))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (988:988:988))
        (PORT datab (1651:1651:1651) (1592:1592:1592))
        (PORT datac (2941:2941:2941) (2917:2917:2917))
        (PORT datad (649:649:649) (612:612:612))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2780:2780:2780) (2671:2671:2671))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2511:2511:2511) (2437:2437:2437))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2568:2568:2568) (2497:2497:2497))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1904:1904:1904) (1881:1881:1881))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1916:1916:1916))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2537:2537:2537) (2457:2457:2457))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1438:1438:1438))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (258:258:258) (332:332:332))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (664:664:664))
        (PORT datab (687:687:687) (658:658:658))
        (PORT datac (355:355:355) (339:339:339))
        (PORT datad (800:800:800) (818:818:818))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1075:1075:1075) (1088:1088:1088))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1251:1251:1251) (1210:1210:1210))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (971:971:971) (955:955:955))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (761:761:761) (785:785:785))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (760:760:760) (784:784:784))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (233:233:233))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (610:610:610) (559:559:559))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (875:875:875) (818:818:818))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (215:215:215) (236:236:236))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (833:833:833) (770:770:770))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END3\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (300:300:300))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tx\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2309:2309:2309) (2300:2300:2300))
        (IOPATH i o (3870:3870:3870) (4310:4310:4310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE led_rx\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5647:5647:5647) (5566:5566:5566))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE led_tx\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4821:4821:4821) (4634:4634:4634))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (676:676:676) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rx\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (584:584:584) (756:756:756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (371:371:371))
        (PORT datab (280:280:280) (358:358:358))
        (PORT datac (246:246:246) (325:325:325))
        (PORT datad (249:249:249) (319:319:319))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (403:403:403))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (203:203:203) (227:227:227))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (367:367:367))
        (PORT datab (278:278:278) (355:355:355))
        (PORT datac (244:244:244) (322:322:322))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_START\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (683:683:683) (693:693:693))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datad (201:201:201) (225:225:225))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|rx_acc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (247:247:247))
        (PORT datad (281:281:281) (364:364:364))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (408:408:408))
        (PORT datac (259:259:259) (341:341:341))
        (PORT datad (265:265:265) (342:342:342))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (273:273:273))
        (PORT datab (248:248:248) (289:289:289))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (402:402:402))
        (PORT datab (3783:3783:3783) (4060:4060:4060))
        (PORT datac (263:263:263) (345:345:345))
        (PORT datad (259:259:259) (335:335:335))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (409:409:409))
        (PORT datab (298:298:298) (381:381:381))
        (PORT datac (257:257:257) (340:340:340))
        (PORT datad (272:272:272) (343:343:343))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (273:273:273))
        (PORT datab (247:247:247) (289:289:289))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (482:482:482))
        (PORT datab (417:417:417) (412:412:412))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (275:275:275) (345:345:345))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (414:414:414))
        (PORT datab (300:300:300) (376:376:376))
        (PORT datac (214:214:214) (258:258:258))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (405:405:405))
        (PORT datab (248:248:248) (289:289:289))
        (PORT datad (206:206:206) (234:234:234))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (404:404:404))
        (PORT datab (291:291:291) (373:373:373))
        (PORT datac (260:260:260) (343:343:343))
        (PORT datad (276:276:276) (346:346:346))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|sample\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (374:374:374))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (628:628:628) (576:576:576))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (682:682:682) (672:672:672))
        (PORT datad (371:371:371) (353:353:353))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1071:1071:1071) (1029:1029:1029))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (446:446:446))
        (PORT datad (480:480:480) (511:511:511))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1228:1228:1228) (1267:1267:1267))
        (PORT ena (1071:1071:1071) (1029:1029:1029))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (509:509:509))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1228:1228:1228) (1267:1267:1267))
        (PORT ena (1071:1071:1071) (1029:1029:1029))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (457:457:457))
        (PORT datab (335:335:335) (441:441:441))
        (PORT datad (486:486:486) (517:517:517))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|bitpos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1228:1228:1228) (1267:1267:1267))
        (PORT ena (1071:1071:1071) (1029:1029:1029))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (331:331:331) (436:436:436))
        (PORT datac (307:307:307) (411:411:411))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (607:607:607))
        (PORT datab (711:711:711) (699:699:699))
        (PORT datac (429:429:429) (454:454:454))
        (PORT datad (382:382:382) (363:363:363))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (410:410:410))
        (PORT datab (388:388:388) (371:371:371))
        (PORT datac (206:206:206) (244:244:244))
        (PORT datad (274:274:274) (357:357:357))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_START)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_DATA\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (341:341:341))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_STOP\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|state\.RX_STATE_STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1047:1047:1047) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (274:274:274))
        (PORT datac (429:429:429) (454:454:454))
        (PORT datad (274:274:274) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (666:666:666))
        (PORT datab (326:326:326) (430:430:430))
        (PORT datac (298:298:298) (401:401:401))
        (PORT datad (478:478:478) (508:508:508))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (853:853:853))
        (PORT datab (684:684:684) (655:655:655))
        (PORT datac (643:643:643) (606:606:606))
        (PORT datad (374:374:374) (356:356:356))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (856:856:856))
        (PORT datab (3845:3845:3845) (4135:4135:4135))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|rdy\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (413:413:413))
        (PORT datac (209:209:209) (247:247:247))
        (PORT datad (281:281:281) (364:364:364))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT ena (1278:1278:1278) (1201:1201:1201))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (672:672:672))
        (PORT datab (329:329:329) (434:434:434))
        (PORT datac (303:303:303) (407:407:407))
        (PORT datad (481:481:481) (512:512:512))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (854:854:854))
        (PORT datab (684:684:684) (655:655:655))
        (PORT datac (643:643:643) (606:606:606))
        (PORT datad (356:356:356) (329:329:329))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (873:873:873))
        (PORT datab (3844:3844:3844) (4133:4133:4133))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (803:803:803) (823:823:823))
        (PORT ena (1585:1585:1585) (1491:1491:1491))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (675:675:675))
        (PORT datab (332:332:332) (436:436:436))
        (PORT datac (307:307:307) (411:411:411))
        (PORT datad (483:483:483) (514:514:514))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (738:738:738))
        (PORT datab (664:664:664) (628:628:628))
        (PORT datac (694:694:694) (653:653:653))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (871:871:871))
        (PORT datab (3844:3844:3844) (4133:4133:4133))
        (PORT datad (343:343:343) (327:327:327))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT asdata (1052:1052:1052) (1057:1057:1057))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1098:1098:1098) (1093:1093:1093))
        (PORT datab (1385:1385:1385) (1392:1392:1392))
        (PORT datac (758:758:758) (778:778:778))
        (PORT datad (1064:1064:1064) (1075:1075:1075))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (606:606:606) (778:778:778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (369:369:369))
        (PORT datab (3963:3963:3963) (4199:4199:4199))
        (PORT datad (237:237:237) (269:269:269))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|rx_rdy_clr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|rdy\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (686:686:686))
        (PORT datab (759:759:759) (721:721:721))
        (PORT datad (452:452:452) (477:477:477))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|rdy)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (673:673:673))
        (PORT datab (330:330:330) (435:435:435))
        (PORT datac (304:304:304) (408:408:408))
        (PORT datad (482:482:482) (513:513:513))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[3\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (737:737:737))
        (PORT datab (664:664:664) (628:628:628))
        (PORT datac (693:693:693) (653:653:653))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (861:861:861))
        (PORT datab (3845:3845:3845) (4134:4134:4134))
        (PORT datad (371:371:371) (353:353:353))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (704:704:704) (715:715:715))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|imgo_cnt_sel\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (685:685:685))
        (PORT datab (1085:1085:1085) (1075:1075:1075))
        (PORT datac (429:429:429) (427:427:427))
        (PORT datad (282:282:282) (358:358:358))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_sel\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1387:1387:1387))
        (PORT datac (809:809:809) (833:833:833))
        (PORT datad (1386:1386:1386) (1384:1384:1384))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_sel\.INS_RAM\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1387:1387:1387))
        (PORT datab (679:679:679) (662:662:662))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_sel\.INS_RAM)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1217:1217:1217))
        (PORT datac (1267:1267:1267) (1228:1228:1228))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|END_FLAG\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (812:812:812) (855:855:855))
        (PORT datad (940:940:940) (923:923:923))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (302:302:302) (383:383:383))
        (PORT datac (896:896:896) (826:826:826))
        (PORT datad (673:673:673) (633:633:633))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1372:1372:1372) (1362:1362:1362))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (675:675:675))
        (PORT datab (331:331:331) (436:436:436))
        (PORT datac (306:306:306) (410:410:410))
        (PORT datad (483:483:483) (514:514:514))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (856:856:856))
        (PORT datab (685:685:685) (656:656:656))
        (PORT datac (643:643:643) (606:606:606))
        (PORT datad (346:346:346) (328:328:328))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (870:870:870))
        (PORT datab (3844:3844:3844) (4133:4133:4133))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT asdata (1095:1095:1095) (1100:1100:1100))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (790:790:790))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (376:376:376))
        (PORT datac (749:749:749) (764:764:764))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (674:674:674))
        (PORT datab (331:331:331) (436:436:436))
        (PORT datac (305:305:305) (409:409:409))
        (PORT datad (482:482:482) (513:513:513))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (864:864:864))
        (PORT datab (686:686:686) (658:658:658))
        (PORT datac (643:643:643) (606:606:606))
        (PORT datad (371:371:371) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (866:866:866))
        (PORT datab (3844:3844:3844) (4134:4134:4134))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1278:1278:1278) (1201:1201:1201))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1426:1426:1426) (1424:1424:1424))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (312:312:312) (395:395:395))
        (PORT datac (434:434:434) (433:433:433))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (887:887:887))
        (PORT datad (414:414:414) (437:437:437))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT asdata (801:801:801) (827:827:827))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (448:448:448) (478:478:478))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (831:831:831) (849:849:849))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (405:405:405))
        (PORT datab (777:777:777) (764:764:764))
        (PORT datad (931:931:931) (891:891:891))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[3\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[9\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[11\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (387:387:387))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[12\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (512:512:512))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[13\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[14\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[15\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[16\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (373:373:373))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[17\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[18\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (373:373:373))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[19\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[20\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[22\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|len_cnt\[23\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (373:373:373))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (509:509:509))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (679:679:679) (679:679:679))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1422:1422:1422) (1418:1418:1418))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1047:1047:1047) (1062:1062:1062))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (771:771:771))
        (PORT datab (527:527:527) (545:545:545))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (668:668:668))
        (PORT datab (328:328:328) (432:432:432))
        (PORT datac (300:300:300) (404:404:404))
        (PORT datad (479:479:479) (510:510:510))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (727:727:727))
        (PORT datab (659:659:659) (622:622:622))
        (PORT datac (691:691:691) (650:650:650))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (860:860:860))
        (PORT datab (3845:3845:3845) (4134:4134:4134))
        (PORT datad (369:369:369) (348:348:348))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1278:1278:1278) (1201:1201:1201))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1432:1432:1432) (1434:1434:1434))
        (PORT ena (1312:1312:1312) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (509:509:509) (529:529:529))
        (PORT datad (437:437:437) (463:463:463))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|input_img_len\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1156:1156:1156))
        (PORT datad (726:726:726) (734:734:734))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1402:1402:1402) (1397:1397:1397))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1152:1152:1152) (1162:1162:1162))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (730:730:730))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (725:725:725) (723:723:723))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1809:1809:1809) (1798:1798:1798))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (337:337:337))
        (PORT datab (796:796:796) (791:791:791))
        (PORT datad (700:700:700) (707:707:707))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1428:1428:1428) (1439:1439:1439))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|input_img_len\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1405:1405:1405) (1412:1412:1412))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (777:777:777))
        (PORT datab (760:760:760) (771:771:771))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (966:966:966) (907:907:907))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (300:300:300) (378:378:378))
        (PORT datac (751:751:751) (766:766:766))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1726:1726:1726) (1697:1697:1697))
        (PORT ena (1373:1373:1373) (1302:1302:1302))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT asdata (1183:1183:1183) (1204:1204:1204))
        (PORT ena (901:901:901) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (773:773:773))
        (PORT datab (524:524:524) (542:542:542))
        (PORT datad (719:719:719) (726:726:726))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1428:1428:1428) (1426:1426:1426))
        (PORT ena (1373:1373:1373) (1302:1302:1302))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT asdata (1148:1148:1148) (1167:1167:1167))
        (PORT ena (1313:1313:1313) (1244:1244:1244))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (511:511:511))
        (PORT datab (710:710:710) (716:716:716))
        (PORT datad (400:400:400) (415:415:415))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1133:1133:1133) (1153:1153:1153))
        (PORT ena (1373:1373:1373) (1302:1302:1302))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1110:1110:1110) (1126:1126:1126))
        (PORT ena (1373:1373:1373) (1302:1302:1302))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (730:730:730))
        (PORT datab (500:500:500) (513:513:513))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1100:1100:1100) (1118:1118:1118))
        (PORT datad (725:725:725) (732:732:732))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1400:1400:1400) (1395:1395:1395))
        (PORT ena (1316:1316:1316) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (1043:1043:1043) (1031:1031:1031))
        (PORT datad (1017:1017:1017) (1010:1010:1010))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1350:1350:1350) (1337:1337:1337))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1316:1316:1316) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1382:1382:1382) (1387:1387:1387))
        (PORT ena (1316:1316:1316) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1050:1050:1050))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (1018:1018:1018) (1009:1009:1009))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1746:1746:1746) (1739:1739:1739))
        (PORT ena (1316:1316:1316) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1053:1053:1053) (1050:1050:1050))
        (PORT ena (1316:1316:1316) (1257:1257:1257))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1043:1043:1043))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (1011:1011:1011) (1005:1005:1005))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (494:494:494))
        (PORT datab (868:868:868) (917:917:917))
        (PORT datac (1352:1352:1352) (1307:1307:1307))
        (PORT datad (673:673:673) (643:643:643))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|next_state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (450:450:450) (481:481:481))
        (PORT datad (485:485:485) (518:518:518))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (684:684:684))
        (PORT datab (498:498:498) (515:515:515))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (3910:3910:3910) (4155:4155:4155))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (411:411:411))
        (PORT datab (3879:3879:3879) (4115:4115:4115))
        (PORT datac (568:568:568) (519:519:519))
        (PORT datad (378:378:378) (362:362:362))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (358:358:358) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (458:458:458))
        (PORT datac (426:426:426) (424:424:424))
        (PORT datad (285:285:285) (361:361:361))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[15\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1151:1151:1151))
        (PORT datad (688:688:688) (701:701:701))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1810:1810:1810) (1806:1806:1806))
        (PORT ena (1044:1044:1044) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (484:484:484))
        (PORT datab (753:753:753) (785:785:785))
        (PORT datad (975:975:975) (947:947:947))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1332:1332:1332) (1309:1309:1309))
        (PORT ena (1044:1044:1044) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1149:1149:1149) (1174:1174:1174))
        (PORT ena (1044:1044:1044) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (545:545:545))
        (PORT datab (466:466:466) (502:502:502))
        (PORT datad (233:233:233) (294:294:294))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ins_len\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1075:1075:1075) (1088:1088:1088))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1044:1044:1044) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ins_len\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1416:1416:1416) (1421:1421:1421))
        (PORT ena (1044:1044:1044) (1004:1004:1004))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (731:731:731))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (723:723:723) (726:726:726))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (378:378:378))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1131:1131:1131) (1148:1148:1148))
        (PORT datab (718:718:718) (680:680:680))
        (PORT datac (706:706:706) (683:683:683))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (494:494:494))
        (PORT datab (867:867:867) (916:916:916))
        (PORT datac (1352:1352:1352) (1307:1307:1307))
        (PORT datad (672:672:672) (642:642:642))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (603:603:603) (671:671:671))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (409:409:409))
        (PORT datab (3880:3880:3880) (4117:4117:4117))
        (PORT datac (260:260:260) (336:336:336))
        (PORT datad (378:378:378) (362:362:362))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (409:409:409))
        (PORT datab (435:435:435) (411:411:411))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX_DATA1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (399:399:399))
        (PORT datac (427:427:427) (424:424:424))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX_DATA1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector51\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (865:865:865) (914:914:914))
        (PORT datad (444:444:444) (474:474:474))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1022:1022:1022) (1014:1014:1014))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (871:871:871) (920:920:920))
        (PORT datac (642:642:642) (637:637:637))
        (PORT datad (441:441:441) (471:471:471))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1396:1396:1396) (1386:1386:1386))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1409:1409:1409) (1402:1402:1402))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1418:1418:1418) (1396:1396:1396))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1021:1021:1021) (1014:1014:1014))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1381:1381:1381) (1370:1370:1370))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1012:1012:1012) (1006:1006:1006))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_addr\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1003:1003:1003) (999:999:999))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1316:1316:1316) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1164:1164:1164))
        (PORT datab (1148:1148:1148) (1155:1155:1155))
        (PORT datac (1268:1268:1268) (1244:1244:1244))
        (PORT datad (1310:1310:1310) (1277:1277:1277))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|mode\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1574:1574:1574))
        (PORT datab (1344:1344:1344) (1338:1338:1338))
        (PORT datac (1011:1011:1011) (1018:1018:1018))
        (PORT datad (1630:1630:1630) (1592:1592:1592))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (649:649:649))
        (PORT datab (533:533:533) (558:558:558))
        (PORT datac (708:708:708) (682:682:682))
        (PORT datad (242:242:242) (274:274:274))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (476:476:476))
        (PORT datab (437:437:437) (410:410:410))
        (PORT datad (282:282:282) (359:359:359))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|start_flag)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLR_PC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1174:1174:1174) (1097:1097:1097))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (1221:1221:1221) (1186:1186:1186))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLR_PC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1920:1920:1920) (1888:1888:1888))
        (PORT datab (729:729:729) (711:711:711))
        (PORT datac (753:753:753) (787:787:787))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1886:1886:1886))
        (PORT datab (423:423:423) (410:410:410))
        (PORT datac (755:755:755) (789:789:789))
        (PORT datad (1236:1236:1236) (1170:1170:1170))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (1745:1745:1745))
        (PORT datab (232:232:232) (263:263:263))
        (PORT datac (728:728:728) (748:748:748))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (653:653:653))
        (PORT datab (924:924:924) (935:935:935))
        (PORT datac (635:635:635) (597:597:597))
        (PORT datad (1860:1860:1860) (1806:1806:1806))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1913:1913:1913) (1851:1851:1851))
        (PORT datab (309:309:309) (391:391:391))
        (PORT datad (967:967:967) (940:940:940))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (654:654:654))
        (PORT datab (230:230:230) (262:262:262))
        (PORT datac (635:635:635) (597:597:597))
        (PORT datad (1859:1859:1859) (1805:1805:1805))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1131:1131:1131))
        (PORT datab (778:778:778) (795:795:795))
        (PORT datac (1291:1291:1291) (1269:1269:1269))
        (PORT datad (1264:1264:1264) (1228:1228:1228))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector31\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1015:1015:1015) (1022:1022:1022))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|END_FLAG\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (887:887:887))
        (PORT datac (1776:1776:1776) (1708:1708:1708))
        (PORT datad (1889:1889:1889) (1845:1845:1845))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|END_FLAG\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1232:1232:1232) (1163:1163:1163))
        (PORT datab (1650:1650:1650) (1605:1605:1605))
        (PORT datac (752:752:752) (786:786:786))
        (PORT datad (1235:1235:1235) (1169:1169:1169))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|END_FLAG\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1006:1006:1006))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (191:191:191) (224:224:224))
        (PORT datad (200:200:200) (225:225:225))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|BMUX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT asdata (1251:1251:1251) (1193:1193:1193))
        (PORT sclr (1532:1532:1532) (1551:1551:1551))
        (PORT ena (1495:1495:1495) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1130:1130:1130) (1132:1132:1132))
        (PORT datab (780:780:780) (797:797:797))
        (PORT datac (1290:1290:1290) (1268:1268:1268))
        (PORT datad (1263:1263:1263) (1226:1226:1226))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector32\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1020:1020:1020) (1027:1027:1027))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|BMUX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1950:1950:1950))
        (PORT asdata (1311:1311:1311) (1242:1242:1242))
        (PORT sclr (1532:1532:1532) (1551:1551:1551))
        (PORT ena (1495:1495:1495) (1398:1398:1398))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1255:1255:1255))
        (PORT datab (817:817:817) (823:823:823))
        (PORT datac (971:971:971) (961:961:961))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (403:403:403))
        (PORT datad (1214:1214:1214) (1174:1174:1174))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector33\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1163:1163:1163))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (1268:1268:1268) (1244:1244:1244))
        (PORT datad (1309:1309:1309) (1276:1276:1276))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|ALU_OP\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2339:2339:2339))
        (PORT asdata (1848:1848:1848) (1751:1751:1751))
        (PORT sclr (1821:1821:1821) (1831:1831:1831))
        (PORT ena (1889:1889:1889) (1783:1783:1783))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1443:1443:1443))
        (PORT datab (1059:1059:1059) (1054:1054:1054))
        (PORT datac (1370:1370:1370) (1349:1349:1349))
        (PORT datad (1247:1247:1247) (1210:1210:1210))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|ALU_OP\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|ALU_OP\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1373:1373:1373) (1330:1330:1330))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (622:622:622))
        (PORT datab (1163:1163:1163) (1172:1172:1172))
        (PORT datac (1287:1287:1287) (1252:1252:1252))
        (PORT datad (1250:1250:1250) (1219:1219:1219))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector30\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1259:1259:1259) (1239:1239:1239))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|BMUX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1951:1951:1951))
        (PORT asdata (1338:1338:1338) (1293:1293:1293))
        (PORT sclr (1528:1528:1528) (1556:1556:1556))
        (PORT ena (1564:1564:1564) (1464:1464:1464))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1422:1422:1422))
        (PORT datab (958:958:958) (908:908:908))
        (PORT datac (1245:1245:1245) (1221:1221:1221))
        (PORT datad (1026:1026:1026) (1020:1020:1020))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (379:379:379) (365:365:365))
        (PORT datad (690:690:690) (662:662:662))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (620:620:620))
        (PORT datab (1163:1163:1163) (1172:1172:1172))
        (PORT datac (1287:1287:1287) (1252:1252:1252))
        (PORT datad (1250:1250:1250) (1219:1219:1219))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector36\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datad (1264:1264:1264) (1245:1245:1245))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PASS_AC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT asdata (1060:1060:1060) (1027:1027:1027))
        (PORT sclr (2647:2647:2647) (2609:2609:2609))
        (PORT ena (1277:1277:1277) (1201:1201:1201))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1348:1348:1348) (1328:1328:1328))
        (PORT datab (1143:1143:1143) (1167:1167:1167))
        (PORT datad (1545:1545:1545) (1482:1482:1482))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (562:562:562))
        (PORT datac (257:257:257) (333:333:333))
        (PORT datad (445:445:445) (467:467:467))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (863:863:863))
        (PORT datac (234:234:234) (266:266:266))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (615:615:615))
        (PORT datab (1326:1326:1326) (1307:1307:1307))
        (PORT datac (1120:1120:1120) (1140:1140:1140))
        (PORT datad (1258:1258:1258) (1238:1238:1238))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (268:268:268))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1073:1073:1073) (1033:1033:1033))
        (PORT sclr (1595:1595:1595) (1643:1643:1643))
        (PORT sload (1894:1894:1894) (1910:1910:1910))
        (PORT ena (2134:2134:2134) (2008:2008:2008))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (818:818:818))
        (PORT datab (1059:1059:1059) (1055:1055:1055))
        (PORT datac (1291:1291:1291) (1269:1269:1269))
        (PORT datad (1075:1075:1075) (1086:1086:1086))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (393:393:393) (390:390:390))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1008:1008:1008) (970:970:970))
        (PORT sclr (1640:1640:1640) (1694:1694:1694))
        (PORT sload (1864:1864:1864) (1876:1876:1876))
        (PORT ena (2120:2120:2120) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (498:498:498))
        (PORT datac (400:400:400) (423:423:423))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2190:2190:2190) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (617:617:617))
        (PORT datab (1327:1327:1327) (1308:1308:1308))
        (PORT datac (1121:1121:1121) (1141:1141:1141))
        (PORT datad (1259:1259:1259) (1239:1239:1239))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1075:1075:1075) (1037:1037:1037))
        (PORT sclr (1595:1595:1595) (1643:1643:1643))
        (PORT sload (1894:1894:1894) (1910:1910:1910))
        (PORT ena (2134:2134:2134) (2008:2008:2008))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (624:624:624))
        (PORT datab (1029:1029:1029) (1021:1021:1021))
        (PORT datac (727:727:727) (701:701:701))
        (PORT datad (1224:1224:1224) (1260:1260:1260))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (582:582:582) (622:622:622))
        (PORT datab (1325:1325:1325) (1306:1306:1306))
        (PORT datac (1122:1122:1122) (1142:1142:1142))
        (PORT datad (1262:1262:1262) (1243:1243:1243))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (669:669:669) (643:643:643))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1370:1370:1370) (1326:1326:1326))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1303:1303:1303))
        (PORT datad (754:754:754) (767:767:767))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1134:1134:1134))
        (PORT datab (784:784:784) (801:801:801))
        (PORT datac (1290:1290:1290) (1268:1268:1268))
        (PORT datad (1261:1261:1261) (1225:1225:1225))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (420:420:420) (395:395:395))
        (PORT datad (1506:1506:1506) (1434:1434:1434))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1822:1822:1822) (1842:1842:1842))
        (PORT ena (2200:2200:2200) (2065:2065:2065))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (871:871:871))
        (PORT datab (286:286:286) (356:356:356))
        (PORT datac (234:234:234) (265:265:265))
        (PORT datad (1299:1299:1299) (1288:1288:1288))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1453:1453:1453) (1439:1439:1439))
        (PORT datab (1057:1057:1057) (1052:1052:1052))
        (PORT datac (1368:1368:1368) (1346:1346:1346))
        (PORT datad (1252:1252:1252) (1215:1215:1215))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1381:1381:1381) (1338:1338:1338))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (699:699:699) (725:725:725))
        (PORT datad (1298:1298:1298) (1287:1287:1287))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1303:1303:1303) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (209:209:209) (237:237:237))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (622:622:622))
        (PORT datab (1324:1324:1324) (1304:1304:1304))
        (PORT datac (1122:1122:1122) (1141:1141:1141))
        (PORT datad (1262:1262:1262) (1243:1243:1243))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (380:380:380) (365:365:365))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1009:1009:1009) (971:971:971))
        (PORT sclr (1640:1640:1640) (1694:1694:1694))
        (PORT sload (1864:1864:1864) (1876:1876:1876))
        (PORT ena (2120:2120:2120) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1677:1677:1677) (1659:1659:1659))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (357:357:357))
        (PORT datab (1298:1298:1298) (1265:1265:1265))
        (PORT datac (423:423:423) (447:447:447))
        (PORT datad (1309:1309:1309) (1270:1270:1270))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1240:1240:1240))
        (PORT datab (794:794:794) (800:800:800))
        (PORT datac (237:237:237) (311:311:311))
        (PORT datad (650:650:650) (618:618:618))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1670:1670:1670))
        (PORT datab (1270:1270:1270) (1181:1181:1181))
        (PORT datac (350:350:350) (331:331:331))
        (PORT datad (653:653:653) (603:603:603))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1164:1164:1164))
        (PORT datab (226:226:226) (257:257:257))
        (PORT datac (1266:1266:1266) (1243:1243:1243))
        (PORT datad (1309:1309:1309) (1276:1276:1276))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|AMUX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1333:1333:1333) (1270:1270:1270))
        (PORT sclr (1821:1821:1821) (1831:1831:1831))
        (PORT ena (1924:1924:1924) (1818:1818:1818))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (758:758:758))
        (PORT datab (223:223:223) (251:251:251))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1443:1443:1443))
        (PORT datab (1059:1059:1059) (1054:1054:1054))
        (PORT datac (1371:1371:1371) (1350:1350:1350))
        (PORT datad (1246:1246:1246) (1208:1208:1208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1376:1376:1376) (1333:1333:1333))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (777:777:777) (762:762:762))
        (PORT ena (1435:1435:1435) (1420:1420:1420))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1295:1295:1295) (1263:1263:1263))
        (PORT datad (1075:1075:1075) (1086:1086:1086))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector29\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (823:823:823))
        (PORT datab (1064:1064:1064) (1062:1062:1062))
        (PORT datac (1290:1290:1290) (1268:1268:1268))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|AMUX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1952:1952:1952))
        (PORT asdata (1048:1048:1048) (1016:1016:1016))
        (PORT sclr (1821:1821:1821) (1831:1831:1831))
        (PORT ena (1924:1924:1924) (1818:1818:1818))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1454:1454:1454) (1440:1440:1440))
        (PORT datab (1057:1057:1057) (1053:1053:1053))
        (PORT datac (1368:1368:1368) (1347:1347:1347))
        (PORT datad (1251:1251:1251) (1214:1214:1214))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|AMUX\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|AMUX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1378:1378:1378) (1335:1335:1335))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (383:383:383))
        (PORT datac (249:249:249) (320:320:320))
        (PORT datad (466:466:466) (511:511:511))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (848:848:848) (891:891:891))
        (PORT datab (1649:1649:1649) (1604:1604:1604))
        (PORT datac (755:755:755) (790:790:790))
        (PORT datad (938:938:938) (922:922:922))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (262:262:262))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (815:815:815) (858:858:858))
        (PORT datad (703:703:703) (679:679:679))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|WR_MO)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2426:2426:2426) (2425:2425:2425))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[13\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1826:1826:1826))
        (PORT datab (1712:1712:1712) (1607:1607:1607))
        (PORT datac (1087:1087:1087) (1080:1080:1080))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1105:1105:1105) (1132:1132:1132))
        (PORT datad (1547:1547:1547) (1484:1484:1484))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[13\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1641:1641:1641))
        (PORT datab (959:959:959) (912:912:912))
        (PORT datac (1305:1305:1305) (1292:1292:1292))
        (PORT datad (701:701:701) (671:671:671))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1645:1645:1645) (1601:1601:1601))
        (PORT datad (1266:1266:1266) (1197:1197:1197))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1143:1143:1143) (1167:1167:1167))
        (PORT datad (1545:1545:1545) (1483:1483:1483))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (804:804:804) (837:837:837))
        (PORT datad (215:215:215) (236:236:236))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2190:2190:2190) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (715:715:715))
        (PORT datab (2738:2738:2738) (2677:2677:2677))
        (PORT datac (1299:1299:1299) (1278:1278:1278))
        (PORT datad (953:953:953) (878:878:878))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (380:380:380) (368:368:368))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1007:1007:1007) (969:969:969))
        (PORT sclr (1640:1640:1640) (1694:1694:1694))
        (PORT sload (1864:1864:1864) (1876:1876:1876))
        (PORT ena (2120:2120:2120) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (618:618:618))
        (PORT datab (1326:1326:1326) (1307:1307:1307))
        (PORT datac (1121:1121:1121) (1141:1141:1141))
        (PORT datad (1260:1260:1260) (1240:1240:1240))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (681:681:681) (651:651:651))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1376:1376:1376) (1332:1332:1332))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (959:959:959) (947:947:947))
        (PORT datad (667:667:667) (671:671:671))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1275:1275:1275) (1197:1197:1197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1044:1044:1044))
        (PORT datab (1284:1284:1284) (1252:1252:1252))
        (PORT datac (1367:1367:1367) (1346:1346:1346))
        (PORT datad (1421:1421:1421) (1398:1398:1398))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1379:1379:1379) (1337:1337:1337))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (823:823:823))
        (PORT datab (529:529:529) (557:557:557))
        (PORT datac (1028:1028:1028) (1034:1034:1034))
        (PORT datad (1208:1208:1208) (1110:1110:1110))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1129:1129:1129) (1073:1073:1073))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1372:1372:1372) (1328:1328:1328))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (489:489:489))
        (PORT datad (486:486:486) (522:522:522))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (822:822:822))
        (PORT datab (550:550:550) (584:584:584))
        (PORT datac (1028:1028:1028) (1033:1033:1033))
        (PORT datad (1208:1208:1208) (1110:1110:1110))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (613:613:613))
        (PORT datab (1328:1328:1328) (1309:1309:1309))
        (PORT datac (1121:1121:1121) (1140:1140:1140))
        (PORT datad (1257:1257:1257) (1237:1237:1237))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|CLEAR_VECT\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1076:1076:1076) (1037:1037:1037))
        (PORT sclr (1595:1595:1595) (1643:1643:1643))
        (PORT sload (1894:1894:1894) (1910:1910:1910))
        (PORT ena (2134:2134:2134) (2008:2008:2008))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datac (1421:1421:1421) (1421:1421:1421))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1048:1048:1048) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (800:800:800))
        (PORT datab (547:547:547) (582:582:582))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (493:493:493))
        (PORT datab (459:459:459) (470:470:470))
        (PORT datac (1184:1184:1184) (1127:1127:1127))
        (PORT datad (384:384:384) (367:367:367))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (938:938:938) (891:891:891))
        (PORT ena (1435:1435:1435) (1420:1420:1420))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (744:744:744))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (678:678:678) (647:647:647))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1117:1117:1117))
        (PORT datab (730:730:730) (706:706:706))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (685:685:685))
        (PORT datab (1271:1271:1271) (1184:1184:1184))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (637:637:637))
        (PORT datab (1056:1056:1056) (1011:1011:1011))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1550:1550:1550))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (709:709:709))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1224:1224:1224))
        (PORT datab (823:823:823) (805:805:805))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (369:369:369))
        (PORT datab (442:442:442) (429:429:429))
        (PORT datac (893:893:893) (826:826:826))
        (PORT datad (907:907:907) (841:841:841))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (966:966:966))
        (PORT datab (714:714:714) (668:668:668))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1386:1386:1386) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[13\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1596:1596:1596))
        (PORT datab (261:261:261) (330:330:330))
        (PORT datac (672:672:672) (634:634:634))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (968:968:968) (941:941:941))
        (PORT datac (712:712:712) (679:679:679))
        (PORT datad (395:395:395) (376:376:376))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2615:2615:2615) (2509:2509:2509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (PORT datab (1306:1306:1306) (1256:1256:1256))
        (PORT datac (816:816:816) (840:840:840))
        (PORT datad (648:648:648) (637:637:637))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[15\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (904:904:904))
        (PORT datab (1673:1673:1673) (1620:1620:1620))
        (PORT datac (1266:1266:1266) (1207:1207:1207))
        (PORT datad (228:228:228) (248:248:248))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[15\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (620:620:620))
        (PORT datab (1259:1259:1259) (1161:1161:1161))
        (PORT datac (1305:1305:1305) (1292:1292:1292))
        (PORT datad (208:208:208) (227:227:227))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1329:1329:1329))
        (PORT datab (1142:1142:1142) (1166:1166:1166))
        (PORT datad (1546:1546:1546) (1484:1484:1484))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (738:738:738))
        (PORT datac (990:990:990) (993:993:993))
        (PORT datad (214:214:214) (235:235:235))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (867:867:867))
        (PORT datab (957:957:957) (918:918:918))
        (PORT datac (720:720:720) (701:701:701))
        (PORT datad (211:211:211) (231:231:231))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1270:1270:1270))
        (PORT datab (1056:1056:1056) (1011:1011:1011))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1226:1226:1226))
        (PORT datab (1055:1055:1055) (1010:1010:1010))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (647:647:647))
        (PORT datab (442:442:442) (428:428:428))
        (PORT datac (708:708:708) (679:679:679))
        (PORT datad (898:898:898) (831:831:831))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1305:1305:1305) (1256:1256:1256))
        (PORT datac (716:716:716) (698:698:698))
        (PORT datad (222:222:222) (246:246:246))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (603:603:603))
        (PORT datab (1641:1641:1641) (1597:1597:1597))
        (PORT datac (377:377:377) (362:362:362))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (969:969:969))
        (PORT datab (225:225:225) (254:254:254))
        (PORT datac (674:674:674) (636:636:636))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1386:1386:1386) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[15\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1641:1641:1641))
        (PORT datab (957:957:957) (909:909:909))
        (PORT datac (979:979:979) (922:922:922))
        (PORT datad (982:982:982) (962:962:962))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1673:1673:1673) (1621:1621:1621))
        (PORT datac (226:226:226) (263:263:263))
        (PORT datad (223:223:223) (247:247:247))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (387:387:387))
        (PORT datab (1255:1255:1255) (1157:1157:1157))
        (PORT datac (1310:1310:1310) (1297:1297:1297))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1429:1429:1429))
        (PORT datab (416:416:416) (414:414:414))
        (PORT datac (616:616:616) (568:568:568))
        (PORT datad (229:229:229) (248:248:248))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1360:1360:1360) (1293:1293:1293))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[17\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1553:1553:1553))
        (PORT datac (482:482:482) (516:516:516))
        (PORT datad (728:728:728) (723:723:723))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1248:1248:1248))
        (PORT datac (228:228:228) (265:265:265))
        (PORT datad (222:222:222) (246:246:246))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2355:2355:2355))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2171:2171:2171) (2050:2050:2050))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1068:1068:1068) (1076:1076:1076))
        (PORT datac (408:408:408) (389:389:389))
        (PORT datad (406:406:406) (386:386:386))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1832:1832:1832) (1788:1788:1788))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[15\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (912:912:912) (890:890:890))
        (PORT datac (486:486:486) (521:521:521))
        (PORT datad (918:918:918) (887:887:887))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (706:706:706))
        (PORT datab (404:404:404) (396:396:396))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (708:708:708))
        (PORT datab (985:985:985) (926:926:926))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (442:442:442))
        (PORT datab (584:584:584) (533:533:533))
        (PORT datac (592:592:592) (556:556:556))
        (PORT datad (193:193:193) (216:216:216))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (680:680:680))
        (PORT datab (441:441:441) (427:427:427))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (883:883:883) (815:815:815))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (968:968:968))
        (PORT datab (713:713:713) (667:667:667))
        (PORT datac (402:402:402) (386:386:386))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1386:1386:1386) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[14\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1626:1626:1626) (1594:1594:1594))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (674:674:674) (636:636:636))
        (PORT datad (192:192:192) (213:213:213))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (693:693:693))
        (PORT datac (205:205:205) (232:232:232))
        (PORT datad (369:369:369) (357:357:357))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1853:1853:1853) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[14\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1197:1197:1197))
        (PORT datac (485:485:485) (520:520:520))
        (PORT datad (1221:1221:1221) (1172:1172:1172))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (861:861:861) (908:908:908))
        (PORT datac (637:637:637) (631:631:631))
        (PORT datad (446:446:446) (476:476:476))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT asdata (1126:1126:1126) (1124:1124:1124))
        (PORT ena (1676:1676:1676) (1611:1611:1611))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (798:798:798) (814:814:814))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1648:1648:1648) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3592w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (810:810:810) (850:850:850))
        (PORT datad (683:683:683) (684:684:684))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (1394:1394:1394) (1365:1365:1365))
        (PORT ena (1648:1648:1648) (1564:1564:1564))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT asdata (1065:1065:1065) (1063:1063:1063))
        (PORT ena (1676:1676:1676) (1611:1611:1611))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT asdata (1085:1085:1085) (1085:1085:1085))
        (PORT ena (1676:1676:1676) (1611:1611:1611))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3685w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1081:1081:1081))
        (PORT datab (745:745:745) (731:731:731))
        (PORT datad (437:437:437) (469:469:469))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3685w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (911:911:911))
        (PORT datab (242:242:242) (278:278:278))
        (PORT datac (707:707:707) (729:729:729))
        (PORT datad (717:717:717) (696:696:696))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (904:904:904))
        (PORT datab (531:531:531) (559:559:559))
        (PORT datac (720:720:720) (701:701:701))
        (PORT datad (450:450:450) (481:481:481))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1536:1536:1536) (1487:1487:1487))
        (PORT datab (778:778:778) (807:807:807))
        (PORT datac (1259:1259:1259) (1198:1198:1198))
        (PORT datad (715:715:715) (730:730:730))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2676:2676:2676) (2511:2511:2511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (920:920:920) (852:852:852))
        (PORT datab (1676:1676:1676) (1593:1593:1593))
        (PORT datac (1268:1268:1268) (1242:1242:1242))
        (PORT datad (791:791:791) (819:819:819))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1965:1965:1965) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1255:1255:1255) (1304:1304:1304))
        (PORT datab (497:497:497) (514:514:514))
        (PORT datac (1255:1255:1255) (1184:1184:1184))
        (PORT datad (522:522:522) (575:575:575))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (689:689:689) (711:711:711))
        (PORT datad (1467:1467:1467) (1462:1462:1462))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1437:1437:1437))
        (PORT datab (767:767:767) (759:759:759))
        (PORT datac (1456:1456:1456) (1453:1453:1453))
        (PORT datad (749:749:749) (772:772:772))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2676:2676:2676) (2511:2511:2511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1495:1495:1495) (1500:1500:1500))
        (PORT datab (723:723:723) (724:724:724))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1521:1521:1521) (1519:1519:1519))
        (PORT ena (1832:1832:1832) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1964:1964:1964))
        (PORT asdata (1070:1070:1070) (1077:1077:1077))
        (PORT ena (1676:1676:1676) (1611:1611:1611))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3727w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (910:910:910))
        (PORT datab (897:897:897) (927:927:927))
        (PORT datac (437:437:437) (485:485:485))
        (PORT datad (439:439:439) (471:471:471))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3727w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1081:1081:1081))
        (PORT datab (746:746:746) (731:731:731))
        (PORT datac (484:484:484) (534:534:534))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (746:746:746))
        (PORT datab (534:534:534) (562:562:562))
        (PORT datac (977:977:977) (960:960:960))
        (PORT datad (816:816:816) (857:857:857))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (904:904:904) (903:903:903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1199:1199:1199))
        (PORT datab (1046:1046:1046) (1064:1064:1064))
        (PORT datac (387:387:387) (377:377:377))
        (PORT datad (222:222:222) (245:245:245))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1351:1351:1351) (1275:1275:1275))
        (PORT datad (275:275:275) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1198:1198:1198))
        (PORT datab (750:750:750) (781:781:781))
        (PORT datac (391:391:391) (399:399:399))
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (714:714:714) (685:685:685))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1965:1965:1965) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1449:1449:1449))
        (PORT datab (771:771:771) (812:812:812))
        (PORT datac (878:878:878) (894:894:894))
        (PORT datad (709:709:709) (720:720:720))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT asdata (718:718:718) (709:709:709))
        (PORT ena (2676:2676:2676) (2511:2511:2511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (726:726:726))
        (PORT datab (268:268:268) (340:340:340))
        (PORT datad (1466:1466:1466) (1462:1462:1462))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1327:1327:1327))
        (PORT datab (288:288:288) (359:359:359))
        (PORT datac (697:697:697) (670:670:670))
        (PORT datad (798:798:798) (830:830:830))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1303:1303:1303) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1006:1006:1006))
        (PORT datab (1844:1844:1844) (1808:1808:1808))
        (PORT datad (682:682:682) (696:696:696))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (701:701:701))
        (PORT datab (1326:1326:1326) (1283:1283:1283))
        (PORT datac (802:802:802) (833:833:833))
        (PORT datad (1347:1347:1347) (1279:1279:1279))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2190:2190:2190) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (624:624:624))
        (PORT datab (1189:1189:1189) (1132:1132:1132))
        (PORT datac (1473:1473:1473) (1453:1453:1453))
        (PORT datad (1226:1226:1226) (1262:1262:1262))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (492:492:492))
        (PORT datab (1618:1618:1618) (1546:1546:1546))
        (PORT datad (723:723:723) (740:740:740))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (757:757:757))
        (PORT datab (429:429:429) (462:462:462))
        (PORT datad (1483:1483:1483) (1401:1401:1401))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1092:1092:1092))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (663:663:663))
        (PORT datab (1142:1142:1142) (1166:1166:1166))
        (PORT datac (1302:1302:1302) (1291:1291:1291))
        (PORT datad (663:663:663) (629:629:629))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (693:693:693))
        (PORT datab (1137:1137:1137) (1160:1160:1160))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (842:842:842) (776:776:776))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (885:885:885))
        (PORT datac (1274:1274:1274) (1237:1237:1237))
        (PORT datad (1052:1052:1052) (1005:1005:1005))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1719:1719:1719))
        (PORT datab (1975:1975:1975) (1936:1936:1936))
        (PORT datac (703:703:703) (677:677:677))
        (PORT datad (1029:1029:1029) (1025:1025:1025))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2186:2186:2186) (2066:2066:2066))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (950:950:950))
        (PORT datac (1581:1581:1581) (1516:1516:1516))
        (PORT datad (438:438:438) (457:457:457))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[8\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (408:408:408))
        (PORT datab (1686:1686:1686) (1641:1641:1641))
        (PORT datac (1162:1162:1162) (1136:1136:1136))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (925:925:925) (849:849:849))
        (PORT datab (1282:1282:1282) (1240:1240:1240))
        (PORT datac (1292:1292:1292) (1286:1286:1286))
        (PORT datad (669:669:669) (673:673:673))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1275:1275:1275) (1197:1197:1197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1424:1424:1424))
        (PORT datab (1745:1745:1745) (1713:1713:1713))
        (PORT datac (1050:1050:1050) (1070:1070:1070))
        (PORT datad (704:704:704) (668:668:668))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1519:1519:1519) (1423:1423:1423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1423:1423:1423))
        (PORT datab (1743:1743:1743) (1711:1711:1711))
        (PORT datac (992:992:992) (978:978:978))
        (PORT datad (703:703:703) (667:667:667))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1872:1872:1872) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1102:1102:1102))
        (PORT datab (259:259:259) (328:328:328))
        (PORT datac (228:228:228) (298:298:298))
        (PORT datad (736:736:736) (745:745:745))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (356:356:356))
        (PORT datab (261:261:261) (330:330:330))
        (PORT datac (766:766:766) (774:774:774))
        (PORT datad (874:874:874) (792:792:792))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (969:969:969))
        (PORT datab (1032:1032:1032) (993:993:993))
        (PORT datac (676:676:676) (646:646:646))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (374:374:374))
        (PORT datab (795:795:795) (826:826:826))
        (PORT datac (1047:1047:1047) (1037:1037:1037))
        (PORT datad (214:214:214) (235:235:235))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1983:1983:1983) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1681:1681:1681))
        (PORT datac (792:792:792) (819:819:819))
        (PORT datad (736:736:736) (744:744:744))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (413:413:413))
        (PORT datab (479:479:479) (472:472:472))
        (PORT datac (1783:1783:1783) (1680:1680:1680))
        (PORT datad (290:290:290) (372:372:372))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1122:1122:1122) (1103:1103:1103))
        (PORT datac (270:270:270) (341:341:341))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT asdata (1534:1534:1534) (1447:1447:1447))
        (PORT ena (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1212:1212:1212))
        (PORT datab (770:770:770) (812:812:812))
        (PORT datac (878:878:878) (894:894:894))
        (PORT datad (708:708:708) (719:719:719))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (621:621:621) (564:564:564))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2391:2391:2391) (2227:2227:2227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2089:2089:2089))
        (PORT datab (741:741:741) (758:758:758))
        (PORT datac (877:877:877) (894:894:894))
        (PORT datad (985:985:985) (1036:1036:1036))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1640:1640:1640) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (830:830:830) (874:874:874))
        (PORT datac (1003:1003:1003) (1065:1065:1065))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (513:513:513))
        (PORT datab (830:830:830) (874:874:874))
        (PORT datac (622:622:622) (612:612:612))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (707:707:707))
        (PORT datab (281:281:281) (350:350:350))
        (PORT datac (666:666:666) (627:627:627))
        (PORT datad (876:876:876) (809:809:809))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (282:282:282))
        (PORT datab (756:756:756) (726:726:726))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1396:1396:1396))
        (PORT datab (906:906:906) (832:832:832))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (646:646:646))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1565:1565:1565))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (412:412:412))
        (PORT datab (318:318:318) (406:406:406))
        (PORT datac (441:441:441) (442:442:442))
        (PORT datad (909:909:909) (858:858:858))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|C_bus\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1117:1117:1117))
        (PORT datad (2262:2262:2262) (2180:2180:2180))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1150:1150:1150))
        (PORT datab (1238:1238:1238) (1155:1155:1155))
        (PORT datac (1592:1592:1592) (1559:1559:1559))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (462:462:462) (439:439:439))
        (PORT datac (221:221:221) (255:255:255))
        (PORT datad (1625:1625:1625) (1578:1578:1578))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1255:1255:1255))
        (PORT datab (1040:1040:1040) (1022:1022:1022))
        (PORT datac (781:781:781) (795:795:795))
        (PORT datad (671:671:671) (640:640:640))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (739:739:739))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (396:396:396) (386:386:386))
        (PORT datab (1673:1673:1673) (1621:1621:1621))
        (PORT datac (226:226:226) (262:262:262))
        (PORT datad (850:850:850) (772:772:772))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (924:924:924))
        (PORT datab (1369:1369:1369) (1257:1257:1257))
        (PORT datac (949:949:949) (905:905:905))
        (PORT datad (228:228:228) (248:248:248))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (590:590:590))
        (PORT datab (635:635:635) (592:592:592))
        (PORT datac (820:820:820) (746:746:746))
        (PORT datad (1001:1001:1001) (955:955:955))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (875:875:875))
        (PORT datab (911:911:911) (818:818:818))
        (PORT datac (1186:1186:1186) (1106:1106:1106))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2190:2190:2190) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1641:1641:1641))
        (PORT datab (956:956:956) (909:909:909))
        (PORT datac (856:856:856) (824:824:824))
        (PORT datad (845:845:845) (770:770:770))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1007:1007:1007))
        (PORT datac (222:222:222) (256:256:256))
        (PORT datad (416:416:416) (401:401:401))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2211:2211:2211) (2089:2089:2089))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[16\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2112:2112:2112) (2012:2012:2012))
        (PORT datac (485:485:485) (520:520:520))
        (PORT datad (915:915:915) (879:879:879))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (698:698:698) (695:695:695))
        (PORT datac (717:717:717) (699:699:699))
        (PORT datad (223:223:223) (247:247:247))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1853:1853:1853) (1726:1726:1726))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[13\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1550:1550:1550) (1551:1551:1551))
        (PORT datac (1018:1018:1018) (997:997:997))
        (PORT datad (1289:1289:1289) (1321:1321:1321))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1968:1968:1968))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3592w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1080:1080:1080))
        (PORT datad (439:439:439) (470:470:470))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3582w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (914:914:914))
        (PORT datab (787:787:787) (762:762:762))
        (PORT datac (708:708:708) (730:730:730))
        (PORT datad (210:210:210) (241:241:241))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1013:1013:1013))
        (PORT datab (1315:1315:1315) (1264:1264:1264))
        (PORT datac (1168:1168:1168) (1088:1088:1088))
        (PORT datad (1693:1693:1693) (1672:1672:1672))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1952:1952:1952))
        (PORT asdata (761:761:761) (739:739:739))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (619:619:619))
        (PORT datab (1578:1578:1578) (1512:1512:1512))
        (PORT datac (1938:1938:1938) (1901:1901:1901))
        (PORT datad (1034:1034:1034) (1032:1032:1032))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2186:2186:2186) (2066:2066:2066))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (509:509:509))
        (PORT datab (1528:1528:1528) (1513:1513:1513))
        (PORT datad (238:238:238) (304:304:304))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (494:494:494))
        (PORT datac (238:238:238) (312:312:312))
        (PORT datad (750:750:750) (764:764:764))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1330:1330:1330))
        (PORT datab (290:290:290) (361:361:361))
        (PORT datac (1390:1390:1390) (1372:1372:1372))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1303:1303:1303) (1227:1227:1227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1310:1310:1310))
        (PORT datab (765:765:765) (793:793:793))
        (PORT datac (2093:2093:2093) (2061:2061:2061))
        (PORT datad (695:695:695) (669:669:669))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1835:1835:1835) (1807:1807:1807))
        (PORT datab (724:724:724) (746:746:746))
        (PORT datad (983:983:983) (983:983:983))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1351:1351:1351))
        (PORT datab (1494:1494:1494) (1483:1483:1483))
        (PORT datac (916:916:916) (879:879:879))
        (PORT datad (746:746:746) (769:769:769))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2676:2676:2676) (2511:2511:2511))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (743:743:743))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datad (1465:1465:1465) (1461:1461:1461))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1432:1432:1432) (1436:1436:1436))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector71\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (863:863:863) (911:911:911))
        (PORT datad (445:445:445) (475:475:475))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1603:1603:1603) (1560:1560:1560))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1152:1152:1152) (1160:1160:1160))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1408:1408:1408) (1387:1387:1387))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1037:1037:1037) (1004:1004:1004))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (795:795:795) (808:808:808))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (765:765:765) (779:779:779))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (996:996:996) (986:986:986))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (987:987:987) (978:978:978))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (265:265:265) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1364:1364:1364) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (263:263:263) (340:340:340))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1364:1364:1364) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (264:264:264) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1364:1364:1364) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|len_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1217:1217:1217) (1234:1234:1234))
        (PORT ena (2180:2180:2180) (2054:2054:2054))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (283:283:283) (359:359:359))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1364:1364:1364) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_addr_img_in\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT asdata (1126:1126:1126) (1155:1155:1155))
        (PORT ena (1652:1652:1652) (1573:1573:1573))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (3970:3970:3970))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4993:4993:4993) (4841:4841:4841))
        (PORT d[1] (3693:3693:3693) (3641:3641:3641))
        (PORT d[2] (4245:4245:4245) (4157:4157:4157))
        (PORT d[3] (2438:2438:2438) (2420:2420:2420))
        (PORT d[4] (5391:5391:5391) (5389:5389:5389))
        (PORT d[5] (5142:5142:5142) (5154:5154:5154))
        (PORT d[6] (4768:4768:4768) (4728:4728:4728))
        (PORT d[7] (2290:2290:2290) (2210:2210:2210))
        (PORT d[8] (2876:2876:2876) (2875:2875:2875))
        (PORT d[9] (5403:5403:5403) (5350:5350:5350))
        (PORT d[10] (4887:4887:4887) (4869:4869:4869))
        (PORT d[11] (2922:2922:2922) (2919:2919:2919))
        (PORT d[12] (5350:5350:5350) (5188:5188:5188))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1984:1984:1984) (1906:1906:1906))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2361:2361:2361))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2702:2702:2702))
        (PORT d[1] (3874:3874:3874) (3866:3866:3866))
        (PORT d[2] (6740:6740:6740) (6717:6717:6717))
        (PORT d[3] (5217:5217:5217) (5099:5099:5099))
        (PORT d[4] (6170:6170:6170) (6127:6127:6127))
        (PORT d[5] (2025:2025:2025) (2019:2019:2019))
        (PORT d[6] (4909:4909:4909) (4843:4843:4843))
        (PORT d[7] (4849:4849:4849) (4837:4837:4837))
        (PORT d[8] (6478:6478:6478) (6264:6264:6264))
        (PORT d[9] (3431:3431:3431) (3431:3431:3431))
        (PORT d[10] (2758:2758:2758) (2763:2763:2763))
        (PORT d[11] (5284:5284:5284) (5143:5143:5143))
        (PORT d[12] (4194:4194:4194) (4194:4194:4194))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2851:2851:2851) (2755:2755:2755))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1113:1113:1113))
        (PORT datab (1041:1041:1041) (1020:1020:1020))
        (PORT datac (2070:2070:2070) (1876:1876:1876))
        (PORT datad (277:277:277) (348:348:348))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1266:1266:1266))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3705w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (735:735:735))
        (PORT datac (496:496:496) (528:528:528))
        (PORT datad (832:832:832) (875:875:875))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3705w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (550:550:550))
        (PORT datab (807:807:807) (847:847:847))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3285:3285:3285) (3107:3107:3107))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (4046:4046:4046))
        (PORT d[1] (3436:3436:3436) (3438:3438:3438))
        (PORT d[2] (4918:4918:4918) (4827:4827:4827))
        (PORT d[3] (4183:4183:4183) (4197:4197:4197))
        (PORT d[4] (5088:5088:5088) (5088:5088:5088))
        (PORT d[5] (3532:3532:3532) (3586:3586:3586))
        (PORT d[6] (4268:4268:4268) (4176:4176:4176))
        (PORT d[7] (3977:3977:3977) (3919:3919:3919))
        (PORT d[8] (3384:3384:3384) (3370:3370:3370))
        (PORT d[9] (3503:3503:3503) (3509:3509:3509))
        (PORT d[10] (3897:3897:3897) (3920:3920:3920))
        (PORT d[11] (3213:3213:3213) (3256:3256:3256))
        (PORT d[12] (3048:3048:3048) (2876:2876:2876))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (2901:2901:2901))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4523:4523:4523) (4401:4401:4401))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5278:5278:5278) (5222:5222:5222))
        (PORT d[1] (3060:3060:3060) (3013:3013:3013))
        (PORT d[2] (3349:3349:3349) (3262:3262:3262))
        (PORT d[3] (2690:2690:2690) (2629:2629:2629))
        (PORT d[4] (2678:2678:2678) (2616:2616:2616))
        (PORT d[5] (2629:2629:2629) (2564:2564:2564))
        (PORT d[6] (2718:2718:2718) (2651:2651:2651))
        (PORT d[7] (2733:2733:2733) (2684:2684:2684))
        (PORT d[8] (5639:5639:5639) (5498:5498:5498))
        (PORT d[9] (2738:2738:2738) (2726:2726:2726))
        (PORT d[10] (3088:3088:3088) (3028:3028:3028))
        (PORT d[11] (4946:4946:4946) (4839:4839:4839))
        (PORT d[12] (5522:5522:5522) (5531:5531:5531))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3174:3174:3174))
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3602w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (829:829:829) (865:865:865))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3695w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (396:396:396))
        (PORT datab (893:893:893) (922:922:922))
        (PORT datac (474:474:474) (522:522:522))
        (PORT datad (195:195:195) (219:219:219))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4565:4565:4565))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3592:3592:3592))
        (PORT d[1] (3453:3453:3453) (3451:3451:3451))
        (PORT d[2] (4911:4911:4911) (4813:4813:4813))
        (PORT d[3] (3554:3554:3554) (3590:3590:3590))
        (PORT d[4] (5121:5121:5121) (5120:5120:5120))
        (PORT d[5] (3520:3520:3520) (3566:3566:3566))
        (PORT d[6] (4522:4522:4522) (4428:4428:4428))
        (PORT d[7] (3563:3563:3563) (3508:3508:3508))
        (PORT d[8] (3063:3063:3063) (3058:3058:3058))
        (PORT d[9] (3174:3174:3174) (3197:3197:3197))
        (PORT d[10] (3241:3241:3241) (3289:3289:3289))
        (PORT d[11] (2754:2754:2754) (2836:2836:2836))
        (PORT d[12] (3633:3633:3633) (3439:3439:3439))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3531:3531:3531))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3848:3848:3848) (3760:3760:3760))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4618:4618:4618) (4583:4583:4583))
        (PORT d[1] (3428:3428:3428) (3365:3365:3365))
        (PORT d[2] (3367:3367:3367) (3289:3289:3289))
        (PORT d[3] (3352:3352:3352) (3269:3269:3269))
        (PORT d[4] (3720:3720:3720) (3720:3720:3720))
        (PORT d[5] (3318:3318:3318) (3229:3229:3229))
        (PORT d[6] (3295:3295:3295) (3209:3209:3209))
        (PORT d[7] (3035:3035:3035) (2973:2973:2973))
        (PORT d[8] (5288:5288:5288) (5162:5162:5162))
        (PORT d[9] (2409:2409:2409) (2407:2407:2407))
        (PORT d[10] (3035:3035:3035) (3155:3155:3155))
        (PORT d[11] (5819:5819:5819) (5775:5775:5775))
        (PORT d[12] (4886:4886:4886) (4914:4914:4914))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4082:4082:4082))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2968:2968:2968) (2947:2947:2947))
        (PORT datab (1008:1008:1008) (920:920:920))
        (PORT datac (2662:2662:2662) (2755:2755:2755))
        (PORT datad (1513:1513:1513) (1413:1413:1413))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3675w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (882:882:882) (916:916:916))
        (PORT datab (240:240:240) (277:277:277))
        (PORT datac (708:708:708) (731:731:731))
        (PORT datad (717:717:717) (696:696:696))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2966:2966:2966) (2944:2944:2944))
        (PORT datab (1182:1182:1182) (1073:1073:1073))
        (PORT datac (2663:2663:2663) (2756:2756:2756))
        (PORT datad (614:614:614) (555:555:555))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (2483:2483:2483) (2397:2397:2397))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (304:304:304) (385:385:385))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1807:1807:1807) (1723:1723:1723))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1282:1282:1282))
        (PORT datab (244:244:244) (272:272:272))
        (PORT datac (894:894:894) (839:839:839))
        (PORT datad (793:793:793) (821:821:821))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1965:1965:1965) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (846:846:846))
        (PORT datab (1165:1165:1165) (1119:1119:1119))
        (PORT datad (750:750:750) (761:761:761))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT asdata (2061:2061:2061) (1988:1988:1988))
        (PORT ena (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT asdata (1882:1882:1882) (1800:1800:1800))
        (PORT ena (1703:1703:1703) (1686:1686:1686))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (742:742:742))
        (PORT datab (1689:1689:1689) (1646:1646:1646))
        (PORT datac (1277:1277:1277) (1239:1239:1239))
        (PORT datad (1642:1642:1642) (1506:1506:1506))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1952:1952:1952))
        (PORT asdata (728:728:728) (711:711:711))
        (PORT ena (1508:1508:1508) (1403:1403:1403))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (431:431:431) (469:469:469))
        (PORT datac (703:703:703) (710:710:710))
        (PORT datad (628:628:628) (614:614:614))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (662:662:662))
        (PORT datab (281:281:281) (350:350:350))
        (PORT datac (666:666:666) (674:674:674))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1413:1413:1413) (1383:1383:1383))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (741:741:741))
        (PORT datab (994:994:994) (936:936:936))
        (PORT datac (1004:1004:1004) (1066:1066:1066))
        (PORT datad (1684:1684:1684) (1652:1652:1652))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT asdata (1281:1281:1281) (1218:1218:1218))
        (PORT ena (2129:2129:2129) (2005:2005:2005))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (745:745:745))
        (PORT datab (773:773:773) (814:814:814))
        (PORT datac (953:953:953) (903:903:903))
        (PORT datad (981:981:981) (1031:1031:1031))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1640:1640:1640) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1101:1101:1101))
        (PORT datab (830:830:830) (874:874:874))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (745:745:745))
        (PORT datab (771:771:771) (812:812:812))
        (PORT datac (950:950:950) (899:899:899))
        (PORT datad (1216:1216:1216) (1172:1172:1172))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT asdata (938:938:938) (888:888:888))
        (PORT ena (2391:2391:2391) (2227:2227:2227))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1020:1020:1020))
        (PORT datab (595:595:595) (549:549:549))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (662:662:662))
        (PORT datab (282:282:282) (351:351:351))
        (PORT datac (665:665:665) (674:674:674))
        (PORT datad (673:673:673) (643:643:643))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (569:569:569))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (834:834:834))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1145:1145:1145))
        (PORT datab (690:690:690) (669:669:669))
        (PORT datac (876:876:876) (808:808:808))
        (PORT datad (216:216:216) (238:238:238))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (708:708:708))
        (PORT datab (374:374:374) (366:366:366))
        (PORT datac (351:351:351) (334:334:334))
        (PORT datad (692:692:692) (667:667:667))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (375:375:375) (368:368:368))
        (PORT datac (911:911:911) (854:854:854))
        (PORT datad (684:684:684) (659:659:659))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1277:1277:1277))
        (PORT datac (976:976:976) (921:921:921))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1965:1965:1965) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (700:700:700))
        (PORT datab (911:911:911) (893:893:893))
        (PORT datac (1940:1940:1940) (1904:1904:1904))
        (PORT datad (1030:1030:1030) (1027:1027:1027))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2186:2186:2186) (2066:2066:2066))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1303:1303:1303))
        (PORT datab (744:744:744) (733:733:733))
        (PORT datac (2094:2094:2094) (2062:2062:2062))
        (PORT datad (967:967:967) (912:912:912))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (PORT datac (1491:1491:1491) (1484:1484:1484))
        (PORT datad (765:765:765) (779:779:779))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1374:1374:1374) (1364:1364:1364))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2130:2130:2130) (2088:2088:2088))
        (PORT datab (809:809:809) (803:803:803))
        (PORT datac (1409:1409:1409) (1371:1371:1371))
        (PORT datad (983:983:983) (1034:1034:1034))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1640:1640:1640) (1574:1574:1574))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1015:1015:1015) (1012:1012:1012))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1338:1338:1338) (1310:1310:1310))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (733:733:733))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1691:1691:1691) (1654:1654:1654))
        (PORT datab (974:974:974) (896:896:896))
        (PORT datac (2120:2120:2120) (2045:2045:2045))
        (PORT datad (1381:1381:1381) (1380:1380:1380))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3415w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (467:467:467) (513:513:513))
        (PORT datad (825:825:825) (862:862:862))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3415w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (574:574:574))
        (PORT datab (229:229:229) (260:260:260))
        (PORT datac (858:858:858) (898:898:898))
        (PORT datad (223:223:223) (248:248:248))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3425w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1030:1030:1030))
        (PORT datab (468:468:468) (514:514:514))
        (PORT datad (828:828:828) (864:864:864))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1420:1420:1420) (1433:1433:1433))
        (PORT datab (1702:1702:1702) (1632:1632:1632))
        (PORT datac (2107:2107:2107) (2031:2031:2031))
        (PORT datad (892:892:892) (814:814:814))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (2234:2234:2234) (2168:2168:2168))
        (PORT datad (2261:2261:2261) (2201:2201:2201))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3727w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (555:555:555))
        (PORT datac (774:774:774) (816:816:816))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3405w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (912:912:912))
        (PORT datab (788:788:788) (763:763:763))
        (PORT datac (379:379:379) (374:374:374))
        (PORT datad (470:470:470) (511:511:511))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3395w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (736:736:736))
        (PORT datab (255:255:255) (285:285:285))
        (PORT datac (473:473:473) (521:521:521))
        (PORT datad (826:826:826) (863:863:863))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1425:1425:1425))
        (PORT datab (1450:1450:1450) (1335:1335:1335))
        (PORT datac (2119:2119:2119) (2044:2044:2044))
        (PORT datad (1581:1581:1581) (1520:1520:1520))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1724:1724:1724) (1581:1581:1581))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1641:1641:1641) (1589:1589:1589))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1099:1099:1099))
        (PORT datab (660:660:660) (619:619:619))
        (PORT datac (1330:1330:1330) (1310:1310:1310))
        (PORT datad (618:618:618) (585:585:585))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (887:887:887))
        (PORT datab (2040:2040:2040) (2019:2019:2019))
        (PORT datac (1896:1896:1896) (1859:1859:1859))
        (PORT datad (1184:1184:1184) (1098:1098:1098))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1414:1414:1414) (1426:1426:1426))
        (PORT datab (4067:4067:4067) (3750:3750:3750))
        (PORT datac (2118:2118:2118) (2043:2043:2043))
        (PORT datad (1824:1824:1824) (1719:1719:1719))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (995:995:995))
        (PORT datab (1020:1020:1020) (969:969:969))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1851:1851:1851) (1798:1798:1798))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1357:1357:1357) (1342:1342:1342))
        (PORT datab (958:958:958) (884:884:884))
        (PORT datac (1215:1215:1215) (1132:1132:1132))
        (PORT datad (971:971:971) (966:966:966))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1282:1282:1282))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1181:1181:1181) (1100:1100:1100))
        (PORT datad (792:792:792) (820:820:820))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (1005:1005:1005) (948:948:948))
        (PORT ena (1983:1983:1983) (1905:1905:1905))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1262:1262:1262) (1312:1312:1312))
        (PORT datab (1230:1230:1230) (1146:1146:1146))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (523:523:523) (578:578:578))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (824:824:824) (750:750:750))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2330:2330:2330) (2241:2241:2241))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG_addr_CPU\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1278:1278:1278))
        (PORT datab (1618:1618:1618) (1546:1546:1546))
        (PORT datad (417:417:417) (445:445:445))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1403:1403:1403) (1404:1404:1404))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (704:704:704))
        (PORT datab (1832:1832:1832) (1852:1852:1852))
        (PORT datac (716:716:716) (675:675:675))
        (PORT datad (1216:1216:1216) (1178:1178:1178))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3645w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1080:1080:1080))
        (PORT datab (744:744:744) (730:730:730))
        (PORT datac (480:480:480) (530:530:530))
        (PORT datad (439:439:439) (471:471:471))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3665w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (946:946:946))
        (PORT datab (373:373:373) (487:487:487))
        (PORT datac (370:370:370) (477:477:477))
        (PORT datad (948:948:948) (905:905:905))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1791:1791:1791) (1796:1796:1796))
        (PORT datab (2328:2328:2328) (2409:2409:2409))
        (PORT datac (683:683:683) (655:655:655))
        (PORT datad (4811:4811:4811) (4709:4709:4709))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3634w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (944:944:944))
        (PORT datab (369:369:369) (483:483:483))
        (PORT datac (368:368:368) (475:475:475))
        (PORT datad (950:950:950) (907:907:907))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (970:970:970) (919:919:919))
        (PORT datab (4858:4858:4858) (4748:4748:4748))
        (PORT datac (2293:2293:2293) (2377:2377:2377))
        (PORT datad (1074:1074:1074) (956:956:956))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2034:2034:2034))
        (PORT datab (2371:2371:2371) (2384:2384:2384))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (2233:2233:2233) (2166:2166:2166))
        (PORT datad (2260:2260:2260) (2200:2200:2200))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3552w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (769:769:769))
        (PORT datab (365:365:365) (478:478:478))
        (PORT datac (366:366:366) (472:472:472))
        (PORT datad (842:842:842) (891:891:891))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (976:976:976))
        (PORT datab (4859:4859:4859) (4749:4749:4749))
        (PORT datac (2292:2292:2292) (2376:2376:2376))
        (PORT datad (1365:1365:1365) (1234:1234:1234))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (640:640:640))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (2454:2454:2454) (2470:2470:2470))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1536:1536:1536) (1496:1496:1496))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1870:1870:1870) (1783:1783:1783))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5272:5272:5272))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4409:4409:4409) (4373:4373:4373))
        (PORT d[1] (4561:4561:4561) (4452:4452:4452))
        (PORT d[2] (4863:4863:4863) (4748:4748:4748))
        (PORT d[3] (2067:2067:2067) (2041:2041:2041))
        (PORT d[4] (5328:5328:5328) (5235:5235:5235))
        (PORT d[5] (5785:5785:5785) (5783:5783:5783))
        (PORT d[6] (5005:5005:5005) (4959:4959:4959))
        (PORT d[7] (2677:2677:2677) (2619:2619:2619))
        (PORT d[8] (2028:2028:2028) (2010:2010:2010))
        (PORT d[9] (4290:4290:4290) (4208:4208:4208))
        (PORT d[10] (2886:2886:2886) (2880:2880:2880))
        (PORT d[11] (3857:3857:3857) (3830:3830:3830))
        (PORT d[12] (4524:4524:4524) (4459:4459:4459))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (1995:1995:1995))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4086:4086:4086))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2270:2270:2270))
        (PORT d[1] (4622:4622:4622) (4428:4428:4428))
        (PORT d[2] (4213:4213:4213) (4119:4119:4119))
        (PORT d[3] (5496:5496:5496) (5219:5219:5219))
        (PORT d[4] (4505:4505:4505) (4376:4376:4376))
        (PORT d[5] (2015:2015:2015) (2013:2013:2013))
        (PORT d[6] (5010:5010:5010) (4978:4978:4978))
        (PORT d[7] (4192:4192:4192) (4206:4206:4206))
        (PORT d[8] (4457:4457:4457) (4247:4247:4247))
        (PORT d[9] (4656:4656:4656) (4743:4743:4743))
        (PORT d[10] (1542:1542:1542) (1579:1579:1579))
        (PORT d[11] (5994:5994:5994) (5834:5834:5834))
        (PORT d[12] (3749:3749:3749) (3723:3723:3723))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2808:2808:2808))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1441:1441:1441) (1305:1305:1305))
        (PORT datab (3085:3085:3085) (2955:2955:2955))
        (PORT datac (1359:1359:1359) (1379:1379:1379))
        (PORT datad (1060:1060:1060) (939:939:939))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (1651:1651:1651) (1592:1592:1592))
        (PORT datac (2942:2942:2942) (2918:2918:2918))
        (PORT datad (955:955:955) (912:912:912))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (696:696:696))
        (PORT datab (1007:1007:1007) (1009:1009:1009))
        (PORT datac (1187:1187:1187) (1092:1092:1092))
        (PORT datad (1241:1241:1241) (1170:1170:1170))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (877:877:877))
        (PORT datab (384:384:384) (377:377:377))
        (PORT datac (697:697:697) (670:670:670))
        (PORT datad (1280:1280:1280) (1246:1246:1246))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2190:2190:2190) (2082:2082:2082))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (899:899:899))
        (PORT datab (484:484:484) (521:521:521))
        (PORT datac (719:719:719) (700:700:700))
        (PORT datad (633:633:633) (618:618:618))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (762:762:762) (741:741:741))
        (PORT ena (1323:1323:1323) (1247:1247:1247))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (908:908:908))
        (PORT datab (548:548:548) (582:582:582))
        (PORT datac (721:721:721) (702:702:702))
        (PORT datad (447:447:447) (478:478:478))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (555:555:555) (580:580:580))
        (PORT ena (1048:1048:1048) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (797:797:797))
        (PORT datab (543:543:543) (577:577:577))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (480:480:480))
        (PORT datab (747:747:747) (779:779:779))
        (PORT datad (358:358:358) (339:339:339))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (737:737:737))
        (PORT datab (267:267:267) (339:339:339))
        (PORT datac (673:673:673) (641:641:641))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (626:626:626))
        (PORT datab (426:426:426) (399:399:399))
        (PORT datad (685:685:685) (642:642:642))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (759:759:759))
        (PORT datab (1458:1458:1458) (1407:1407:1407))
        (PORT datac (426:426:426) (454:454:454))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1531:1531:1531) (1429:1429:1429))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (367:367:367))
        (PORT datab (1676:1676:1676) (1593:1593:1593))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT asdata (1827:1827:1827) (1723:1723:1723))
        (PORT ena (1380:1380:1380) (1375:1375:1375))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (995:995:995))
        (PORT datab (2256:2256:2256) (2103:2103:2103))
        (PORT datac (728:728:728) (704:704:704))
        (PORT datad (819:819:819) (860:860:860))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT asdata (1005:1005:1005) (956:956:956))
        (PORT ena (2662:2662:2662) (2475:2475:2475))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (998:998:998))
        (PORT datab (551:551:551) (585:585:585))
        (PORT datac (730:730:730) (707:707:707))
        (PORT datad (817:817:817) (858:858:858))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT asdata (557:557:557) (582:582:582))
        (PORT ena (1048:1048:1048) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (798:798:798))
        (PORT datab (545:545:545) (579:579:579))
        (PORT datad (252:252:252) (314:314:314))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (755:755:755))
        (PORT datab (694:694:694) (714:714:714))
        (PORT datad (639:639:639) (597:597:597))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (446:446:446))
        (PORT datab (509:509:509) (532:532:532))
        (PORT datac (248:248:248) (319:319:319))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (584:584:584))
        (PORT datab (383:383:383) (371:371:371))
        (PORT datad (288:288:288) (364:364:364))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1104:1104:1104))
        (PORT datab (1324:1324:1324) (1280:1280:1280))
        (PORT datac (599:599:599) (559:559:559))
        (PORT datad (1692:1692:1692) (1671:1671:1671))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1519:1519:1519) (1423:1423:1423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1013:1013:1013))
        (PORT datab (633:633:633) (590:590:590))
        (PORT datac (1286:1286:1286) (1250:1250:1250))
        (PORT datad (1691:1691:1691) (1669:1669:1669))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1872:1872:1872) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (724:724:724))
        (PORT datab (689:689:689) (668:668:668))
        (PORT datac (704:704:704) (685:685:685))
        (PORT datad (468:468:468) (513:513:513))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RI\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (964:964:964))
        (PORT datab (992:992:992) (910:910:910))
        (PORT datac (1290:1290:1290) (1284:1284:1284))
        (PORT datad (669:669:669) (673:673:673))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RI\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1275:1275:1275) (1197:1197:1197))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (PORT datab (824:824:824) (833:833:833))
        (PORT datac (640:640:640) (612:612:612))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (302:302:302) (382:382:382))
        (PORT datac (637:637:637) (592:592:592))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (626:626:626))
        (PORT datab (1414:1414:1414) (1379:1379:1379))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (273:273:273) (345:345:345))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux18\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (372:372:372))
        (PORT datab (724:724:724) (715:715:715))
        (PORT datac (713:713:713) (723:723:723))
        (PORT datad (435:435:435) (453:453:453))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux18\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1472:1472:1472))
        (PORT datab (313:313:313) (401:401:401))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (283:283:283))
        (PORT datab (505:505:505) (533:533:533))
        (PORT datac (720:720:720) (697:697:697))
        (PORT datad (737:737:737) (713:713:713))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (400:400:400))
        (PORT datad (622:622:622) (566:566:566))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (388:388:388))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1625:1625:1625) (1535:1535:1535))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2087:2087:2087))
        (PORT datab (1640:1640:1640) (1565:1565:1565))
        (PORT datac (2058:2058:2058) (2047:2047:2047))
        (PORT datad (2332:2332:2332) (2432:2432:2432))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3519w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (560:560:560))
        (PORT datab (811:811:811) (851:851:851))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3509w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (563:563:563))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (853:853:853) (892:892:892))
        (PORT datad (372:372:372) (355:355:355))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2341:2341:2341))
        (PORT datab (2330:2330:2330) (2285:2285:2285))
        (PORT datac (3004:3004:3004) (2974:2974:2974))
        (PORT datad (955:955:955) (889:889:889))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3385w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (772:772:772))
        (PORT datab (368:368:368) (482:482:482))
        (PORT datac (367:367:367) (474:474:474))
        (PORT datad (844:844:844) (893:893:893))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2364:2364:2364))
        (PORT datab (2334:2334:2334) (2289:2289:2289))
        (PORT datac (2394:2394:2394) (2306:2306:2306))
        (PORT datad (1810:1810:1810) (1706:1706:1706))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3459w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (949:949:949))
        (PORT datab (378:378:378) (494:494:494))
        (PORT datac (374:374:374) (481:481:481))
        (PORT datad (945:945:945) (901:901:901))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3448w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (948:948:948))
        (PORT datab (377:377:377) (492:492:492))
        (PORT datac (373:373:373) (480:480:480))
        (PORT datad (945:945:945) (901:901:901))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2740:2740:2740) (2628:2628:2628))
        (PORT datab (2602:2602:2602) (2530:2530:2530))
        (PORT datac (1184:1184:1184) (1096:1096:1096))
        (PORT datad (2412:2412:2412) (2273:2273:2273))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1597:1597:1597) (1542:1542:1542))
        (PORT datab (2309:2309:2309) (2241:2241:2241))
        (PORT datac (2238:2238:2238) (2173:2173:2173))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (900:900:900) (849:849:849))
        (PORT datad (671:671:671) (641:641:641))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (2235:2235:2235) (2167:2167:2167))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1325:1325:1325))
        (PORT datab (2331:2331:2331) (2286:2286:2286))
        (PORT datac (2392:2392:2392) (2303:2303:2303))
        (PORT datad (1667:1667:1667) (1617:1617:1617))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (916:916:916) (871:871:871))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1614:1614:1614))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2059:2059:2059) (1966:1966:1966))
        (PORT datad (2442:2442:2442) (2311:2311:2311))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (715:715:715))
        (PORT datab (4215:4215:4215) (4148:4148:4148))
        (PORT datac (2273:2273:2273) (2352:2352:2352))
        (PORT datad (1357:1357:1357) (1206:1206:1206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3602w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datab (897:897:897) (927:927:927))
        (PORT datac (481:481:481) (531:531:531))
        (PORT datad (223:223:223) (248:248:248))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3612w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (885:885:885) (918:918:918))
        (PORT datab (533:533:533) (558:558:558))
        (PORT datad (740:740:740) (722:722:722))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3612w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (266:266:266))
        (PORT datac (776:776:776) (818:818:818))
        (PORT datad (474:474:474) (516:516:516))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2083:2083:2083))
        (PORT datab (1031:1031:1031) (982:982:982))
        (PORT datac (684:684:684) (642:642:642))
        (PORT datad (2334:2334:2334) (2434:2434:2434))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2054:2054:2054) (2010:2010:2010))
        (PORT datab (2198:2198:2198) (2118:2118:2118))
        (PORT datac (1057:1057:1057) (946:946:946))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2082:2082:2082))
        (PORT datab (1875:1875:1875) (1788:1788:1788))
        (PORT datac (2337:2337:2337) (2194:2194:2194))
        (PORT datad (2334:2334:2334) (2435:2435:2435))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2085:2085:2085))
        (PORT datab (2381:2381:2381) (2471:2471:2471))
        (PORT datac (1605:1605:1605) (1546:1546:1546))
        (PORT datad (1057:1057:1057) (945:945:945))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3541w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (775:775:775))
        (PORT datab (372:372:372) (486:486:486))
        (PORT datac (370:370:370) (477:477:477))
        (PORT datad (846:846:846) (895:895:895))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2086:2086:2086))
        (PORT datab (1716:1716:1716) (1665:1665:1665))
        (PORT datac (1028:1028:1028) (971:971:971))
        (PORT datad (2332:2332:2332) (2433:2433:2433))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3645w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (897:897:897) (940:940:940))
        (PORT datab (404:404:404) (510:510:510))
        (PORT datad (954:954:954) (911:911:911))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2085:2085:2085))
        (PORT datab (1790:1790:1790) (1765:1765:1765))
        (PORT datac (1371:1371:1371) (1259:1259:1259))
        (PORT datad (2333:2333:2333) (2433:2433:2433))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2201:2201:2201) (2121:2121:2121))
        (PORT datac (2013:2013:2013) (1977:1977:1977))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2088:2088:2088) (2074:2074:2074))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux4\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2055:2055:2055) (2012:2012:2012))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2003:2003:2003))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1307:1307:1307) (1282:1282:1282))
        (PORT datab (839:839:839) (859:859:859))
        (PORT datac (1166:1166:1166) (1148:1148:1148))
        (PORT datad (1482:1482:1482) (1383:1383:1383))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1965:1965:1965) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (621:621:621))
        (PORT datab (780:780:780) (766:766:766))
        (PORT datac (1155:1155:1155) (1133:1133:1133))
        (PORT datad (1219:1219:1219) (1254:1254:1254))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (715:715:715) (720:720:720))
        (PORT datac (689:689:689) (693:693:693))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (679:679:679))
        (PORT datab (318:318:318) (407:407:407))
        (PORT datac (441:441:441) (442:442:442))
        (PORT datad (342:342:342) (323:323:323))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (959:959:959))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (654:654:654))
        (PORT datab (940:940:940) (862:862:862))
        (PORT datac (760:760:760) (793:793:793))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1093:1093:1093))
        (PORT datab (687:687:687) (688:688:688))
        (PORT datad (1192:1192:1192) (1125:1125:1125))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (1229:1229:1229) (1145:1145:1145))
        (PORT datad (521:521:521) (575:575:575))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT asdata (1267:1267:1267) (1211:1211:1211))
        (PORT ena (1969:1969:1969) (1921:1921:1921))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (508:508:508))
        (PORT datab (266:266:266) (337:337:337))
        (PORT datac (477:477:477) (514:514:514))
        (PORT datad (418:418:418) (446:446:446))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (492:492:492))
        (PORT datab (727:727:727) (719:719:719))
        (PORT datac (601:601:601) (546:546:546))
        (PORT datad (744:744:744) (751:751:751))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (1960:1960:1960))
        (PORT datab (321:321:321) (410:410:410))
        (PORT datac (441:441:441) (442:442:442))
        (PORT datad (186:186:186) (204:204:204))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1300:1300:1300))
        (PORT datab (466:466:466) (495:495:495))
        (PORT datac (1071:1071:1071) (1047:1047:1047))
        (PORT datad (520:520:520) (574:574:574))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (248:248:248))
        (PORT datab (720:720:720) (726:726:726))
        (PORT datac (684:684:684) (690:690:690))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1804:1804:1804))
        (PORT datab (316:316:316) (404:404:404))
        (PORT datac (441:441:441) (442:442:442))
        (PORT datad (374:374:374) (358:358:358))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (861:861:861))
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (1590:1590:1590) (1557:1557:1557))
        (PORT datad (229:229:229) (249:249:249))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (883:883:883))
        (PORT datac (1273:1273:1273) (1236:1236:1236))
        (PORT datad (1411:1411:1411) (1364:1364:1364))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (891:891:891))
        (PORT datac (718:718:718) (698:698:698))
        (PORT datad (452:452:452) (483:483:483))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (579:579:579) (624:624:624))
        (PORT datab (1572:1572:1572) (1556:1556:1556))
        (PORT datac (405:405:405) (411:411:411))
        (PORT datad (1225:1225:1225) (1261:1261:1261))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (480:480:480))
        (PORT datab (1297:1297:1297) (1263:1263:1263))
        (PORT datac (1001:1001:1001) (971:971:971))
        (PORT datad (1310:1310:1310) (1270:1270:1270))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (732:732:732))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1265:1265:1265) (1235:1235:1235))
        (PORT datad (238:238:238) (304:304:304))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (902:902:902))
        (PORT datab (1195:1195:1195) (1119:1119:1119))
        (PORT datac (880:880:880) (823:823:823))
        (PORT datad (1053:1053:1053) (1045:1045:1045))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (852:852:852))
        (PORT datab (790:790:790) (815:815:815))
        (PORT datac (219:219:219) (253:253:253))
        (PORT datad (726:726:726) (699:699:699))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (412:412:412))
        (PORT datab (699:699:699) (658:658:658))
        (PORT datac (653:653:653) (656:656:656))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (863:863:863))
        (PORT datab (1375:1375:1375) (1313:1313:1313))
        (PORT datad (272:272:272) (334:334:334))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (870:870:870))
        (PORT datab (1099:1099:1099) (1082:1082:1082))
        (PORT datac (936:936:936) (897:897:897))
        (PORT datad (918:918:918) (863:863:863))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (886:886:886) (820:820:820))
        (PORT datac (746:746:746) (778:778:778))
        (PORT datad (600:600:600) (563:563:563))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (866:866:866))
        (PORT datab (791:791:791) (815:815:815))
        (PORT datac (219:219:219) (253:253:253))
        (PORT datad (222:222:222) (248:248:248))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (969:969:969) (933:933:933))
        (PORT datac (934:934:934) (875:875:875))
        (PORT datad (1255:1255:1255) (1217:1217:1217))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (743:743:743))
        (PORT datab (1975:1975:1975) (1936:1936:1936))
        (PORT datac (847:847:847) (784:784:784))
        (PORT datad (1029:1029:1029) (1026:1026:1026))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2186:2186:2186) (2066:2066:2066))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (794:794:794))
        (PORT datab (467:467:467) (509:509:509))
        (PORT datac (253:253:253) (325:325:325))
        (PORT datad (216:216:216) (239:239:239))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT asdata (727:727:727) (709:709:709))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (364:364:364))
        (PORT datab (734:734:734) (759:759:759))
        (PORT datac (729:729:729) (740:740:740))
        (PORT datad (483:483:483) (525:525:525))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (559:559:559))
        (PORT datab (431:431:431) (464:464:464))
        (PORT datac (715:715:715) (718:718:718))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1009:1009:1009))
        (PORT datab (1097:1097:1097) (1081:1081:1081))
        (PORT datac (868:868:868) (801:801:801))
        (PORT datad (917:917:917) (863:863:863))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1163:1163:1163))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (600:600:600))
        (PORT datab (1051:1051:1051) (1069:1069:1069))
        (PORT datac (1111:1111:1111) (1117:1117:1117))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1953:1953:1953))
        (PORT asdata (1217:1217:1217) (1148:1148:1148))
        (PORT ena (1424:1424:1424) (1409:1409:1409))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RH\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1677:1677:1677) (1659:1659:1659))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1110:1110:1110))
        (PORT datab (1746:1746:1746) (1715:1715:1715))
        (PORT datac (929:929:929) (865:865:865))
        (PORT datad (1285:1285:1285) (1254:1254:1254))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1519:1519:1519) (1423:1423:1423))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1012:1012:1012))
        (PORT datab (1738:1738:1738) (1705:1705:1705))
        (PORT datac (927:927:927) (864:864:864))
        (PORT datad (1282:1282:1282) (1251:1251:1251))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1872:1872:1872) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (1095:1095:1095))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (228:228:228) (298:298:298))
        (PORT datad (737:737:737) (748:748:748))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (823:823:823) (832:832:832))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (1051:1051:1051) (944:944:944))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (711:711:711))
        (PORT datab (280:280:280) (349:349:349))
        (PORT datac (668:668:668) (629:629:629))
        (PORT datad (830:830:830) (756:756:756))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (721:721:721) (679:679:679))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1156:1156:1156))
        (PORT datab (223:223:223) (250:250:250))
        (PORT datac (932:932:932) (857:857:857))
        (PORT datad (220:220:220) (243:243:243))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (764:764:764))
        (PORT datab (1041:1041:1041) (998:998:998))
        (PORT datac (662:662:662) (641:641:641))
        (PORT datad (710:710:710) (696:696:696))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (398:398:398))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (901:901:901) (863:863:863))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (1267:1267:1267) (1241:1241:1241))
        (PORT datad (893:893:893) (816:816:816))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1965:1965:1965) (1886:1886:1886))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[9\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1319:1319:1319))
        (PORT datac (1291:1291:1291) (1285:1285:1285))
        (PORT datad (967:967:967) (940:940:940))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1609:1609:1609))
        (PORT datab (1067:1067:1067) (1074:1074:1074))
        (PORT datac (1466:1466:1466) (1409:1409:1409))
        (PORT datad (365:365:365) (349:349:349))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1832:1832:1832) (1788:1788:1788))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (822:822:822) (827:827:827))
        (PORT datab (1276:1276:1276) (1217:1217:1217))
        (PORT datac (678:678:678) (676:676:676))
        (PORT datad (480:480:480) (523:523:523))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (560:560:560))
        (PORT datab (267:267:267) (338:338:338))
        (PORT datac (441:441:441) (469:469:469))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1694:1694:1694) (1670:1670:1670))
        (PORT datab (1114:1114:1114) (1031:1031:1031))
        (PORT datac (1232:1232:1232) (1151:1151:1151))
        (PORT datad (1021:1021:1021) (965:965:965))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (595:595:595))
        (PORT datab (709:709:709) (650:650:650))
        (PORT datac (601:601:601) (558:558:558))
        (PORT datad (999:999:999) (953:953:953))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[10\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (994:994:994) (923:923:923))
        (PORT datac (1286:1286:1286) (1280:1280:1280))
        (PORT datad (952:952:952) (933:933:933))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RW\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1955:1955:1955))
        (PORT asdata (1007:1007:1007) (953:953:953))
        (PORT ena (1435:1435:1435) (1420:1420:1420))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (786:786:786))
        (PORT datab (553:553:553) (588:588:588))
        (PORT datac (1022:1022:1022) (1027:1027:1027))
        (PORT datad (720:720:720) (690:690:690))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RJ\|data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1048:1048:1048) (1009:1009:1009))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (336:336:336))
        (PORT datab (262:262:262) (332:332:332))
        (PORT datac (735:735:735) (764:764:764))
        (PORT datad (497:497:497) (541:541:541))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (457:457:457))
        (PORT datab (747:747:747) (778:778:778))
        (PORT datac (423:423:423) (446:446:446))
        (PORT datad (382:382:382) (361:361:361))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AMUX\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (742:742:742))
        (PORT datab (442:442:442) (473:473:473))
        (PORT datac (676:676:676) (644:644:644))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (257:257:257))
        (PORT datab (797:797:797) (827:827:827))
        (PORT datac (1023:1023:1023) (1034:1034:1034))
        (PORT datad (220:220:220) (242:242:242))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1071:1071:1071) (1062:1062:1062))
        (PORT datab (1545:1545:1545) (1451:1451:1451))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (220:220:220) (241:241:241))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1016:1016:1016) (959:959:959))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (764:764:764))
        (PORT datab (738:738:738) (731:731:731))
        (PORT datac (610:610:610) (571:571:571))
        (PORT datad (649:649:649) (622:622:622))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (621:621:621))
        (PORT datab (630:630:630) (592:592:592))
        (PORT datac (589:589:589) (557:557:557))
        (PORT datad (999:999:999) (953:953:953))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[11\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1317:1317:1317))
        (PORT datac (1292:1292:1292) (1286:1286:1286))
        (PORT datad (952:952:952) (877:877:877))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (494:494:494))
        (PORT datab (1351:1351:1351) (1302:1302:1302))
        (PORT datac (1266:1266:1266) (1236:1236:1236))
        (PORT datad (237:237:237) (301:301:301))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (1022:1022:1022))
        (PORT datab (724:724:724) (746:746:746))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (1306:1306:1306) (1265:1265:1265))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1693:1693:1693) (1669:1669:1669))
        (PORT datab (1205:1205:1205) (1107:1107:1107))
        (PORT datac (1231:1231:1231) (1149:1149:1149))
        (PORT datad (936:936:936) (871:871:871))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (804:804:804))
        (PORT datab (790:790:790) (820:820:820))
        (PORT datac (1017:1017:1017) (1028:1028:1028))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1056:1056:1056))
        (PORT datab (1795:1795:1795) (1725:1725:1725))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (229:229:229) (248:248:248))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (649:649:649))
        (PORT datab (1792:1792:1792) (1722:1722:1722))
        (PORT datac (927:927:927) (866:866:866))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (216:216:216) (246:246:246))
        (PORT datad (1296:1296:1296) (1255:1255:1255))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1957:1957:1957))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1771:1771:1771) (1711:1711:1711))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (625:625:625))
        (PORT datab (807:807:807) (813:813:813))
        (PORT datac (413:413:413) (401:401:401))
        (PORT datad (1227:1227:1227) (1264:1264:1264))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (871:871:871) (863:863:863))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (753:753:753))
        (PORT datab (726:726:726) (729:729:729))
        (PORT datac (695:695:695) (699:699:699))
        (PORT datad (237:237:237) (302:302:302))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (644:644:644))
        (PORT datab (735:735:735) (698:698:698))
        (PORT datac (1303:1303:1303) (1292:1292:1292))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[14\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1419:1419:1419))
        (PORT datab (1575:1575:1575) (1518:1518:1518))
        (PORT datac (1108:1108:1108) (1136:1136:1136))
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (773:773:773))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (633:633:633) (581:581:581))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2114:2114:2114) (2031:2031:2031))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (858:858:858))
        (PORT datab (785:785:785) (795:795:795))
        (PORT datac (1656:1656:1656) (1600:1600:1600))
        (PORT datad (701:701:701) (715:715:715))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (933:933:933))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1656:1656:1656) (1599:1599:1599))
        (PORT datad (703:703:703) (677:677:677))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[16\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (599:599:599))
        (PORT datab (766:766:766) (738:738:738))
        (PORT datac (991:991:991) (994:994:994))
        (PORT datad (215:215:215) (236:236:236))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (719:719:719))
        (PORT datab (908:908:908) (893:893:893))
        (PORT datac (1482:1482:1482) (1372:1372:1372))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1242:1242:1242) (1151:1151:1151))
        (PORT datab (1174:1174:1174) (1173:1173:1173))
        (PORT datac (717:717:717) (699:699:699))
        (PORT datad (223:223:223) (247:247:247))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (699:699:699))
        (PORT datab (1151:1151:1151) (1139:1139:1139))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (644:644:644) (615:615:615))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (392:392:392) (381:381:381))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (223:223:223) (247:247:247))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (674:674:674) (614:614:614))
        (PORT datad (640:640:640) (586:586:586))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|INC_PC\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (866:866:866))
        (PORT datab (423:423:423) (417:417:417))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|INC_PC)
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (587:587:587))
        (PORT datab (727:727:727) (732:732:732))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (705:705:705) (713:713:713))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (760:760:760))
        (PORT datab (622:622:622) (566:566:566))
        (PORT datac (690:690:690) (697:697:697))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (581:581:581))
        (PORT datab (732:732:732) (737:737:737))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (707:707:707) (715:715:715))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1013:1013:1013) (1010:1010:1010))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1334:1334:1334) (1305:1305:1305))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (718:718:718) (731:731:731))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1404:1404:1404) (1404:1404:1404))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (3844:3844:3844) (4134:4134:4134))
        (PORT datad (800:800:800) (818:818:818))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|scratch\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_rx\|data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT asdata (1045:1045:1045) (1050:1050:1050))
        (PORT ena (1295:1295:1295) (1229:1229:1229))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (446:446:446))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_ins_in\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1429:1429:1429) (1433:1433:1433))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_ins_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1101:1101:1101) (1123:1123:1123))
        (PORT ena (1610:1610:1610) (1533:1533:1533))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (762:762:762))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (695:695:695) (704:704:704))
        (PORT datad (647:647:647) (589:589:589))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (759:759:759))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (689:689:689) (697:697:697))
        (PORT datad (600:600:600) (547:547:547))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (762:762:762))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (695:695:695) (703:703:703))
        (PORT datad (645:645:645) (586:586:586))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (700:700:700) (693:693:693))
        (PORT datac (689:689:689) (696:696:696))
        (PORT datad (634:634:634) (572:572:572))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|PC\|data_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (726:726:726) (730:730:730))
        (PORT datac (634:634:634) (574:574:574))
        (PORT datad (705:705:705) (712:712:712))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|PC\|data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1289:1289:1289) (1267:1267:1267))
        (PORT datad (1260:1260:1260) (1224:1224:1224))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (823:823:823))
        (PORT datab (1064:1064:1064) (1061:1061:1061))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (1077:1077:1077) (1088:1088:1088))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LD_MINS_IR\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (1075:1075:1075) (1087:1087:1087))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LD_MINS_IR)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (560:560:560) (586:586:586))
        (PORT sload (1379:1379:1379) (1448:1448:1448))
        (PORT ena (1861:1861:1861) (1752:1752:1752))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (626:626:626) (576:576:576))
        (PORT datad (812:812:812) (843:843:843))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (685:685:685))
        (PORT datad (812:812:812) (843:843:843))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (744:744:744))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (628:628:628) (578:578:578))
        (PORT datad (1297:1297:1297) (1262:1262:1262))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1394:1394:1394) (1260:1260:1260))
        (PORT datad (965:965:965) (938:938:938))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (653:653:653) (608:608:608))
        (PORT datab (453:453:453) (427:427:427))
        (PORT datac (392:392:392) (385:385:385))
        (PORT datad (640:640:640) (586:586:586))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1852:1852:1852))
        (PORT datab (999:999:999) (977:977:977))
        (PORT datac (1775:1775:1775) (1677:1677:1677))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (458:458:458))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|LD_IR_PC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1165:1165:1165))
        (PORT datab (1152:1152:1152) (1160:1160:1160))
        (PORT datad (1473:1473:1473) (1375:1375:1375))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LD_IR_PC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1225:1225:1225))
        (PORT datab (1327:1327:1327) (1292:1292:1292))
        (PORT datac (1268:1268:1268) (1229:1229:1229))
        (PORT datad (684:684:684) (688:688:688))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1164:1164:1164))
        (PORT datab (467:467:467) (447:447:447))
        (PORT datac (1143:1143:1143) (1066:1066:1066))
        (PORT datad (1105:1105:1105) (1124:1124:1124))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (491:491:491))
        (PORT datab (302:302:302) (380:380:380))
        (PORT datac (636:636:636) (577:577:577))
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (386:386:386))
        (PORT datab (944:944:944) (936:936:936))
        (PORT datac (1290:1290:1290) (1263:1263:1263))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1146:1146:1146) (1154:1154:1154))
        (PORT datad (295:295:295) (368:368:368))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1474:1474:1474) (1359:1359:1359))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1379:1379:1379) (1371:1371:1371))
        (PORT datad (684:684:684) (688:688:688))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1220:1220:1220))
        (PORT datab (729:729:729) (725:725:725))
        (PORT datac (1269:1269:1269) (1230:1230:1230))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (783:783:783) (800:800:800))
        (PORT datac (1024:1024:1024) (1032:1032:1032))
        (PORT datad (1076:1076:1076) (1087:1087:1087))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (1343:1343:1343) (1299:1299:1299))
        (PORT datac (640:640:640) (582:582:582))
        (PORT datad (696:696:696) (699:699:699))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (419:419:419))
        (PORT datab (424:424:424) (400:400:400))
        (PORT datac (1101:1101:1101) (1103:1103:1103))
        (PORT datad (605:605:605) (551:551:551))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1915:1915:1915) (1882:1882:1882))
        (PORT datab (987:987:987) (962:962:962))
        (PORT datac (1605:1605:1605) (1567:1567:1567))
        (PORT datad (1238:1238:1238) (1172:1172:1172))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (894:894:894))
        (PORT datab (408:408:408) (391:391:391))
        (PORT datac (761:761:761) (797:797:797))
        (PORT datad (1883:1883:1883) (1838:1838:1838))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (832:832:832))
        (PORT datab (1646:1646:1646) (1600:1600:1600))
        (PORT datac (1779:1779:1779) (1711:1711:1711))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (373:373:373))
        (PORT datab (684:684:684) (662:662:662))
        (PORT datac (377:377:377) (356:356:356))
        (PORT datad (373:373:373) (353:353:353))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector20\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (398:398:398))
        (PORT datab (234:234:234) (266:266:266))
        (PORT datac (1777:1777:1777) (1679:1679:1679))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (865:865:865))
        (PORT datab (927:927:927) (939:939:939))
        (PORT datac (594:594:594) (558:558:558))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2333:2333:2333) (2330:2330:2330))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1223:1223:1223))
        (PORT datab (1327:1327:1327) (1292:1292:1292))
        (PORT datac (1268:1268:1268) (1229:1229:1229))
        (PORT datad (915:915:915) (901:901:901))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (388:388:388))
        (PORT datab (725:725:725) (722:722:722))
        (PORT datac (556:556:556) (511:511:511))
        (PORT datad (681:681:681) (684:684:684))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (600:600:600))
        (PORT datab (300:300:300) (375:375:375))
        (PORT datac (189:189:189) (218:218:218))
        (PORT datad (1219:1219:1219) (1142:1142:1142))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector4\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (266:266:266) (297:297:297))
        (PORT datac (962:962:962) (910:910:910))
        (PORT datad (382:382:382) (356:356:356))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2326:2326:2326))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1286:1286:1286) (1251:1251:1251))
        (PORT datad (1249:1249:1249) (1218:1218:1218))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (632:632:632) (574:574:574))
        (PORT datad (810:810:810) (840:840:840))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (746:746:746))
        (PORT datab (667:667:667) (607:607:607))
        (PORT datac (404:404:404) (427:427:427))
        (PORT datad (1300:1300:1300) (1277:1277:1277))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1156:1156:1156) (1165:1165:1165))
        (PORT datab (466:466:466) (447:447:447))
        (PORT datac (1143:1143:1143) (1065:1065:1065))
        (PORT datad (556:556:556) (507:507:507))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1045:1045:1045))
        (PORT datab (1403:1403:1403) (1378:1378:1378))
        (PORT datac (1378:1378:1378) (1345:1345:1345))
        (PORT datad (1422:1422:1422) (1398:1398:1398))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|LOAD_VECT\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1956:1956:1956))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1749:1749:1749) (1714:1714:1714))
        (PORT sclr (2036:2036:2036) (2077:2077:2077))
        (PORT sload (2384:2384:2384) (2504:2504:2504))
        (PORT ena (1624:1624:1624) (1541:1541:1541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (932:932:932))
        (PORT datab (973:973:973) (903:903:903))
        (PORT datac (701:701:701) (679:679:679))
        (PORT datad (1036:1036:1036) (1021:1021:1021))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (687:687:687))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (716:716:716))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1013:1013:1013) (943:943:943))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (933:933:933) (894:894:894))
        (PORT datad (587:587:587) (537:537:537))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (953:953:953))
        (PORT datab (1345:1345:1345) (1307:1307:1307))
        (PORT datac (190:190:190) (220:220:220))
        (PORT datad (645:645:645) (599:599:599))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|AC\|data_out2\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1683:1683:1683) (1622:1622:1622))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[17\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1018:1018:1018) (952:952:952))
        (PORT datab (261:261:261) (330:330:330))
        (PORT datac (191:191:191) (221:221:221))
        (PORT datad (1851:1851:1851) (1780:1780:1780))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[17\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (633:633:633))
        (PORT datac (644:644:644) (596:596:596))
        (PORT datad (413:413:413) (398:398:398))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (610:610:610) (560:560:560))
        (PORT datad (805:805:805) (835:835:835))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|IR\|data_out2\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (734:734:734))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datac (609:609:609) (558:558:558))
        (PORT datad (1302:1302:1302) (1279:1279:1279))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1278:1278:1278))
        (PORT datab (1143:1143:1143) (1150:1150:1150))
        (PORT datac (353:353:353) (335:335:335))
        (PORT datad (1309:1309:1309) (1276:1276:1276))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1178:1178:1178))
        (PORT datab (730:730:730) (726:726:726))
        (PORT datac (1170:1170:1170) (1083:1083:1083))
        (PORT datad (916:916:916) (903:903:903))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1126:1126:1126))
        (PORT datab (264:264:264) (294:294:294))
        (PORT datac (356:356:356) (341:341:341))
        (PORT datad (382:382:382) (356:356:356))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2329:2329:2329) (2326:2326:2326))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (619:619:619) (592:592:592))
        (PORT datab (1265:1265:1265) (1227:1227:1227))
        (PORT datac (1017:1017:1017) (1025:1025:1025))
        (PORT datad (1263:1263:1263) (1227:1227:1227))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|ALU_OP\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2336:2336:2336) (2339:2339:2339))
        (PORT asdata (1261:1261:1261) (1263:1263:1263))
        (PORT sclr (1821:1821:1821) (1831:1831:1831))
        (PORT ena (1889:1889:1889) (1783:1783:1783))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RX\|data_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1250:1250:1250))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RX\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2320:2320:2320) (2355:2355:2355))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2171:2171:2171) (2050:2050:2050))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1619:1619:1619))
        (PORT datab (685:685:685) (665:665:665))
        (PORT datac (649:649:649) (636:636:636))
        (PORT datad (790:790:790) (822:822:822))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|bmuxtb\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1619:1619:1619))
        (PORT datac (413:413:413) (397:397:397))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (663:663:663) (602:602:602))
        (PORT datad (1007:1007:1007) (970:970:970))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Add2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (646:646:646))
        (PORT datad (775:775:775) (765:765:765))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1416:1416:1416))
        (PORT datab (1006:1006:1006) (979:979:979))
        (PORT datac (213:213:213) (245:245:245))
        (PORT datad (395:395:395) (387:387:387))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1173:1173:1173))
        (PORT datab (740:740:740) (701:701:701))
        (PORT datac (880:880:880) (823:823:823))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|ALU\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (379:379:379))
        (PORT datab (1005:1005:1005) (979:979:979))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|AC\|data_out\[18\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (960:960:960))
        (PORT datac (1216:1216:1216) (1131:1131:1131))
        (PORT datad (1633:1633:1633) (1603:1603:1603))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1229:1229:1229))
        (PORT datad (224:224:224) (248:248:248))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2321:2321:2321))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1880:1880:1880) (1843:1843:1843))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RK\|data_out\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (440:440:440))
        (PORT datab (1025:1025:1025) (1030:1030:1030))
        (PORT datac (623:623:623) (579:579:579))
        (PORT datad (414:414:414) (399:399:399))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RK\|data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1934:1934:1934) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1815:1815:1815) (1775:1775:1775))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (795:795:795))
        (PORT datab (692:692:692) (685:685:685))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (979:979:979) (934:934:934))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (639:639:639) (637:637:637))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[6\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (696:696:696) (678:678:678))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (763:763:763))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[16\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1351:1351:1351) (1307:1307:1307))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[17\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1056:1056:1056) (1051:1051:1051))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[18\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1246:1246:1246) (1212:1212:1212))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|CU1\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1280:1280:1280))
        (PORT datad (1310:1310:1310) (1277:1277:1277))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|CU1\|END_FLAG)
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (579:579:579) (604:604:604))
        (PORT sclr (1655:1655:1655) (1684:1684:1684))
        (PORT sload (1775:1775:1775) (1799:1799:1799))
        (PORT ena (2105:2105:2105) (1973:1973:1973))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (388:388:388))
        (PORT datab (316:316:316) (400:400:400))
        (PORT datac (1257:1257:1257) (1231:1231:1231))
        (PORT datad (447:447:447) (472:472:472))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[19\]\~56)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (372:372:372))
        (PORT datab (430:430:430) (460:460:460))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (428:428:428) (449:449:449))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1831:1831:1831) (1727:1727:1727))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (517:517:517))
        (PORT datab (750:750:750) (728:728:728))
        (PORT datac (231:231:231) (301:301:301))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (376:376:376))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (258:258:258) (334:334:334))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (499:499:499))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datac (693:693:693) (679:679:679))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (683:683:683))
        (PORT datab (497:497:497) (516:516:516))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|output_read_img_len\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (932:932:932) (858:858:858))
        (PORT datad (728:728:728) (750:750:750))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|output_read_img_len\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1562:1562:1562) (1456:1456:1456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (489:489:489))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (641:641:641) (643:643:643))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (380:380:380) (364:364:364))
        (PORT datad (643:643:643) (617:617:617))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|imgo_cnt_sel\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (679:679:679) (662:662:662))
        (PORT datad (1389:1389:1389) (1387:1387:1387))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|imgo_cnt_sel)
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|always0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1006:1006:1006))
        (PORT datab (299:299:299) (377:377:377))
        (PORT datac (676:676:676) (636:636:636))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (506:506:506))
        (PORT datac (659:659:659) (634:634:634))
        (PORT datad (672:672:672) (642:642:642))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datac (600:600:600) (544:544:544))
        (PORT datad (390:390:390) (373:373:373))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|mode\.CMD_DEC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (683:683:683))
        (PORT datab (266:266:266) (304:304:304))
        (PORT datad (491:491:491) (524:524:524))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (397:397:397) (393:393:393))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (3913:3913:3913) (4159:4159:4159))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|next_state\.STATE_RX1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (312:312:312))
        (PORT datac (234:234:234) (305:305:305))
        (PORT datad (487:487:487) (520:520:520))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_RX1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (750:750:750) (729:729:729))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|WideOr7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (PORT datab (291:291:291) (365:365:365))
        (PORT datad (651:651:651) (646:646:646))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\.STATE_START1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (390:390:390) (371:371:371))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_START1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_START2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT asdata (602:602:602) (670:670:670))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (496:496:496))
        (PORT datab (435:435:435) (412:412:412))
        (PORT datad (399:399:399) (424:424:424))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (386:386:386) (374:374:374))
        (PORT datad (601:601:601) (551:551:551))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_CHECK_RX)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (370:370:370))
        (PORT datab (453:453:453) (484:484:484))
        (PORT datad (456:456:456) (482:482:482))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (685:685:685))
        (PORT datab (427:427:427) (398:398:398))
        (PORT datac (432:432:432) (430:430:430))
        (PORT datad (282:282:282) (358:358:358))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (509:509:509))
        (PORT datab (433:433:433) (466:466:466))
        (PORT datac (661:661:661) (636:636:636))
        (PORT datad (668:668:668) (638:638:638))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1006:1006:1006))
        (PORT datad (662:662:662) (654:654:654))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_BUSY)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|curr_state\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1005:1005:1005))
        (PORT datac (233:233:233) (304:304:304))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (473:473:473))
        (PORT datab (241:241:241) (278:278:278))
        (PORT datad (291:291:291) (381:381:381))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (417:417:417))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (238:238:238) (303:303:303))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (474:474:474))
        (PORT datab (282:282:282) (327:327:327))
        (PORT datac (285:285:285) (375:375:375))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (467:467:467))
        (PORT datab (275:275:275) (319:319:319))
        (PORT datac (294:294:294) (387:387:387))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (468:468:468))
        (PORT datab (276:276:276) (320:320:320))
        (PORT datac (293:293:293) (386:386:386))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (491:491:491))
        (PORT datab (451:451:451) (483:483:483))
        (PORT datac (426:426:426) (451:451:451))
        (PORT datad (448:448:448) (469:469:469))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (274:274:274) (318:318:318))
        (PORT datac (296:296:296) (389:389:389))
        (PORT datad (421:421:421) (419:419:419))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (475:475:475))
        (PORT datab (386:386:386) (374:374:374))
        (PORT datad (252:252:252) (291:291:291))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|tx_acc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1928:1928:1928) (1940:1940:1940))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (489:489:489))
        (PORT datab (449:449:449) (481:481:481))
        (PORT datac (424:424:424) (450:450:450))
        (PORT datad (447:447:447) (469:469:469))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_baud\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (416:416:416))
        (PORT datab (441:441:441) (469:469:469))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (765:765:765))
        (PORT datab (455:455:455) (485:485:485))
        (PORT datad (429:429:429) (429:429:429))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector13\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (244:244:244) (271:271:271))
        (PORT datad (996:996:996) (965:965:965))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_END1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector81\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (497:497:497))
        (PORT datab (3960:3960:3960) (4195:4195:4195))
        (PORT datac (1312:1312:1312) (1276:1276:1276))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector81\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (418:418:418))
        (PORT datab (466:466:466) (492:492:492))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_wr_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (384:384:384))
        (PORT datac (723:723:723) (731:731:731))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (472:472:472))
        (PORT datab (322:322:322) (421:421:421))
        (PORT datac (206:206:206) (245:245:245))
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (422:422:422))
        (PORT datad (207:207:207) (236:236:236))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (274:274:274))
        (PORT datab (324:324:324) (423:423:423))
        (PORT datad (263:263:263) (330:330:330))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (372:372:372))
        (PORT datab (294:294:294) (367:367:367))
        (PORT datac (252:252:252) (323:323:323))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (473:473:473))
        (PORT datab (243:243:243) (280:280:280))
        (PORT datac (265:265:265) (344:344:344))
        (PORT datad (290:290:290) (380:380:380))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (473:473:473))
        (PORT datab (322:322:322) (421:421:421))
        (PORT datac (208:208:208) (247:247:247))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (474:474:474))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (219:219:219) (240:240:240))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_START)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (473:473:473))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (271:271:271) (341:341:341))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|state\.STATE_DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (505:505:505))
        (PORT datab (716:716:716) (729:729:729))
        (PORT datad (460:460:460) (490:490:490))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (276:276:276))
        (PORT datab (323:323:323) (422:422:422))
        (PORT datad (357:357:357) (337:337:337))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|bitpos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT asdata (1148:1148:1148) (1188:1188:1188))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1953:1953:1953))
        (PORT asdata (738:738:738) (842:842:842))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT asdata (1079:1079:1079) (1099:1099:1099))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1788:1788:1788))
        (PORT datab (1764:1764:1764) (1779:1779:1779))
        (PORT datac (2179:2179:2179) (2246:2246:2246))
        (PORT datad (2518:2518:2518) (2324:2324:2324))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (831:831:831) (874:874:874))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (678:678:678) (688:688:688))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1945:1945:1945) (1959:1959:1959))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3479w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (943:943:943))
        (PORT datab (367:367:367) (481:481:481))
        (PORT datac (367:367:367) (474:474:474))
        (PORT datad (952:952:952) (909:909:909))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2103:2103:2103) (2045:2045:2045))
        (PORT datab (1762:1762:1762) (1776:1776:1776))
        (PORT datac (2183:2183:2183) (2250:2250:2250))
        (PORT datad (1408:1408:1408) (1383:1383:1383))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (2831:2831:2831) (2736:2736:2736))
        (PORT datac (2552:2552:2552) (2626:2626:2626))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3375w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (781:781:781))
        (PORT datab (379:379:379) (495:495:495))
        (PORT datac (375:375:375) (482:482:482))
        (PORT datad (849:849:849) (899:899:899))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2243:2243:2243) (2043:2043:2043))
        (PORT datab (1762:1762:1762) (1776:1776:1776))
        (PORT datac (2184:2184:2184) (2251:2251:2251))
        (PORT datad (1951:1951:1951) (1822:1822:1822))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3552w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1082:1082:1082))
        (PORT datab (745:745:745) (731:731:731))
        (PORT datad (434:434:434) (466:466:466))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3365w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (862:862:862) (909:909:909))
        (PORT datab (469:469:469) (516:516:516))
        (PORT datac (855:855:855) (895:895:895))
        (PORT datad (217:217:217) (239:239:239))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1754:1754:1754))
        (PORT datab (1763:1763:1763) (1777:1777:1777))
        (PORT datac (2182:2182:2182) (2249:2249:2249))
        (PORT datad (1289:1289:1289) (1221:1221:1221))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1758:1758:1758))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (354:354:354) (339:339:339))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (1813:1813:1813))
        (PORT datab (1762:1762:1762) (1776:1776:1776))
        (PORT datac (2184:2184:2184) (2252:2252:2252))
        (PORT datad (2073:2073:2073) (1961:1961:1961))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2796:2796:2796) (2695:2695:2695))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datac (2887:2887:2887) (2951:2951:2951))
        (PORT datad (2523:2523:2523) (2440:2440:2440))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (386:386:386))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1061:1061:1061) (1029:1029:1029))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1866:1866:1866) (1860:1860:1860))
        (PORT datad (2484:2484:2484) (2436:2436:2436))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cpu1\|DP1\|RS\|data_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1231:1231:1231) (1199:1199:1199))
        (PORT datab (1362:1362:1362) (1293:1293:1293))
        (PORT datac (990:990:990) (976:976:976))
        (PORT datad (1688:1688:1688) (1666:1666:1666))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cpu1\|DP1\|RS\|data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1872:1872:1872) (1750:1750:1750))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (418:418:418) (446:446:446))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ram_data_in_img_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1948:1948:1948))
        (PORT asdata (1099:1099:1099) (1121:1121:1121))
        (PORT ena (1656:1656:1656) (1581:1581:1581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3107:3107:3107) (3144:3144:3144))
        (PORT datab (2450:2450:2450) (2506:2506:2506))
        (PORT datac (1753:1753:1753) (1739:1739:1739))
        (PORT datad (375:375:375) (352:352:352))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1388:1388:1388))
        (PORT datab (1722:1722:1722) (1693:1693:1693))
        (PORT datac (1823:1823:1823) (1704:1704:1704))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1379:1379:1379))
        (PORT datab (2075:2075:2075) (2101:2101:2101))
        (PORT datac (1347:1347:1347) (1306:1306:1306))
        (PORT datad (1601:1601:1601) (1618:1618:1618))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (692:692:692))
        (PORT datab (1772:1772:1772) (1682:1682:1682))
        (PORT datac (2094:2094:2094) (2126:2126:2126))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector76\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (1903:1903:1903))
        (PORT datab (1722:1722:1722) (1693:1693:1693))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1094:1094:1094) (983:983:983))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector76\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1087:1087:1087))
        (PORT datab (1327:1327:1327) (1258:1258:1258))
        (PORT datac (818:818:818) (867:867:867))
        (PORT datad (383:383:383) (362:362:362))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|ser_data_in\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (1004:1004:1004))
        (PORT datac (268:268:268) (348:348:348))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1452:1452:1452))
        (PORT datab (2239:2239:2239) (2135:2135:2135))
        (PORT datac (2161:2161:2161) (2237:2237:2237))
        (PORT datad (2887:2887:2887) (2975:2975:2975))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1823:1823:1823) (1812:1812:1812))
        (PORT datac (2505:2505:2505) (2465:2465:2465))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1532:1532:1532))
        (PORT datab (1763:1763:1763) (1778:1778:1778))
        (PORT datac (2181:2181:2181) (2248:2248:2248))
        (PORT datad (982:982:982) (923:923:923))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3499w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (736:736:736))
        (PORT datab (412:412:412) (404:404:404))
        (PORT datac (706:706:706) (729:729:729))
        (PORT datad (823:823:823) (864:864:864))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1966:1966:1966) (1844:1844:1844))
        (PORT datab (2214:2214:2214) (2170:2170:2170))
        (PORT datac (1603:1603:1603) (1514:1514:1514))
        (PORT datad (2164:2164:2164) (2229:2229:2229))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1468:1468:1468) (1500:1500:1500))
        (PORT datab (2773:2773:2773) (2563:2563:2563))
        (PORT datac (1318:1318:1318) (1245:1245:1245))
        (PORT datad (2495:2495:2495) (2560:2560:2560))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1524:1524:1524))
        (PORT datab (1897:1897:1897) (1839:1839:1839))
        (PORT datac (2561:2561:2561) (2563:2563:2563))
        (PORT datad (1781:1781:1781) (1818:1818:1818))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2351:2351:2351) (2250:2250:2250))
        (PORT datac (2166:2166:2166) (2203:2203:2203))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2203:2203:2203) (2087:2087:2087))
        (PORT datab (2029:2029:2029) (1893:1893:1893))
        (PORT datac (2464:2464:2464) (2537:2537:2537))
        (PORT datad (2795:2795:2795) (2837:2837:2837))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1634:1634:1634) (1622:1622:1622))
        (PORT datac (1453:1453:1453) (1455:1455:1455))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2573:2573:2573) (2482:2482:2482))
        (PORT datab (674:674:674) (641:641:641))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1006:1006:1006) (964:964:964))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (993:993:993) (945:945:945))
        (PORT datad (1064:1064:1064) (1033:1033:1033))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2841:2841:2841) (2874:2874:2874))
        (PORT datab (2489:2489:2489) (2553:2553:2553))
        (PORT datac (1481:1481:1481) (1481:1481:1481))
        (PORT datad (698:698:698) (650:650:650))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1372:1372:1372))
        (PORT datab (1308:1308:1308) (1248:1248:1248))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1335:1335:1335) (1315:1315:1315))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2336:2336:2336) (2182:2182:2182))
        (PORT datab (2482:2482:2482) (2203:2203:2203))
        (PORT datac (2166:2166:2166) (2242:2242:2242))
        (PORT datad (2885:2885:2885) (2973:2973:2973))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (405:405:405))
        (PORT datab (1822:1822:1822) (1811:1811:1811))
        (PORT datac (2506:2506:2506) (2466:2466:2466))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3562w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (777:777:777))
        (PORT datab (375:375:375) (490:490:490))
        (PORT datac (372:372:372) (479:479:479))
        (PORT datad (847:847:847) (897:897:897))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1989:1989:1989) (1929:1929:1929))
        (PORT datab (2918:2918:2918) (3011:3011:3011))
        (PORT datac (2162:2162:2162) (2237:2237:2237))
        (PORT datad (1907:1907:1907) (1723:1723:1723))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (794:794:794) (768:768:768))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2879:2879:2879) (2582:2582:2582))
        (PORT datab (402:402:402) (386:386:386))
        (PORT datac (2734:2734:2734) (2762:2762:2762))
        (PORT datad (1009:1009:1009) (1008:1008:1008))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2504:2504:2504) (2462:2462:2462))
        (PORT datad (972:972:972) (925:925:925))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector75\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1355:1355:1355) (1362:1362:1362))
        (PORT datab (691:691:691) (666:666:666))
        (PORT datac (1311:1311:1311) (1285:1285:1285))
        (PORT datad (660:660:660) (629:629:629))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector75\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1089:1089:1089))
        (PORT datab (1004:1004:1004) (966:966:966))
        (PORT datac (820:820:820) (868:868:868))
        (PORT datad (407:407:407) (382:382:382))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (602:602:602) (670:670:670))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (529:529:529))
        (PORT datab (717:717:717) (729:729:729))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1258:1258:1258))
        (PORT datab (977:977:977) (933:933:933))
        (PORT datac (2392:2392:2392) (2429:2429:2429))
        (PORT datad (2777:2777:2777) (2833:2833:2833))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2466:2466:2466))
        (PORT datab (1318:1318:1318) (1275:1275:1275))
        (PORT datac (1393:1393:1393) (1358:1358:1358))
        (PORT datad (2774:2774:2774) (2830:2830:2830))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (646:646:646))
        (PORT datab (977:977:977) (928:928:928))
        (PORT datac (2391:2391:2391) (2428:2428:2428))
        (PORT datad (2775:2775:2775) (2832:2832:2832))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (697:697:697))
        (PORT datab (2706:2706:2706) (2604:2604:2604))
        (PORT datac (2504:2504:2504) (2528:2528:2528))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (2447:2447:2447) (2460:2460:2460))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2701:2701:2701) (2598:2598:2598))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3110:3110:3110) (3147:3147:3147))
        (PORT datab (1702:1702:1702) (1559:1559:1559))
        (PORT datac (867:867:867) (805:805:805))
        (PORT datad (2401:2401:2401) (2464:2464:2464))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1492:1492:1492))
        (PORT datab (1136:1136:1136) (1138:1138:1138))
        (PORT datac (1036:1036:1036) (981:981:981))
        (PORT datad (1049:1049:1049) (1067:1067:1067))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1417:1417:1417))
        (PORT datab (1080:1080:1080) (1105:1105:1105))
        (PORT datac (1605:1605:1605) (1436:1436:1436))
        (PORT datad (1086:1086:1086) (1098:1098:1098))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1429:1429:1429) (1280:1280:1280))
        (PORT datab (1133:1133:1133) (1133:1133:1133))
        (PORT datac (2417:2417:2417) (2289:2289:2289))
        (PORT datad (1047:1047:1047) (1065:1065:1065))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1314:1314:1314) (1291:1291:1291))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1128:1128:1128) (1143:1143:1143))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1424:1424:1424) (1416:1416:1416))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1307:1307:1307) (1283:1283:1283))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3111:3111:3111) (3148:3148:3148))
        (PORT datab (1386:1386:1386) (1250:1250:1250))
        (PORT datac (666:666:666) (626:626:626))
        (PORT datad (2399:2399:2399) (2462:2462:2462))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1277:1277:1277))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1286:1286:1286) (1227:1227:1227))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3107:3107:3107) (3144:3144:3144))
        (PORT datab (2450:2450:2450) (2505:2505:2505))
        (PORT datac (1753:1753:1753) (1739:1739:1739))
        (PORT datad (396:396:396) (370:370:370))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1385:1385:1385))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1684:1684:1684) (1664:1664:1664))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3592w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (559:559:559))
        (PORT datab (237:237:237) (273:273:273))
        (PORT datac (942:942:942) (896:896:896))
        (PORT datad (832:832:832) (875:875:875))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2208:2208:2208) (2269:2269:2269))
        (PORT datab (1081:1081:1081) (1018:1018:1018))
        (PORT datac (2111:2111:2111) (2008:2008:2008))
        (PORT datad (2814:2814:2814) (2898:2898:2898))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1823:1823:1823) (1812:1812:1812))
        (PORT datac (2506:2506:2506) (2465:2465:2465))
        (PORT datad (665:665:665) (634:634:634))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector73\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1354:1354:1354))
        (PORT datab (1213:1213:1213) (1109:1109:1109))
        (PORT datac (1583:1583:1583) (1513:1513:1513))
        (PORT datad (1024:1024:1024) (984:984:984))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector73\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1082:1082:1082))
        (PORT datab (855:855:855) (865:865:865))
        (PORT datac (415:415:415) (390:390:390))
        (PORT datad (660:660:660) (629:629:629))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3572w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (778:778:778))
        (PORT datab (376:376:376) (491:491:491))
        (PORT datac (372:372:372) (479:479:479))
        (PORT datad (848:848:848) (897:897:897))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2486:2486:2486) (2551:2551:2551))
        (PORT datab (3116:3116:3116) (3168:3168:3168))
        (PORT datac (1616:1616:1616) (1581:1581:1581))
        (PORT datad (3186:3186:3186) (3089:3089:3089))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2162:2162:2162))
        (PORT datab (1889:1889:1889) (1795:1795:1795))
        (PORT datac (2451:2451:2451) (2513:2513:2513))
        (PORT datad (3085:3085:3085) (3133:3133:3133))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1843:1843:1843))
        (PORT datab (2401:2401:2401) (2258:2258:2258))
        (PORT datac (2454:2454:2454) (2517:2517:2517))
        (PORT datad (3087:3087:3087) (3135:3135:3135))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1843:1843:1843) (1829:1829:1829))
        (PORT datac (2491:2491:2491) (2446:2446:2446))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (704:704:704))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2207:2207:2207) (2269:2269:2269))
        (PORT datab (1946:1946:1946) (1853:1853:1853))
        (PORT datac (1265:1265:1265) (1192:1192:1192))
        (PORT datad (2812:2812:2812) (2896:2896:2896))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2526:2526:2526) (2472:2472:2472))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (678:678:678) (644:644:644))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|decode3\|w_anode3489w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (913:913:913))
        (PORT datab (743:743:743) (761:761:761))
        (PORT datac (379:379:379) (374:374:374))
        (PORT datad (717:717:717) (696:696:696))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1365:1365:1365))
        (PORT datab (2705:2705:2705) (2484:2484:2484))
        (PORT datac (1417:1417:1417) (1457:1457:1457))
        (PORT datad (2497:2497:2497) (2562:2562:2562))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2551:2551:2551) (2607:2607:2607))
        (PORT datab (2512:2512:2512) (2329:2329:2329))
        (PORT datac (1419:1419:1419) (1459:1459:1459))
        (PORT datad (1818:1818:1818) (1688:1688:1688))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1294:1294:1294))
        (PORT datab (1651:1651:1651) (1472:1472:1472))
        (PORT datac (1416:1416:1416) (1456:1456:1456))
        (PORT datad (2498:2498:2498) (2563:2563:2563))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2344:2344:2344) (2184:2184:2184))
        (PORT datab (1405:1405:1405) (1266:1266:1266))
        (PORT datac (1413:1413:1413) (1452:1452:1452))
        (PORT datad (2500:2500:2500) (2566:2566:2566))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1392:1392:1392) (1385:1385:1385))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2572:2572:2572) (2481:2481:2481))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (646:646:646))
        (PORT datab (1443:1443:1443) (1335:1335:1335))
        (PORT datac (1413:1413:1413) (1453:1453:1453))
        (PORT datad (2499:2499:2499) (2565:2565:2565))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1952:1952:1952))
        (PORT asdata (1356:1356:1356) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2842:2842:2842) (2876:2876:2876))
        (PORT datab (2489:2489:2489) (2552:2552:2552))
        (PORT datac (1481:1481:1481) (1481:1481:1481))
        (PORT datad (657:657:657) (617:617:617))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1354:1354:1354))
        (PORT datab (1061:1061:1061) (1036:1036:1036))
        (PORT datac (1346:1346:1346) (1339:1339:1339))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3056:3056:3056) (3066:3066:3066))
        (PORT datab (1393:1393:1393) (1365:1365:1365))
        (PORT datac (2347:2347:2347) (2364:2364:2364))
        (PORT datad (986:986:986) (924:924:924))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mu1\|MI_IMG\|ram_rtl_0\|auto_generated\|mux5\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (379:379:379))
        (PORT datab (2528:2528:2528) (2475:2475:2475))
        (PORT datac (1535:1535:1535) (1478:1478:1478))
        (PORT datad (1798:1798:1798) (1794:1794:1794))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector74\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1362:1362:1362))
        (PORT datab (714:714:714) (682:682:682))
        (PORT datac (1577:1577:1577) (1501:1501:1501))
        (PORT datad (679:679:679) (649:649:649))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector74\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (855:855:855) (905:905:905))
        (PORT datab (454:454:454) (422:422:422))
        (PORT datac (1053:1053:1053) (1050:1050:1050))
        (PORT datad (973:973:973) (921:921:921))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|ser_data_in\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1574:1574:1574) (1478:1478:1478))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT ena (1036:1036:1036) (981:981:981))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (529:529:529))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (389:389:389))
        (PORT datab (322:322:322) (420:420:420))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (359:359:359) (343:343:343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (471:471:471))
        (PORT datab (322:322:322) (420:420:420))
        (PORT datac (240:240:240) (314:314:314))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (381:381:381))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (269:269:269) (349:349:349))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|Selector7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (472:472:472))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (271:271:271) (341:341:341))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|uart1\|uart_tx\|tx)
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|led_rx\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (378:378:378))
        (PORT datab (3962:3962:3962) (4198:4198:4198))
        (PORT datad (238:238:238) (271:271:271))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|led_rx)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|curr_state\.STATE_TX_DATA4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT asdata (799:799:799) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_fsm1\|Selector72\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (679:679:679))
        (PORT datab (437:437:437) (470:470:470))
        (PORT datad (3850:3850:3850) (4081:4081:4081))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_fsm1\|led_tx)
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
)
