+================================+================================+=============================================================================================================================================================+
| Launch Setup Clock             | Launch Hold Clock              | Pin                                                                                                                                                         |
+================================+================================+=============================================================================================================================================================+
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[6]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[3]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[4]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[5]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[2]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[7]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[0]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[31]/D                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[8]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[1]/D                                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[21]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[5]/D                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_done_r_reg/D                                                                                   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[7]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[4]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[6]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[19]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[21]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[1]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[2]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[16]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[24]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[25]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[20]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[1]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[4]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[23]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[28]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[6]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[9]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[0]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[12]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[0]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[27]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[17]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[7]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[23]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[8]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[17]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[3]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[15]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[11]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[3]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[10]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[13]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[18]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[14]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[5]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[19]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[22]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[31]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[20]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[29]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[12]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[15]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[9]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[11]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[22]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[16]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[2]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[13]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[8]/D                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[18]/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state_reg[1]/D                                           |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c_reg[0]/D                                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/D                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[10]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/D                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[26]/D                                               |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[4]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[6]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[5]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[3]/CE                                                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/D                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[30]/D                                               |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rd_reg/D                                                                                       |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[14]/D                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/D                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]/D                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]/D                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]/D                                  |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[7]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[2]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[8]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[1]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[0]/CE                                                                                |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_rdata_reg[31]/CE                                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff_reg/D                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/D                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/D                                  |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/i2c_wr_reg/D                                                                                       |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state_reg[0]/D                                           |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c_reg[2]/D                                                                                 |
| clk_out1_top_block_clk_wiz_0_0 | clk_out1_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/state_i2c_reg[3]/D                                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[12].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/CE                                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/CE                                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/D                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/D                                                                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].FDRE_I/D                                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[2].FDRE_I/D                                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[1].FDRE_I/D                                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I/D                                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_reg/R                                                          |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_write_reg/R                                          |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_issued_reg/R                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I/D                                                                   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state_reg[1]/R                                           |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/mst_exec_state_reg[0]/R                                           |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[0].RST_FLOPS/R                                                    |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[1].RST_FLOPS/R                                                    |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[2].RST_FLOPS/R                                                    |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/RESET_FLOPS[3].RST_FLOPS/R                                                    |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff2_reg/R                                                |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.ro_prev_i_reg/D                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[4]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[0]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[2]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rst_reg/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[7]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[6]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/init_txn_ff_reg/R                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_done_reg/R                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_done_reg/R                                                   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/Rc_fifo_rd_d_reg/R                                                                                         |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[6]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[3]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg_reg/R                                        |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[7]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[8]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1_reg/R                                                    |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_rd_reg/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/start_single_read_reg/R                                           |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_issued_reg/R                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[5]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[2]/R                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/READ_FIFO_I/Data_Exists_DFF/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_rd_reg/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[6]/R                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[5]/R                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[6]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[1]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[3]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[0]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[1]/R                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[3]/R                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/R                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[4]/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/Tx_fifo_wr_d_reg/R                                                                                         |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[1]/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[2]/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[7]/S                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/writes_done_reg/R                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wvalid_reg/R                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_write_reg/R                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_awvalid_reg/R                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/read_index_reg[0]/R                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_bready_reg/R                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/write_index_reg[0]/R                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[2]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[3]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[2]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[2]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[1]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[3]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[0]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[4]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[5]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[7]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[0]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[4]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[32].ce_out_i_reg[32]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[30].ce_out_i_reg[30]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I/D                                                                   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[1]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[4]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[7]/S                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[8]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[4]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[6]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[2]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[7]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/last_read_reg/R                                                   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_arvalid_reg/R                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[0]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[6]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[3]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[27]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[29].ce_out_i_reg[29]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[31].ce_out_i_reg[31]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[24].ce_out_i_reg[24]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[1]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[0]/S                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[2]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[3]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[1]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[3]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[4]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg_reg[5]/R                                            |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/TEN_ADR_GEN.ten_adr_i_reg[7]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/TEN_ADR_GEN.ten_adr_i_reg[6]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/TEN_ADR_GEN.ten_adr_i_reg[5]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/R           |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[2].cs_out_i_reg[2]/R           |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[1].cs_out_i_reg[1]/R           |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[24]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[7]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[29]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[28]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[4]/R                                                                 |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/adr_i_reg[5]/R                                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/adr_i_reg[6]/R                                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/adr_i_reg[3]/R                                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[4]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[16]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[21]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[25]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[4]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[2]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[7]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[4]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[5]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[6]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_reg[8]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[7]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]/R                                                                    |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[8]/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[1]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_d1_reg/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/Tx_fifo_rd_d_reg/R                                                                                         |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/Rc_fifo_wr_d_reg/R                                                                                         |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]/R                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[6]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/READ_FIFO_I/Addr_Counters[3].FDRE_I/R                                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/READ_FIFO_I/Addr_Counters[0].FDRE_I/R                                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/READ_FIFO_I/Addr_Counters[2].FDRE_I/R                                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/READ_FIFO_I/Addr_Counters[1].FDRE_I/R                                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/D                                                                        |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[8]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/sr_i_reg[0]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[1]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[2]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thddat_i_reg[3]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/msms_set_i_reg/R                                                                           |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/new_rcv_dta_d1_reg/R                                                                       |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.Tx_fifo_wr_reg/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[4]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[6]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[21]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[1]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/reads_done_reg/R                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_rready_reg/R                                                  |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/adr_i_reg[4]/R                                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[2]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/adr_i_reg[0]/R                                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/adr_i_reg[1]/R                                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[5]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[8]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[3]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/adr_i_reg[2]/R                                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[0]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[1]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[3]/S                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_reg[0]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[6]/S                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[11]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[5]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[2]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[20]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[5]/R                                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]/R   |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]/R                                                    |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]/R                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]/R                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]/R                                                      |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/RD_FIFO_CNTRL.Rc_fifo_wr_reg/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[5]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[1]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[0]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[5]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_reg[4]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[3]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[1]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[0]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[2]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[8]/R                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[7]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[6]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_reg[5]/S                                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[1]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[8]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[14]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[12]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]/R |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[15]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[22]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[18]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[2]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[23]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[19]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[13]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[10]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[20]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[9]/CE                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[11]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[17]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[3]/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_reg[5]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[0]/S                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[5]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[4]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[8]/R                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[5]/R                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[7]/S                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[17]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[3]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[8]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[22]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_thigh_i_reg[6]/S                                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/timing_param_tlow_i_reg[6]/S                                                               |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[19]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[15]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[23]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[7]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[12]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[31]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[30]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_wdata_reg[26]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[10]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[18]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[14]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[0]/CE                                              |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[16]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[13]/CE                                             |
| clk_out5_top_block_clk_wiz_0_0 | clk_out5_top_block_clk_wiz_0_0 | top_block_i/SAMPA_I2C_wrapper/I2C_Controller_v1_0_0/inst/I2C_Controller_v1_0_M01_AXI_inst/axi_araddr_reg[9]/CE                                              |
+--------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
