import{_ as l,o as e,c as a,a as t,d as s,b as n}from"./app.c5350901.js";const o="/assets/hw3-t1.b3a6e4e9.png",r="/assets/hw3-t8.44288146.png",i="/assets/hw3-t9.633a65c2.png",d="/assets/hw3-t10-1.1bccf16e.png",h="/assets/hw3-t10-2.06724404.png",bt=JSON.parse('{"title":"\u4F5C\u4E1A\u4E09","description":"","frontmatter":{},"headers":[{"level":2,"title":"\u4F5C\u4E1A\u8BF4\u660E","slug":"\u4F5C\u4E1A\u8BF4\u660E"},{"level":2,"title":"T1","slug":"t1"},{"level":2,"title":"T2","slug":"t2"},{"level":2,"title":"T3","slug":"t3"},{"level":2,"title":"T4","slug":"t4"},{"level":2,"title":"T5","slug":"t5"},{"level":2,"title":"T6","slug":"t6"},{"level":2,"title":"T7","slug":"t7"},{"level":2,"title":"T8","slug":"t8"},{"level":2,"title":"T9","slug":"t9"},{"level":2,"title":"T10","slug":"t10"},{"level":2,"title":"T11","slug":"t11"},{"level":2,"title":"T12","slug":"t12"},{"level":2,"title":"T13","slug":"t13"}],"relativePath":"homework/hw3.md","lastUpdated":1667269260000}'),c={name:"homework/hw3.md"},T=s('<h1 id="\u4F5C\u4E1A\u4E09" tabindex="-1">\u4F5C\u4E1A\u4E09 <a class="header-anchor" href="#\u4F5C\u4E1A\u4E09" aria-hidden="true">#</a></h1><h2 id="\u4F5C\u4E1A\u8BF4\u660E" tabindex="-1">\u4F5C\u4E1A\u8BF4\u660E <a class="header-anchor" href="#\u4F5C\u4E1A\u8BF4\u660E" aria-hidden="true">#</a></h2><ul><li><p>\u4F5C\u4E1A\u53EF\u4EE5\u4F7F\u7528\u4E2D\u6587\u6216\u82F1\u6587\u5B8C\u6210</p></li><li><p>BB \u7CFB\u7EDF\u63D0\u4EA4\u7535\u5B50\u7248 PDF\uFF0C\u5141\u8BB8\u624B\u5199\u62CD\u7167\u3001latex\u3001markdown\u3001word \u7B49</p><ul><li>\u6587\u4EF6\u91CD\u547D\u540D\u4E3A <code>PB21xxxxxx_\u59D3\u540D_\u4F5C\u4E1A3.pdf</code> \u7684\u683C\u5F0F</li></ul></li><li><p>DDL\uFF1A10.31 23\uFF1A30</p></li><li><p><a href="/pdf/hw3_ans.pdf">\u7B54\u6848</a></p></li><li><p>\u672C\u6B21\u4F5C\u4E1A <a href="/pdf/hw3.pdf">PDF</a></p></li></ul><h2 id="t1" tabindex="-1">T1 <a class="header-anchor" href="#t1" aria-hidden="true">#</a></h2><p>The logic diagram shown below is a finite state machine.</p><p><img src="'+o+'" alt=""></p><p>Your job:</p><p>(a). Construct the truth table for the combinational logic:</p>',8),Q={style:{"text-align":"center"}},m={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},g={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.339ex"},xmlns:"http://www.w3.org/2000/svg",width:"2.375ex",height:"1.934ex",role:"img",focusable:"false",viewBox:"0 -705 1049.6 855"},p=s('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D446" d="M308 24Q367 24 416 76T466 197Q466 260 414 284Q308 311 278 321T236 341Q176 383 176 462Q176 523 208 573T273 648Q302 673 343 688T407 704H418H425Q521 704 564 640Q565 640 577 653T603 682T623 704Q624 704 627 704T632 705Q645 705 645 698T617 577T585 459T569 456Q549 456 549 465Q549 471 550 475Q550 478 551 494T553 520Q553 554 544 579T526 616T501 641Q465 662 419 662Q362 662 313 616T263 510Q263 480 278 458T319 427Q323 425 389 408T456 390Q490 379 522 342T554 242Q554 216 546 186Q541 164 528 137T492 78T426 18T332 -20Q320 -22 298 -22Q199 -22 144 33L134 44L106 13Q83 -14 78 -18T65 -22Q52 -22 52 -14Q52 -11 110 221Q112 227 130 227H143Q149 221 149 216Q149 214 148 207T144 186T142 153Q144 114 160 87T203 47T255 29T308 24Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(646,-150) scale(0.707)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z" style="stroke-width:3;"></path></g></g></g></g>',1),u=[p],_={style:{"text-align":"center"}},f={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},y={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.375ex"},xmlns:"http://www.w3.org/2000/svg",width:"2.375ex",height:"1.97ex",role:"img",focusable:"false",viewBox:"0 -705 1049.6 870.6"},x=s('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D446" d="M308 24Q367 24 416 76T466 197Q466 260 414 284Q308 311 278 321T236 341Q176 383 176 462Q176 523 208 573T273 648Q302 673 343 688T407 704H418H425Q521 704 564 640Q565 640 577 653T603 682T623 704Q624 704 627 704T632 705Q645 705 645 698T617 577T585 459T569 456Q549 456 549 465Q549 471 550 475Q550 478 551 494T553 520Q553 554 544 579T526 616T501 641Q465 662 419 662Q362 662 313 616T263 510Q263 480 278 458T319 427Q323 425 389 408T456 390Q490 379 522 342T554 242Q554 216 546 186Q541 164 528 137T492 78T426 18T332 -20Q320 -22 298 -22Q199 -22 144 33L134 44L106 13Q83 -14 78 -18T65 -22Q52 -22 52 -14Q52 -11 110 221Q112 227 130 227H143Q149 221 149 216Q149 214 148 207T144 186T142 153Q144 114 160 87T203 47T255 29T308 24Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(646,-150) scale(0.707)"><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" style="stroke-width:3;"></path></g></g></g></g>',1),w=[x],b={style:{"text-align":"center"}},v={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},V={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"0"},xmlns:"http://www.w3.org/2000/svg",width:"1.928ex",height:"1.545ex",role:"img",focusable:"false",viewBox:"0 -683 852 683"},H=t("g",{stroke:"currentColor",fill:"currentColor","stroke-width":"0",transform:"scale(1,-1)"},[t("g",{"data-mml-node":"math"},[t("g",{"data-mml-node":"mi"},[t("path",{"data-c":"1D44B",d:"M42 0H40Q26 0 26 11Q26 15 29 27Q33 41 36 43T55 46Q141 49 190 98Q200 108 306 224T411 342Q302 620 297 625Q288 636 234 637H206Q200 643 200 645T202 664Q206 677 212 683H226Q260 681 347 681Q380 681 408 681T453 682T473 682Q490 682 490 671Q490 670 488 658Q484 643 481 640T465 637Q434 634 411 620L488 426L541 485Q646 598 646 610Q646 628 622 635Q617 635 609 637Q594 637 594 648Q594 650 596 664Q600 677 606 683H618Q619 683 643 683T697 681T738 680Q828 680 837 683H845Q852 676 852 672Q850 647 840 637H824Q790 636 763 628T722 611T698 593L687 584Q687 585 592 480L505 384Q505 383 536 304T601 142T638 56Q648 47 699 46Q734 46 734 37Q734 35 732 23Q728 7 725 4T711 1Q708 1 678 1T589 2Q528 2 496 2T461 1Q444 1 444 10Q444 11 446 25Q448 35 450 39T455 44T464 46T480 47T506 54Q523 62 523 64Q522 64 476 181L429 299Q241 95 236 84Q232 76 232 72Q232 53 261 47Q262 47 267 47T273 46Q276 46 277 46T280 45T283 42T284 35Q284 26 282 19Q279 6 276 4T261 1Q258 1 243 1T201 2T142 2Q64 2 42 0Z",style:{"stroke-width":"3"}})])])],-1),M=[H],k={style:{"text-align":"center"}},A={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},D={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"0"},xmlns:"http://www.w3.org/2000/svg",width:"1.636ex",height:"1.545ex",role:"img",focusable:"false",viewBox:"0 -683 723 683"},L=t("g",{stroke:"currentColor",fill:"currentColor","stroke-width":"0",transform:"scale(1,-1)"},[t("g",{"data-mml-node":"math"},[t("g",{"data-mml-node":"mi"},[t("path",{"data-c":"1D44D",d:"M58 8Q58 23 64 35Q64 36 329 334T596 635L586 637Q575 637 512 637H500H476Q442 637 420 635T365 624T311 598T266 548T228 469Q227 466 226 463T224 458T223 453T222 450L221 448Q218 443 202 443Q185 443 182 453L214 561Q228 606 241 651Q249 679 253 681Q256 683 487 683H718Q723 678 723 675Q723 673 717 649Q189 54 188 52L185 49H274Q369 50 377 51Q452 60 500 100T579 247Q587 272 590 277T603 282H607Q628 282 628 271Q547 5 541 2Q538 0 300 0H124Q58 0 58 8Z",style:{"stroke-width":"3"}})])])],-1),C=[L],S={style:{"text-align":"center"}},R={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},I={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.583ex"},xmlns:"http://www.w3.org/2000/svg",width:"2.375ex",height:"2.3ex",role:"img",focusable:"false",viewBox:"0 -759 1049.6 1016.5"},Z=s('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msubsup"><g data-mml-node="mi"><path data-c="1D446" d="M308 24Q367 24 416 76T466 197Q466 260 414 284Q308 311 278 321T236 341Q176 383 176 462Q176 523 208 573T273 648Q302 673 343 688T407 704H418H425Q521 704 564 640Q565 640 577 653T603 682T623 704Q624 704 627 704T632 705Q645 705 645 698T617 577T585 459T569 456Q549 456 549 465Q549 471 550 475Q550 478 551 494T553 520Q553 554 544 579T526 616T501 641Q465 662 419 662Q362 662 313 616T263 510Q263 480 278 458T319 427Q323 425 389 408T456 390Q490 379 522 342T554 242Q554 216 546 186Q541 164 528 137T492 78T426 18T332 -20Q320 -22 298 -22Q199 -22 144 33L134 44L106 13Q83 -14 78 -18T65 -22Q52 -22 52 -14Q52 -11 110 221Q112 227 130 227H143Q149 221 149 216Q149 214 148 207T144 186T142 153Q144 114 160 87T203 47T255 29T308 24Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(729.6,363) scale(0.707)"><path data-c="2032" d="M79 43Q73 43 52 49T30 61Q30 68 85 293T146 528Q161 560 198 560Q218 560 240 545T262 501Q262 496 260 486Q259 479 173 263T84 45T79 43Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(646,-257.5) scale(0.707)"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z" style="stroke-width:3;"></path></g></g></g></g>',1),P=[Z],j={style:{"text-align":"center"}},B={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},E={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.583ex"},xmlns:"http://www.w3.org/2000/svg",width:"2.375ex",height:"2.3ex",role:"img",focusable:"false",viewBox:"0 -759 1049.6 1016.5"},N=s('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msubsup"><g data-mml-node="mi"><path data-c="1D446" d="M308 24Q367 24 416 76T466 197Q466 260 414 284Q308 311 278 321T236 341Q176 383 176 462Q176 523 208 573T273 648Q302 673 343 688T407 704H418H425Q521 704 564 640Q565 640 577 653T603 682T623 704Q624 704 627 704T632 705Q645 705 645 698T617 577T585 459T569 456Q549 456 549 465Q549 471 550 475Q550 478 551 494T553 520Q553 554 544 579T526 616T501 641Q465 662 419 662Q362 662 313 616T263 510Q263 480 278 458T319 427Q323 425 389 408T456 390Q490 379 522 342T554 242Q554 216 546 186Q541 164 528 137T492 78T426 18T332 -20Q320 -22 298 -22Q199 -22 144 33L134 44L106 13Q83 -14 78 -18T65 -22Q52 -22 52 -14Q52 -11 110 221Q112 227 130 227H143Q149 221 149 216Q149 214 148 207T144 186T142 153Q144 114 160 87T203 47T255 29T308 24Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(729.6,363) scale(0.707)"><path data-c="2032" d="M79 43Q73 43 52 49T30 61Q30 68 85 293T146 528Q161 560 198 560Q218 560 240 545T262 501Q262 496 260 486Q259 479 173 263T84 45T79 43Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(646,-257.5) scale(0.707)"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" style="stroke-width:3;"></path></g></g></g></g>',1),J=[N],O=t("tbody",null,[t("tr",null,[t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})]),t("tr",null,[t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})]),t("tr",null,[t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})]),t("tr",null,[t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})]),t("tr",null,[t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})]),t("tr",null,[t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})]),t("tr",null,[t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"0"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})]),t("tr",null,[t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}},"1"),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}}),t("td",{style:{"text-align":"center"}})])],-1),q=s(`<p>(b). Draw the state machine.</p><h2 id="t2" tabindex="-1">T2 <a class="header-anchor" href="#t2" aria-hidden="true">#</a></h2><p>After these two instructions execute:</p><div class="language-"><button class="copy"></button><span class="lang"></span><pre><code><span class="line"><span style="color:#A6ACCD;">x3030 0001 000 001 0 00 010 </span></span>
<span class="line"><span style="color:#A6ACCD;">x3031 0000 011 000000111</span></span>
<span class="line"><span style="color:#A6ACCD;"></span></span></code></pre></div><p>The next instruction to execute will be the instruction at x3039 if what?</p><p>Hint: refer to page 133 Example 4.5.</p><h2 id="t3" tabindex="-1">T3 <a class="header-anchor" href="#t3" aria-hidden="true">#</a></h2><p>An LC-3 instruction is made up of two parts, <code>Bits[15:12]</code> and <code>Bits[11:0]</code>.</p><p>(a). What do <code>Bits[15:12]</code> specify?</p><p>(b). What do <code>Bits[11:0]</code> specify?</p><h2 id="t4" tabindex="-1">T4 <a class="header-anchor" href="#t4" aria-hidden="true">#</a></h2><p>Say it takes 100 cycles to read from or write to memory and only one cycle to read from or write to a register. Calculate the number of cycles it takes for each phase of the instruction cycle for the LC-3 instruction</p><div class="language-"><button class="copy"></button><span class="lang"></span><pre><code><span class="line"><span style="color:#A6ACCD;">ADD R6, R2, R6</span></span>
<span class="line"><span style="color:#A6ACCD;"></span></span></code></pre></div><p>Assume each phase (if required) takes one cycle, unless a memory access is required.</p><p>Hint: refer to page 135 Figure 4.4</p><h2 id="t5" tabindex="-1">T5 <a class="header-anchor" href="#t5" aria-hidden="true">#</a></h2><p>Suppose a 32-bit instruction takes the following format:</p><table><thead><tr><th>OPCODE</th><th>SR</th><th>DR</th><th>IMM</th></tr></thead><tbody><tr><td></td><td></td><td></td><td></td></tr></tbody></table><p>If there are 56 opcodes and 64 registers, what is the range of values that can be represented by the immediate (IMM)? Assume IMM is a 2&#39;s complement value.</p><h2 id="t6" tabindex="-1">T6 <a class="header-anchor" href="#t6" aria-hidden="true">#</a></h2><p>Suppose we changed the LC-3 to have <strong>only four registers</strong> instead of 8. Fewer registers is in general a bad idea since it means loading from memory and storing to memory more often.</p><p>(a). If we keep the basic format of all instructions as they currently are (and keep each instruction 16 bits), is there any benefit that could be had for operate (0001, 0101, 1001) instructions, if we reduce the number of registers to 4?</p><p>(b). Is there any benefit that could be had for load (0010) and store (0011) instructions, if we reduce the number of registers to 4?</p><p>(c). Is there any benefit that could be had for conditional branch (0000) instructions, if we reduce the number of registers to 4?</p><h2 id="t7" tabindex="-1">T7 <a class="header-anchor" href="#t7" aria-hidden="true">#</a></h2><p>Consider these three instructions: ADD, STR and JMP.</p><p>The PC, IR, MAR, and MDR are written in various phases of the instruction cycle, depending on the opcode of the particular instruction. In each location in the following table, enter the opcodes that write to the corresponding register (row) during the corresponding phase (column) of the instruction cycle.</p><table><thead><tr><th></th><th>fetch instruction</th><th>decode</th><th>evaluate address</th><th>fetch data</th><th>execute</th><th>store result</th></tr></thead><tbody><tr><td>PC</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>IR</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>MAR</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>MDR</td><td></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table><h2 id="t8" tabindex="-1">T8 <a class="header-anchor" href="#t8" aria-hidden="true">#</a></h2>`,29),G=n("The "),W={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},F={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.464ex"},xmlns:"http://www.w3.org/2000/svg",width:"6.836ex",height:"2.351ex",role:"img",focusable:"false",viewBox:"0 -833.9 3021.6 1038.9"},U=s('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msup"><g data-mml-node="mn"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(533,363) scale(0.707)"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" style="stroke-width:3;"></path></g></g><g data-mml-node="mtext" transform="translate(936.6,0)"><path data-c="2D" d="M11 179V252H277V179H11Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(1269.6,0)"><path data-c="1D44F" d="M73 647Q73 657 77 670T89 683Q90 683 161 688T234 694Q246 694 246 685T212 542Q204 508 195 472T180 418L176 399Q176 396 182 402Q231 442 283 442Q345 442 383 396T422 280Q422 169 343 79T173 -11Q123 -11 82 27T40 150V159Q40 180 48 217T97 414Q147 611 147 623T109 637Q104 637 101 637H96Q86 637 83 637T76 640T73 647ZM336 325V331Q336 405 275 405Q258 405 240 397T207 376T181 352T163 330L157 322L136 236Q114 150 114 114Q114 66 138 42Q154 26 178 26Q211 26 245 58Q270 81 285 114T318 219Q336 291 336 325Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(1698.6,0)"><path data-c="1D466" d="M21 287Q21 301 36 335T84 406T158 442Q199 442 224 419T250 355Q248 336 247 334Q247 331 231 288T198 191T182 105Q182 62 196 45T238 27Q261 27 281 38T312 61T339 94Q339 95 344 114T358 173T377 247Q415 397 419 404Q432 431 462 431Q475 431 483 424T494 412T496 403Q496 390 447 193T391 -23Q363 -106 294 -155T156 -205Q111 -205 77 -183T43 -117Q43 -95 50 -80T69 -58T89 -48T106 -45Q150 -45 150 -87Q150 -107 138 -122T115 -142T102 -147L99 -148Q101 -153 118 -160T152 -167H160Q177 -167 186 -165Q219 -156 247 -127T290 -65T313 -9T321 21L315 17Q309 13 296 6T270 -6Q250 -11 231 -11Q185 -11 150 11T104 82Q103 89 103 113Q103 170 138 262T173 379Q173 380 173 381Q173 390 173 393T169 400T158 404H154Q131 404 112 385T82 344T65 302T57 280Q55 278 41 278H27Q21 284 21 287Z" style="stroke-width:3;"></path></g><g data-mml-node="mtext" transform="translate(2188.6,0)"><path data-c="2D" d="M11 179V252H277V179H11Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(2521.6,0)"><path data-c="33" d="M127 463Q100 463 85 480T69 524Q69 579 117 622T233 665Q268 665 277 664Q351 652 390 611T430 522Q430 470 396 421T302 350L299 348Q299 347 308 345T337 336T375 315Q457 262 457 175Q457 96 395 37T238 -22Q158 -22 100 21T42 130Q42 158 60 175T105 193Q133 193 151 175T169 130Q169 119 166 110T159 94T148 82T136 74T126 70T118 67L114 66Q165 21 238 21Q293 21 321 74Q338 107 338 175V195Q338 290 274 322Q259 328 213 329L171 330L168 332Q166 335 166 348Q166 366 174 366Q202 366 232 371Q266 376 294 413T322 525V533Q322 590 287 612Q265 626 240 626Q208 626 181 615T143 592T132 580H135Q138 579 143 578T153 573T165 566T175 555T183 540T186 520Q186 498 172 481T127 463Z" style="stroke-width:3;"></path></g></g></g>',1),Y=[U],$=n(" bit memory discussed in class is accessed during five consecutive clock cycles. The table below shows the values of the two-bit address, one-bit write enable, and three-bit data-in signals during each access."),X=t("th",null,null,-1),z=t("th",null,"A[1:0]",-1),K=t("th",null,"WE",-1),tt={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},et={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.357ex"},xmlns:"http://www.w3.org/2000/svg",width:"3.573ex",height:"1.902ex",role:"img",focusable:"false",viewBox:"0 -683 1579.2 840.8"},at=s('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="msub"><g data-mml-node="mi"><path data-c="1D437" d="M287 628Q287 635 230 637Q207 637 200 638T193 647Q193 655 197 667T204 682Q206 683 403 683Q570 682 590 682T630 676Q702 659 752 597T803 431Q803 275 696 151T444 3L430 1L236 0H125H72Q48 0 41 2T33 11Q33 13 36 25Q40 41 44 43T67 46Q94 46 127 49Q141 52 146 61Q149 65 218 339T287 628ZM703 469Q703 507 692 537T666 584T629 613T590 629T555 636Q553 636 541 636T512 636T479 637H436Q392 637 386 627Q384 623 313 339T242 52Q242 48 253 48T330 47Q335 47 349 47T373 46Q499 46 581 128Q617 164 640 212T683 339T703 469Z" style="stroke-width:3;"></path></g><g data-mml-node="TeXAtom" transform="translate(861,-150) scale(0.707)" data-mjx-texclass="ORD"><g data-mml-node="mi"><path data-c="1D456" d="M184 600Q184 624 203 642T247 661Q265 661 277 649T290 619Q290 596 270 577T226 557Q211 557 198 567T184 600ZM21 287Q21 295 30 318T54 369T98 420T158 442Q197 442 223 419T250 357Q250 340 236 301T196 196T154 83Q149 61 149 51Q149 26 166 26Q175 26 185 29T208 43T235 78T260 137Q263 149 265 151T282 153Q302 153 302 143Q302 135 293 112T268 61T223 11T161 -11Q129 -11 102 10T74 74Q74 91 79 106T122 220Q160 321 166 341T173 380Q173 404 156 404H154Q124 404 99 371T61 287Q60 286 59 284T58 281T56 279T53 278T49 278T41 278H27Q21 284 21 287Z" style="stroke-width:3;"></path></g><g data-mml-node="mi" transform="translate(345,0)"><path data-c="1D45B" d="M21 287Q22 293 24 303T36 341T56 388T89 425T135 442Q171 442 195 424T225 390T231 369Q231 367 232 367L243 378Q304 442 382 442Q436 442 469 415T503 336T465 179T427 52Q427 26 444 26Q450 26 453 27Q482 32 505 65T540 145Q542 153 560 153Q580 153 580 145Q580 144 576 130Q568 101 554 73T508 17T439 -10Q392 -10 371 17T350 73Q350 92 386 193T423 345Q423 404 379 404H374Q288 404 229 303L222 291L189 157Q156 26 151 16Q138 -11 108 -11Q95 -11 87 -5T76 7T74 17Q74 30 112 180T152 343Q153 348 153 366Q153 405 129 405Q91 405 66 305Q60 285 60 284Q58 278 41 278H27Q21 284 21 287Z" style="stroke-width:3;"></path></g></g></g></g></g>',1),st=[at],nt=n("[2:0]"),lt=t("tbody",null,[t("tr",null,[t("td",null,"cycle 1"),t("td",null,"0 1"),t("td",null,"1"),t("td",null,"1 0 1")]),t("tr",null,[t("td",null,"cycle 2"),t("td",null,"1 1"),t("td",null,"0"),t("td",null,"1 1 0")]),t("tr",null,[t("td",null,"cycle 3"),t("td",null,"1 0"),t("td",null,"1"),t("td",null,"0 1 0")]),t("tr",null,[t("td",null,"cycle 4"),t("td",null,"0 1"),t("td",null,"1"),t("td",null,"0 1 1")]),t("tr",null,[t("td",null,"cycle 5"),t("td",null,"1 1"),t("td",null,"0"),t("td",null,"1 0 1")]),t("tr",null,[t("td",null,"cycle 6"),t("td",null,"0 0"),t("td",null,"1"),t("td",null,"1 1 1")]),t("tr",null,[t("td",null,"cycle 7"),t("td",null,"1 1"),t("td",null,"1"),t("td",null,"1 1 1")]),t("tr",null,[t("td",null,"cycle 8"),t("td",null,"1 1"),t("td",null,"0"),t("td",null,"0 1 0")])],-1),ot=s('<p>Your job: Fill in the value stored in each memory cell and the three data-out lines just before the end of the eighth cycle. Assume initially that all 12 memory cells store the value 1. In the figure below, each question mark (?) indicates a value that you need to fill in.</p><p><img src="'+r+'" alt=""></p><h2 id="t9" tabindex="-1">T9 <a class="header-anchor" href="#t9" aria-hidden="true">#</a></h2><p>Shown below is a byte-addressible memory consisting of eight locations, and its associated MAR and MDR. Both MAR and MDR consist of flip-flops that are latched at the start of each clock cycle based on the values on their corresponding input lines. A memory read is initiated every cycle, and the data is available by <strong>the end</strong> of that cycle.</p><p><img src="'+i+'" alt=""></p><p>Just before the start of cycle 1, MAR contains 000, MDR contains 00011001, and the contents of each memory location is as shown.</p><table><thead><tr><th>Memory Location</th><th>Value</th></tr></thead><tbody><tr><td>x0</td><td>00110000</td></tr><tr><td>x1</td><td>11110001</td></tr><tr><td>x2</td><td>10000011</td></tr><tr><td>x3</td><td>00010101</td></tr><tr><td>x4</td><td>11000110</td></tr><tr><td>x5</td><td>10101011</td></tr><tr><td>x6</td><td>00111001</td></tr><tr><td>x7</td><td>01100010</td></tr></tbody></table><p>(a). What do MAR and MDR contain just <strong>before</strong> the end of cycle 1?</p><p>(b). What does MDR contain just before the end of cycle 4?</p><h2 id="t10" tabindex="-1">T10 <a class="header-anchor" href="#t10" aria-hidden="true">#</a></h2><p>In this problem we perform five successive accesses to memory. The following table shows for each access whether it is a read (load) or write (store), and the contents of the MAR and MDR at the completion of the access. Some entries are not shown. Note that we have shortened the addressability to 5 bits, rather than the 16 bits that we are used to in the LC-3, in order to decrease the excess writing you would have to do.</p><p><img src="'+d+'" alt=""></p><p>The following three tables show the contents of memory locations x4000 to x4004 before the first access, after the third access, and after the fifth access. Again, not all entries are shown. We have added an unusual constraint to this problem in order to get one correct answer. The MDR can <strong>ONLY</strong> be loaded from memory as a result of a load (read) access.</p><p><img src="'+h+'" alt=""></p><p>Your job: Fill in the missing entries <strong>in all four tables</strong>.</p><p>Hint: As you know, writes to memory require MAR to be loaded with the memory address and MDR to loaded with the data to be written (stored). The data in the MDR must come from a previous read (load).</p><h2 id="t11" tabindex="-1">T11 <a class="header-anchor" href="#t11" aria-hidden="true">#</a></h2><p>Suppose a 32-bit instruction takes the following format:</p><table><thead><tr><th>OPCODE</th><th>DR</th><th>SR1</th><th>SR2</th><th>UNUSED</th></tr></thead></table><p>If there are 225 opcodes and 120 registers,</p><p>(a). What is the minimum number of bits required to represent the OPCODE? (b). What is the minimum number of bits required to represent the destination register (DR)? (c). What is the maximum number of UNUSED bits in the instruction encoding?</p><h2 id="t12" tabindex="-1">T12 <a class="header-anchor" href="#t12" aria-hidden="true">#</a></h2>',22),rt=n("(a). If a machine cycle is 2 nanoseconds (i.e., "),it={class:"MathJax",jax:"SVG",style:{direction:"ltr"}},dt={style:{overflow:"visible","min-height":"1px","min-width":"1px","vertical-align":"-0.05ex"},xmlns:"http://www.w3.org/2000/svg",width:"8.392ex",height:"2.005ex",role:"img",focusable:"false",viewBox:"0 -864 3709.1 886"},ht=s('<g stroke="currentColor" fill="currentColor" stroke-width="0" transform="scale(1,-1)"><g data-mml-node="math"><g data-mml-node="mn"><path data-c="32" d="M109 429Q82 429 66 447T50 491Q50 562 103 614T235 666Q326 666 387 610T449 465Q449 422 429 383T381 315T301 241Q265 210 201 149L142 93L218 92Q375 92 385 97Q392 99 409 186V189H449V186Q448 183 436 95T421 3V0H50V19V31Q50 38 56 46T86 81Q115 113 136 137Q145 147 170 174T204 211T233 244T261 278T284 308T305 340T320 369T333 401T340 431T343 464Q343 527 309 573T212 619Q179 619 154 602T119 569T109 550Q109 549 114 549Q132 549 151 535T170 489Q170 464 154 447T109 429Z" style="stroke-width:3;"></path></g><g data-mml-node="mo" transform="translate(722.2,0)"><path data-c="D7" d="M630 29Q630 9 609 9Q604 9 587 25T493 118L389 222L284 117Q178 13 175 11Q171 9 168 9Q160 9 154 15T147 29Q147 36 161 51T255 146L359 250L255 354Q174 435 161 449T147 471Q147 480 153 485T168 490Q173 490 175 489Q178 487 284 383L389 278L493 382Q570 459 587 475T609 491Q630 491 630 471Q630 464 620 453T522 355L418 250L522 145Q606 61 618 48T630 29Z" style="stroke-width:3;"></path></g><g data-mml-node="msup" transform="translate(1722.4,0)"><g data-mml-node="mn"><path data-c="31" d="M213 578L200 573Q186 568 160 563T102 556H83V602H102Q149 604 189 617T245 641T273 663Q275 666 285 666Q294 666 302 660V361L303 61Q310 54 315 52T339 48T401 46H427V0H416Q395 3 257 3Q121 3 100 0H88V46H114Q136 46 152 46T177 47T193 50T201 52T207 57T213 61V578Z" style="stroke-width:3;"></path><path data-c="30" d="M96 585Q152 666 249 666Q297 666 345 640T423 548Q460 465 460 320Q460 165 417 83Q397 41 362 16T301 -15T250 -22Q224 -22 198 -16T137 16T82 83Q39 165 39 320Q39 494 96 585ZM321 597Q291 629 250 629Q208 629 178 597Q153 571 145 525T137 333Q137 175 145 125T181 46Q209 16 250 16Q290 16 318 46Q347 76 354 130T362 333Q362 478 354 524T321 597Z" transform="translate(500,0)" style="stroke-width:3;"></path></g><g data-mml-node="TeXAtom" transform="translate(1033,393.1) scale(0.707)" data-mjx-texclass="ORD"><g data-mml-node="mo"><path data-c="2212" d="M84 237T84 250T98 270H679Q694 262 694 250T679 230H98Q84 237 84 250Z" style="stroke-width:3;"></path></g><g data-mml-node="mn" transform="translate(778,0)"><path data-c="39" d="M352 287Q304 211 232 211Q154 211 104 270T44 396Q42 412 42 436V444Q42 537 111 606Q171 666 243 666Q245 666 249 666T257 665H261Q273 665 286 663T323 651T370 619T413 560Q456 472 456 334Q456 194 396 97Q361 41 312 10T208 -22Q147 -22 108 7T68 93T121 149Q143 149 158 135T173 96Q173 78 164 65T148 49T135 44L131 43Q131 41 138 37T164 27T206 22H212Q272 22 313 86Q352 142 352 280V287ZM244 248Q292 248 321 297T351 430Q351 508 343 542Q341 552 337 562T323 588T293 615T246 625Q208 625 181 598Q160 576 154 546T147 441Q147 358 152 329T172 282Q197 248 244 248Z" style="stroke-width:3;"></path></g></g></g></g></g>',1),ct=[ht],Tt=n(" seconds), how many machine cycles occur each second? (b). If the computer requires on the average eight cycles to process each instruction, and the computer processes instructions one at a time from beginning to end, how many instructions can the computer process in 1 second? (c). Preview of future courses: In today's microprocessors, many features are added to increase the number of instructions processed each second. One such feature is the computer\u2019s equivalent of an assembly line. Each phase of the instruction cycle is implemented as one or more separate pieces of logic. Each step in the processing of an instruction picks up where the previous step left off in the previous machine cycle. Using this feature, an instruction can be fetched from memory every machine cycle and handed off at the end of the machine cycle to the decoder, which performs the decoding function during the next machine cycle while the next instruction is being fetched. Ergo, the assembly line. Assuming instructions are located at sequential addresses in memory, and nothing breaks the sequential flow, how many instructions can the microprocessor execute each second if the assembly line is present? (The assembly line is called a pipeline, which you will encounter in your advanced courses. There are many reasons why the assembly line cannot operate at its maximum rate, a topic you will consider at length in some of these courses.)"),Qt=t("h2",{id:"t13",tabindex:"-1"},[n("T13 "),t("a",{class:"header-anchor",href:"#t13","aria-hidden":"true"},"#")],-1),mt=t("p",null,"State the phases of the instruction cycle, and briefly describe what operations occur in each phase.",-1);function gt(pt,ut,_t,ft,yt,xt){return e(),a("div",null,[T,t("table",null,[t("thead",null,[t("tr",null,[t("th",Q,[t("mjx-container",m,[(e(),a("svg",g,u))])]),t("th",_,[t("mjx-container",f,[(e(),a("svg",y,w))])]),t("th",b,[t("mjx-container",v,[(e(),a("svg",V,M))])]),t("th",k,[t("mjx-container",A,[(e(),a("svg",D,C))])]),t("th",S,[t("mjx-container",R,[(e(),a("svg",I,P))])]),t("th",j,[t("mjx-container",B,[(e(),a("svg",E,J))])])])]),O]),q,t("p",null,[G,t("mjx-container",W,[(e(),a("svg",F,Y))]),$]),t("table",null,[t("thead",null,[t("tr",null,[X,z,K,t("th",null,[t("mjx-container",tt,[(e(),a("svg",et,st))]),nt])])]),lt]),ot,t("p",null,[rt,t("mjx-container",it,[(e(),a("svg",dt,ct))]),Tt]),Qt,mt])}const vt=l(c,[["render",gt]]);export{bt as __pageData,vt as default};
