'GCBASIC/GCGB Chip Data File
'Chip: 18F27Q10
'Main Format last revised:   14/07/2017
'Header Format last revised: 22/05/2021

[ChipData]
';All items in the ChipData section are available to user programs as constants
';The constants have the prefix of Chip: See the examples below

'This constant is exposed as ChipWORDS
Prog=65536

'This constant is exposed as ChipEEPROM
EEPROM=1024

'This constant is exposed as ChipRAM
RAM=3359

'This constant is exposed as ChipIO
I/O=25

'This constant is exposed as ChipADC
ADC=24

'These constants are the valid ADC constants
ADCConstants=AN{A..G}{0..7} USAGE:ANA0..ANG7

'This constant is exposed as ChipMhz
MaxMHz=64

'This constant is exposed with only the first parameter (if more than one)
IntOsc=64, 48, 32, 24, 16, 12, 8, 4, 2, 1, 0.5, 0.25, 0.125

'31kSupport is exposed as Chip31Kconfig, Chip31Kregister, Chip31KValue
31kSupport=LFINTOSC,OSCCON1,80

'This constant is exposed as ChipPins
Pins=28

'This constant is exposed as ChipFamily
Family=16

'This constant is exposed as ChipSubFamily
SubFamily=16100

'This constant is exposed as ChipMemorylock
MemoryLock=NVMCON2

'This constant is exposed as ChipPSP
PSP=0

'This constant is exposed as ChipUSART
USART=2

'This constant is exposed as ChipMaxAddress
MaxAddress=4095

';Microcontroller specific configuration Constants used in specific libraries, compiler or user programs
';This section of constants is specific to a microcontroller, so the constants may not be present for all microcontrollers

'ChipPWMTimerVariant constant is used in pwmh and provides information for the timer register used for PWM
PWMTimerVariant=2

'ChipStacks constant can be used in user programs and provides the available stack depth
Stacks=31

'ChipUserIDAddress constant is used in user programs and provides the User ID address
UserIDAddress=2097152

'ChipUserIDLength constant is used in user programs to provide the length of the UserID (in words)
UserIDLength=128

'ChipSectorRAMAddress constant is used in user programs to provide the value to Sector RAM Address
SectorRAMAddress=3328

'ChipSectorRAMAddressSize constant is used in user programs to provide the size of the Sector RAM
SectorRAMAddressSize=256

'WriteFlashBlocksize constant is used in user programs that write to flash memory in bytes
WriteFlashBlockSize=128

'EraseFlashBlockSize constant is used in user programs that write to flash memory in bytes
EraseFlashBlockSize=128

'ChipSelfWrite constant is used within the compiler to indicate the chip is self write capable
SelfWrite=1

[Interrupts]
'For specific details of the interrupts see the microcontroller datasheet
'The first parameter is the Great Cow BASIC identifier used in user code to expose the specific interrupt
ADCReady:ADIE,ADIF
ADThreshold:ADTIE,ADTIF
CCP1:CCP1IE,CCP1IF
CCP2:CCP2IE,CCP2IF
CRCComplete:CRCIE,CRCIF
CWG1ShutDown:CWG1IE,CWG1IF
ClockSwitchComplete:CSWIE,CSWIF
Comp1Change:C1IE,C1IF
Comp2Change:C2IE,C2IF
ComplementaryGenerator:CWGIE,CWGIF
ExtInt0:INT0IE,INT0IF
ExtInt1:INT1IE,INT1IF
ExtInt2:INT2IE,INT2IF
LogicCell1Event:CLC1IE,CLC1IF
LogicCell2Event:CLC2IE,CLC2IF
LogicCell3Event:CLC3IE,CLC3IF
LogicCell4Event:CLC4IE,CLC4IF
LogicCell5Event:CLC5IE,CLC5IF
LogicCell6Event:CLC6IE,CLC6IF
LogicCell7Event:CLC7IE,CLC7IF
LogicCell8Event:CLC8IE,CLC8IF
NVMComplete:NVMIE,NVMIF
OscillatorFail:OSCFIE,OSCFIF
PORTABChange:IOCIE,IOCIF
PortChange:IOCIE,IOCIF
SSP1Collision:BCLIE,BCLIF
SSP1Ready:SSPIE,SSPIF
SSP2Collision:BCL2IE,BCL2IF
SSP2Ready:SSP2IE,SSP2IF
ScanComplete:SCANIE,SCANIF
Timer0Overflow:TMR0IE,TMR0IF
Timer1Gate:TMR1GIE,TMR1GIF
Timer1Overflow:TMR1IE,TMR1IF
Timer2Match:TMR2IE,TMR2IF
Timer3Gate:TMR3GIE,TMR3GIF
Timer3Overflow:TMR3IE,TMR3IF
Timer4Match:TMR4IE,TMR4IF
Timer5Gate:TMR5GIE,TMR5GIF
Timer5Overflow:TMR5IE,TMR5IF
Timer6Match:TMR6IE,TMR6IF
UsartRX1Ready:RCIE,RCIF
UsartRX2Ready:RC2IE,RC2IF
UsartTX1Ready:TXIE,TXIF
UsartTX2Ready:TX2IE,TX2IF
VoltageFail:HLVDIE,HLVDIF
ZeroCrossDetect:ZCDIE,ZCDIF

[Registers]
'For specific details of the registers see the microcontroller datasheet
'The first parameter is the Great Cow BASIC register name used in user code to expose the specific register
CLCIN0PPS,3615
CLCIN1PPS,3616
CLCIN2PPS,3617
CLCIN3PPS,3618
CLCIN4PPS,3619
CLCIN5PPS,3620
CLCIN6PPS,3621
CLCIN7PPS,3622
CLC1CON,3623
CLC1POL,3624
CLC1SEL0,3625
CLC1SEL1,3626
CLC1SEL2,3627
CLC1SEL3,3628
CLC1GLS0,3629
CLC1GLS1,3630
CLC1GLS2,3631
CLC1GLS3,3632
CLC2CON,3633
CLC2POL,3634
CLC2SEL0,3635
CLC2SEL1,3636
CLC2SEL2,3637
CLC2SEL3,3638
CLC2GLS0,3639
CLC2GLS1,3640
CLC2GLS2,3641
CLC2GLS3,3642
CLC3CON,3643
CLC3POL,3644
CLC3SEL0,3645
CLC3SEL1,3646
CLC3SEL2,3647
CLC3SEL3,3648
CLC3GLS0,3649
CLC3GLS1,3650
CLC3GLS2,3651
CLC3GLS3,3652
CLC4CON,3653
CLC4POL,3654
CLC4SEL0,3655
CLC4SEL1,3656
CLC4SEL2,3657
CLC4SEL3,3658
CLC4GLS0,3659
CLC4GLS1,3660
CLC4GLS2,3661
CLC4GLS3,3662
CLC5CON,3663
CLC5POL,3664
CLC5SEL0,3665
CLC5SEL1,3666
CLC5SEL2,3667
CLC5SEL3,3668
CLC5GLS0,3669
CLC5GLS1,3670
CLC5GLS2,3671
CLC5GLS3,3672
CLC6CON,3673
CLC6POL,3674
CLC6SEL0,3675
CLC6SEL1,3676
CLC6SEL2,3677
CLC6SEL3,3678
CLC6GLS0,3679
CLC6GLS1,3680
CLC6GLS2,3681
CLC6GLS3,3682
CLC7CON,3683
CLC7POL,3684
CLC7SEL0,3685
CLC7SEL1,3686
CLC7SEL2,3687
CLC7SEL3,3688
CLC7GLS0,3689
CLC7GLS1,3690
CLC7GLS2,3691
CLC7GLS3,3692
CLC8CON,3693
CLC8POL,3694
CLC8SEL0,3695
CLC8SEL1,3696
CLC8SEL2,3697
CLC8SEL3,3698
CLC8GLS0,3699
CLC8GLS1,3700
CLC8GLS2,3701
CLC8GLS3,3702
CLCDATA,3703
RX2PPS,3720
RXDT2PPS,3720
CK2PPS,3721
TX2PPS,3721
TXCK2PPS,3721
SSP2CLKPPS,3722
SSP2DATPPS,3723
SSP2SSPPS,3724
SSP2BUF,3725
SSP2ADD,3726
SSP2MSK,3727
SSP2STAT,3728
SSP2CON1,3729
SSP2CON2,3730
SSP2CON3,3731
RC2REG,3732
RCREG2,3732
TX2REG,3733
TXREG2,3733
SP2BRG,3734
SP2BRGL,3734
SPBRG2,3734
SP2BRGH,3735
SPBRGH2,3735
RC2STA,3736
RCSTA2,3736
TX2STA,3737
TXSTA2,3737
BAUD2CON,3738
BAUDCON2,3738
BAUDCTL2,3738
PPSLOCK,3739
INT0PPS,3740
INT1PPS,3741
INT2PPS,3742
T0CKIPPS,3743
T1CKIPPS,3744
T1GPPS,3745
T3CKIPPS,3746
T3GPPS,3747
T5CKIPPS,3748
T5GPPS,3749
T2INPPS,3750
T4INPPS,3751
T6INPPS,3752
ADACTPPS,3753
CCP1PPS,3754
CCP2PPS,3755
CWG1INPPS,3756
CWG1PPS,3756
CWGINPPS,3756
CWGPPS,3756
MDCARLPPS,3757
MDCARHPPS,3758
MDSRCPPS,3759
RX1PPS,3760
RXDT1PPS,3760
RXPPS,3760
CK1PPS,3761
CKPPS,3761
TX1PPS,3761
TXCK1PPS,3761
TXPPS,3761
SSP1CLKPPS,3762
SSPCLKPPS,3762
SSP1DATPPS,3763
SSPDATPPS,3763
SSP1SSPPS,3764
SSPSSPPS,3764
IPR0,3765
IPR1,3766
IPR2,3767
IPR3,3768
IPR4,3769
IPR5,3770
IPR6,3771
IPR7,3772
PIE0,3773
PIE1,3774
PIE2,3775
PIE3,3776
PIE4,3777
PIE5,3778
PIE6,3779
PIE7,3780
PIR0,3781
PIR1,3782
PIR2,3783
PIR3,3784
PIR4,3785
PIR5,3786
PIR6,3787
PIR7,3788
WDTCON0,3789
WDTCON1,3790
WDTPSL,3791
WDTPSH,3792
WDTTMR,3793
CPUDOZE,3794
OSCCON1,3795
OSCCON2,3796
OSCCON3,3797
OSCSTAT,3798
OSCSTAT1,3798
OSCEN,3799
OSCTUNE,3800
OSCFREQ,3801
OSCFRQ,3801
VREGCON,3802
BORCON,3803
PMD0,3804
PMD1,3805
PMD2,3806
PMD3,3807
PMD4,3808
PMD5,3809
RA0PPS,3810
RA1PPS,3811
RA2PPS,3812
RA3PPS,3813
RA4PPS,3814
RA5PPS,3815
RA6PPS,3816
RA7PPS,3817
RB0PPS,3818
RB1PPS,3819
RB2PPS,3820
RB3PPS,3821
RB4PPS,3822
RB5PPS,3823
RB6PPS,3824
RB7PPS,3825
RC0PPS,3826
RC1PPS,3827
RC2PPS,3828
RC3PPS,3829
RC4PPS,3830
RC5PPS,3831
RC6PPS,3832
RC7PPS,3833
IOCAF,3845
IOCAN,3846
IOCAP,3847
INLVLA,3848
SLRCONA,3849
ODCONA,3850
WPUA,3851
ANSELA,3852
IOCBF,3853
IOCBN,3854
IOCBP,3855
INLVLB,3856
SLRCONB,3857
ODCONB,3858
WPUB,3859
ANSELB,3860
IOCCF,3861
IOCCN,3862
IOCCP,3863
INLVLC,3864
SLRCONC,3865
ODCONC,3866
WPUC,3867
ANSELC,3868
IOCEF,3874
IOCEN,3875
IOCEP,3876
INLVLE,3877
WPUE,3880
HLVDCON0,3882
HLVDCON1,3883
FVRCON,3884
ZCDCON,3885
DAC1CON0,3886
DAC1CON1,3887
CM2CON0,3888
CM2CON1,3889
CM2NCH,3890
CM2PCH,3891
CM1CON0,3892
CM1CON1,3893
CM1NCH,3894
CM1PCH,3895
CMOUT,3896
CLKRCON,3897
CLKRCLK,3898
CWG1CLK,3899
CWG1CLKCON,3899
CWG1ISM,3900
CWG1DBR,3901
CWG1DBF,3902
CWG1CON0,3903
CWG1CON1,3904
CWG1AS0,3905
CWG1AS1,3906
CWG1STR,3907
SCANLADR,3908
SCANLADRL,3908
SCANLADRH,3909
SCANLADRU,3910
SCANHADR,3911
SCANHADRL,3911
SCANHADRH,3912
SCANHADRU,3913
SCANCON0,3914
SCANTRIG,3915
MDCON0,3916
MDCON1,3917
MDSRC,3918
MDCARL,3919
MDCARH,3920
ADACT,3921
ADCLK,3922
ADREF,3923
ADCON1,3924
ADCON2,3925
ADCON3,3926
ADACQ,3927
ADCAP,3928
ADPRE,3929
ADPCH,3930
ADCON0,3931
ADPREV,3932
ADPREVL,3932
ADPREVH,3933
ADRES,3934
ADRESL,3934
ADRESH,3935
ADSTAT,3936
ADRPT,3937
ADCNT,3938
ADSTPT,3939
ADSTPTL,3939
ADSTPTH,3940
ADLTH,3941
ADLTHL,3941
ADLTHH,3942
ADUTH,3943
ADUTHL,3943
ADUTHH,3944
ADERR,3945
ADERRL,3945
ADERRH,3946
ADACC,3947
ADACCL,3947
ADACCH,3948
ADFLTR,3949
ADFLTRL,3949
ADFLTRH,3950
CRCDATA,3951
CRCDATL,3951
CRCDATH,3952
CRCACC,3953
CRCACCL,3953
CRCACCH,3954
CRCSHFT,3955
CRCSHIFTL,3955
CRCSHIFTH,3956
CRCXOR,3957
CRCXORL,3957
CRCXORH,3958
CRCCON0,3959
CRCCON1,3960
NVMADR,3961
NVMADRL,3961
NVMADRH,3962
NVMADRU,3963
NVMDAT,3964
NVMDATL,3964
NVMDATH,3965
NVMCON0,3967
NVMCON1,3968
NVMCON2,3969
LATA,3970
LATB,3971
LATC,3972
DDRA,3975
TRISA,3975
DDRB,3976
TRISB,3976
DDRC,3977
TRISC,3977
PORTA,3980
PORTB,3981
PORTC,3982
PORTE,3984
SSP1BUF,3985
SSP1ADD,3986
SSP1MSK,3987
SSP1STAT,3988
SSP1CON1,3989
SSP1CON2,3990
SSP1CON3,3991
RC1REG,3992
RCREG,3992
RCREG1,3992
TX1REG,3993
TXREG,3993
TXREG1,3993
SP1BRG,3994
SP1BRGL,3994
SPBRG,3994
SPBRG1,3994
SPBRGL,3994
SP1BRGH,3995
SPBRGH,3995
SPBRGH1,3995
RC1STA,3996
RCSTA,3996
RCSTA1,3996
TX1STA,3997
TXSTA,3997
TXSTA1,3997
BAUD1CON,3998
BAUDCON,3998
BAUDCON1,3998
BAUDCTL,3998
BAUDCTL1,3998
PWM4DC,3999
PWM4DCL,3999
PWM4DCH,4000
PWM4CON,4001
PWM3DC,4002
PWM3DCL,4002
PWM3DCH,4003
PWM3CON,4004
CCPR2,4005
CCPR2L,4005
CCPR2H,4006
CCP2CON,4007
CCP2CAP,4008
CCPR1,4009
CCPR1L,4009
CCPR1H,4010
CCP1CON,4011
CCP1CAP,4012
CCPTMRS,4013
T6TMR,4014
TMR6,4014
PR6,4015
T6PR,4015
T6CON,4016
T6HLT,4017
T6CLK,4018
T6CLKCON,4018
T6RST,4019
T4TMR,4020
TMR4,4020
PR4,4021
T4PR,4021
T4CON,4022
T4HLT,4023
T4CLK,4024
T4CLKCON,4024
T4RST,4025
T2TMR,4026
TMR2,4026
PR2,4027
T2PR,4027
T2CON,4028
T2HLT,4029
T2CLK,4030
T2CLKCON,4030
T2RST,4031
TMR5,4032
TMR5L,4032
TMR5H,4033
T5CON,4034
PR5,4035
T5GCON,4035
T5GATE,4036
TMR5GATE,4036
T5CLK,4037
TMR5CLK,4037
TMR3,4038
TMR3L,4038
TMR3H,4039
T3CON,4040
PR3,4041
T3GCON,4041
T3GATE,4042
TMR3GATE,4042
T3CLK,4043
TMR3CLK,4043
TMR1,4044
TMR1L,4044
TMR1H,4045
T1CON,4046
PR1,4047
T1GCON,4047
T1GATE,4048
TMR1GATE,4048
T1CLK,4049
TMR1CLK,4049
TMR0,4050
TMR0L,4050
PR0,4051
TMR0H,4051
T0CON0,4052
T0CON1,4053
PCON1,4054
PCON0,4055
STATUS,4056
FSR2L,4057
FSR2H,4058
PLUSW2,4059
PREINC2,4060
POSTDEC2,4061
POSTINC2,4062
INDF2,4063
BSR,4064
FSR1L,4065
FSR1H,4066
PLUSW1,4067
PREINC1,4068
POSTDEC1,4069
POSTINC1,4070
INDF1,4071
WREG,4072
FSR0L,4073
FSR0H,4074
PLUSW0,4075
PREINC0,4076
POSTDEC0,4077
POSTINC0,4078
INDF0,4079
INTCON,4082
PROD,4083
PRODL,4083
PRODH,4084
TABLAT,4085
TBLPTR,4086
TBLPTRL,4086
TBLPTRH,4087
TBLPTRU,4088
PC,4089
PCL,4089
PCLATH,4090
PCLATU,4091
STKPTR,4092
TOS,4093
TOSL,4093
TOSH,4094
TOSU,4095

[Bits]
'For details of the bits (relative to a register in terms of registerbits) see the microcontroller datasheet
'The first parameter is the Great Cow BASIC bit name used in user code to expose the specific registerbit
CLCIN1PPS0,CLCIN1PPS,0
CLCIN1PPS1,CLCIN1PPS,1
CLCIN1PPS2,CLCIN1PPS,2
CLCIN1PPS3,CLCIN1PPS,3
CLCIN1PPS4,CLCIN1PPS,4
D2S0,CLC1SEL1,0
D2S1,CLC1SEL1,1
D2S2,CLC1SEL1,2
D2S3,CLC1SEL1,3
D2S4,CLC1SEL1,4
D2S5,CLC1SEL1,5
D2S6,CLC1SEL1,6
D2S7,CLC1SEL1,7
LC1D2S0,CLC1SEL1,0
LC1D2S1,CLC1SEL1,1
LC1D2S2,CLC1SEL1,2
LC1D2S3,CLC1SEL1,3
LC1D2S4,CLC1SEL1,4
LC1D2S5,CLC1SEL1,5
LC1D2S6,CLC1SEL1,6
LC1D2S7,CLC1SEL1,7
G2D1N,CLC1GLS1,0
G2D1T,CLC1GLS1,1
G2D2N,CLC1GLS1,2
G2D2T,CLC1GLS1,3
G2D3N,CLC1GLS1,4
G2D3T,CLC1GLS1,5
G2D4N,CLC1GLS1,6
G2D4T,CLC1GLS1,7
LC1G2D1N,CLC1GLS1,0
LC1G2D1T,CLC1GLS1,1
LC1G2D2N,CLC1GLS1,2
LC1G2D2T,CLC1GLS1,3
LC1G2D3N,CLC1GLS1,4
LC1G2D3T,CLC1GLS1,5
LC1G2D4N,CLC1GLS1,6
LC1G2D4T,CLC1GLS1,7
INTN_CLC1CON,CLC1CON,3
INTP_CLC1CON,CLC1CON,4
OUT_CLC1CON,CLC1CON,5
EN,CLC1CON,7
MODE0,CLC1CON,0
MODE1,CLC1CON,1
MODE2,CLC1CON,2
LC1INTN,CLC1CON,3
LC1INTP,CLC1CON,4
LC1OUT,CLC1CON,5
LC1EN,CLC1CON,7
LC1MODE0,CLC1CON,0
LC1MODE1,CLC1CON,1
LC1MODE2,CLC1CON,2
G1POL,CLC1POL,0
G2POL,CLC1POL,1
G3POL,CLC1POL,2
G4POL,CLC1POL,3
POL_CLC1POL,CLC1POL,7
LC1G1POL,CLC1POL,0
LC1G2POL,CLC1POL,1
LC1G3POL,CLC1POL,2
LC1G4POL,CLC1POL,3
LC1POL,CLC1POL,7
D1S0,CLC1SEL0,0
D1S1,CLC1SEL0,1
D1S2,CLC1SEL0,2
D1S3,CLC1SEL0,3
D1S4,CLC1SEL0,4
D1S5,CLC1SEL0,5
D1S6,CLC1SEL0,6
D1S7,CLC1SEL0,7
LC1D1S0,CLC1SEL0,0
LC1D1S1,CLC1SEL0,1
LC1D1S2,CLC1SEL0,2
LC1D1S3,CLC1SEL0,3
LC1D1S4,CLC1SEL0,4
LC1D1S5,CLC1SEL0,5
LC1D1S6,CLC1SEL0,6
LC1D1S7,CLC1SEL0,7
D3S0,CLC1SEL2,0
D3S1,CLC1SEL2,1
D3S2,CLC1SEL2,2
D3S3,CLC1SEL2,3
D3S4,CLC1SEL2,4
D3S5,CLC1SEL2,5
D3S6,CLC1SEL2,6
D3S7,CLC1SEL2,7
LC1D3S0,CLC1SEL2,0
LC1D3S1,CLC1SEL2,1
LC1D3S2,CLC1SEL2,2
LC1D3S3,CLC1SEL2,3
LC1D3S4,CLC1SEL2,4
LC1D3S5,CLC1SEL2,5
LC1D3S6,CLC1SEL2,6
LC1D3S7,CLC1SEL2,7
D4S0,CLC1SEL3,0
D4S1,CLC1SEL3,1
D4S2,CLC1SEL3,2
D4S3,CLC1SEL3,3
D4S4,CLC1SEL3,4
D4S5,CLC1SEL3,5
D4S6,CLC1SEL3,6
D4S7,CLC1SEL3,7
LC1D4S0,CLC1SEL3,0
LC1D4S1,CLC1SEL3,1
LC1D4S2,CLC1SEL3,2
LC1D4S3,CLC1SEL3,3
LC1D4S4,CLC1SEL3,4
LC1D4S5,CLC1SEL3,5
LC1D4S6,CLC1SEL3,6
LC1D4S7,CLC1SEL3,7
G1D1N,CLC1GLS0,0
G1D1T,CLC1GLS0,1
G1D2N,CLC1GLS0,2
G1D2T,CLC1GLS0,3
G1D3N,CLC1GLS0,4
G1D3T,CLC1GLS0,5
G1D4N,CLC1GLS0,6
G1D4T,CLC1GLS0,7
LC1G1D1N,CLC1GLS0,0
LC1G1D1T,CLC1GLS0,1
LC1G1D2N,CLC1GLS0,2
LC1G1D2T,CLC1GLS0,3
LC1G1D3N,CLC1GLS0,4
LC1G1D3T,CLC1GLS0,5
LC1G1D4N,CLC1GLS0,6
LC1G1D4T,CLC1GLS0,7
G3D1N,CLC1GLS2,0
G3D1T,CLC1GLS2,1
G3D2N,CLC1GLS2,2
G3D2T,CLC1GLS2,3
G3D3N,CLC1GLS2,4
G3D3T,CLC1GLS2,5
G3D4N,CLC1GLS2,6
G3D4T,CLC1GLS2,7
LC1G3D1N,CLC1GLS2,0
LC1G3D1T,CLC1GLS2,1
LC1G3D2N,CLC1GLS2,2
LC1G3D2T,CLC1GLS2,3
LC1G3D3N,CLC1GLS2,4
LC1G3D3T,CLC1GLS2,5
LC1G3D4N,CLC1GLS2,6
LC1G3D4T,CLC1GLS2,7
G4D1N,CLC1GLS3,0
G4D1T,CLC1GLS3,1
G4D2N,CLC1GLS3,2
G4D2T,CLC1GLS3,3
G4D3N,CLC1GLS3,4
G4D3T,CLC1GLS3,5
G4D4N,CLC1GLS3,6
G4D4T,CLC1GLS3,7
LC1G4D1N,CLC1GLS3,0
LC1G4D1T,CLC1GLS3,1
LC1G4D2N,CLC1GLS3,2
LC1G4D2T,CLC1GLS3,3
LC1G4D3N,CLC1GLS3,4
LC1G4D3T,CLC1GLS3,5
LC1G4D4N,CLC1GLS3,6
LC1G4D4T,CLC1GLS3,7
CLC3SEL1_D2S0,CLC3SEL1,0
CLC3SEL1_D2S1,CLC3SEL1,1
CLC3SEL1_D2S2,CLC3SEL1,2
CLC3SEL1_D2S3,CLC3SEL1,3
CLC3SEL1_D2S4,CLC3SEL1,4
CLC3SEL1_D2S5,CLC3SEL1,5
CLC3SEL1_D2S6,CLC3SEL1,6
CLC3SEL1_D2S7,CLC3SEL1,7
LC3D2S0,CLC3SEL1,0
LC3D2S1,CLC3SEL1,1
LC3D2S2,CLC3SEL1,2
LC3D2S3,CLC3SEL1,3
LC3D2S4,CLC3SEL1,4
LC3D2S5,CLC3SEL1,5
LC3D2S6,CLC3SEL1,6
LC3D2S7,CLC3SEL1,7
CLC3GLS1_G2D1N,CLC3GLS1,0
CLC3GLS1_G2D1T,CLC3GLS1,1
CLC3GLS1_G2D2N,CLC3GLS1,2
CLC3GLS1_G2D2T,CLC3GLS1,3
CLC3GLS1_G2D3N,CLC3GLS1,4
CLC3GLS1_G2D3T,CLC3GLS1,5
CLC3GLS1_G2D4N,CLC3GLS1,6
CLC3GLS1_G2D4T,CLC3GLS1,7
LC3G2D1N,CLC3GLS1,0
LC3G2D1T,CLC3GLS1,1
LC3G2D2N,CLC3GLS1,2
LC3G2D2T,CLC3GLS1,3
LC3G2D3N,CLC3GLS1,4
LC3G2D3T,CLC3GLS1,5
LC3G2D4N,CLC3GLS1,6
LC3G2D4T,CLC3GLS1,7
CLC4SEL1_D2S0,CLC4SEL1,0
CLC4SEL1_D2S1,CLC4SEL1,1
CLC4SEL1_D2S2,CLC4SEL1,2
CLC4SEL1_D2S3,CLC4SEL1,3
CLC4SEL1_D2S4,CLC4SEL1,4
CLC4SEL1_D2S5,CLC4SEL1,5
CLC4SEL1_D2S6,CLC4SEL1,6
CLC4SEL1_D2S7,CLC4SEL1,7
LC4D2S0,CLC4SEL1,0
LC4D2S1,CLC4SEL1,1
LC4D2S2,CLC4SEL1,2
LC4D2S3,CLC4SEL1,3
LC4D2S4,CLC4SEL1,4
LC4D2S5,CLC4SEL1,5
LC4D2S6,CLC4SEL1,6
LC4D2S7,CLC4SEL1,7
CLC4GLS1_G2D1N,CLC4GLS1,0
CLC4GLS1_G2D1T,CLC4GLS1,1
CLC4GLS1_G2D2N,CLC4GLS1,2
CLC4GLS1_G2D2T,CLC4GLS1,3
CLC4GLS1_G2D3N,CLC4GLS1,4
CLC4GLS1_G2D3T,CLC4GLS1,5
CLC4GLS1_G2D4N,CLC4GLS1,6
CLC4GLS1_G2D4T,CLC4GLS1,7
LC4G2D1N,CLC4GLS1,0
LC4G2D1T,CLC4GLS1,1
LC4G2D2N,CLC4GLS1,2
LC4G2D2T,CLC4GLS1,3
LC4G2D3N,CLC4GLS1,4
LC4G2D3T,CLC4GLS1,5
LC4G2D4N,CLC4GLS1,6
LC4G2D4T,CLC4GLS1,7
CLC5SEL1_D2S0,CLC5SEL1,0
CLC5SEL1_D2S1,CLC5SEL1,1
CLC5SEL1_D2S2,CLC5SEL1,2
CLC5SEL1_D2S3,CLC5SEL1,3
CLC5SEL1_D2S4,CLC5SEL1,4
CLC5SEL1_D2S5,CLC5SEL1,5
CLC5SEL1_D2S6,CLC5SEL1,6
CLC5SEL1_D2S7,CLC5SEL1,7
LC5D2S0,CLC5SEL1,0
LC5D2S1,CLC5SEL1,1
LC5D2S2,CLC5SEL1,2
LC5D2S3,CLC5SEL1,3
LC5D2S4,CLC5SEL1,4
LC5D2S5,CLC5SEL1,5
LC5D2S6,CLC5SEL1,6
LC5D2S7,CLC5SEL1,7
CLC5GLS1_G2D1N,CLC5GLS1,0
CLC5GLS1_G2D1T,CLC5GLS1,1
CLC5GLS1_G2D2N,CLC5GLS1,2
CLC5GLS1_G2D2T,CLC5GLS1,3
CLC5GLS1_G2D3N,CLC5GLS1,4
CLC5GLS1_G2D3T,CLC5GLS1,5
CLC5GLS1_G2D4N,CLC5GLS1,6
CLC5GLS1_G2D4T,CLC5GLS1,7
LC5G2D1N,CLC5GLS1,0
LC5G2D1T,CLC5GLS1,1
LC5G2D2N,CLC5GLS1,2
LC5G2D2T,CLC5GLS1,3
LC5G2D3N,CLC5GLS1,4
LC5G2D3T,CLC5GLS1,5
LC5G2D4N,CLC5GLS1,6
LC5G2D4T,CLC5GLS1,7
CLC6SEL1_D2S0,CLC6SEL1,0
CLC6SEL1_D2S1,CLC6SEL1,1
CLC6SEL1_D2S2,CLC6SEL1,2
CLC6SEL1_D2S3,CLC6SEL1,3
CLC6SEL1_D2S4,CLC6SEL1,4
CLC6SEL1_D2S5,CLC6SEL1,5
CLC6SEL1_D2S6,CLC6SEL1,6
CLC6SEL1_D2S7,CLC6SEL1,7
LC6D2S0,CLC6SEL1,0
LC6D2S1,CLC6SEL1,1
LC6D2S2,CLC6SEL1,2
LC6D2S3,CLC6SEL1,3
LC6D2S4,CLC6SEL1,4
LC6D2S5,CLC6SEL1,5
LC6D2S6,CLC6SEL1,6
LC6D2S7,CLC6SEL1,7
CLC6GLS1_G2D1N,CLC6GLS1,0
CLC6GLS1_G2D1T,CLC6GLS1,1
CLC6GLS1_G2D2N,CLC6GLS1,2
CLC6GLS1_G2D2T,CLC6GLS1,3
CLC6GLS1_G2D3N,CLC6GLS1,4
CLC6GLS1_G2D3T,CLC6GLS1,5
CLC6GLS1_G2D4N,CLC6GLS1,6
CLC6GLS1_G2D4T,CLC6GLS1,7
LC6G2D1N,CLC6GLS1,0
LC6G2D1T,CLC6GLS1,1
LC6G2D2N,CLC6GLS1,2
LC6G2D2T,CLC6GLS1,3
LC6G2D3N,CLC6GLS1,4
LC6G2D3T,CLC6GLS1,5
LC6G2D4N,CLC6GLS1,6
LC6G2D4T,CLC6GLS1,7
CLC7SEL1_D2S0,CLC7SEL1,0
CLC7SEL1_D2S1,CLC7SEL1,1
CLC7SEL1_D2S2,CLC7SEL1,2
CLC7SEL1_D2S3,CLC7SEL1,3
CLC7SEL1_D2S4,CLC7SEL1,4
CLC7SEL1_D2S5,CLC7SEL1,5
CLC7SEL1_D2S6,CLC7SEL1,6
CLC7SEL1_D2S7,CLC7SEL1,7
LC7D2S0,CLC7SEL1,0
LC7D2S1,CLC7SEL1,1
LC7D2S2,CLC7SEL1,2
LC7D2S3,CLC7SEL1,3
LC7D2S4,CLC7SEL1,4
LC7D2S5,CLC7SEL1,5
LC7D2S6,CLC7SEL1,6
LC7D2S7,CLC7SEL1,7
CLC7GLS1_G2D1N,CLC7GLS1,0
CLC7GLS1_G2D1T,CLC7GLS1,1
CLC7GLS1_G2D2N,CLC7GLS1,2
CLC7GLS1_G2D2T,CLC7GLS1,3
CLC7GLS1_G2D3N,CLC7GLS1,4
CLC7GLS1_G2D3T,CLC7GLS1,5
CLC7GLS1_G2D4N,CLC7GLS1,6
CLC7GLS1_G2D4T,CLC7GLS1,7
LC7G2D1N,CLC7GLS1,0
LC7G2D1T,CLC7GLS1,1
LC7G2D2N,CLC7GLS1,2
LC7G2D2T,CLC7GLS1,3
LC7G2D3N,CLC7GLS1,4
LC7G2D3T,CLC7GLS1,5
LC7G2D4N,CLC7GLS1,6
LC7G2D4T,CLC7GLS1,7
CLC8SEL1_D2S0,CLC8SEL1,0
CLC8SEL1_D2S1,CLC8SEL1,1
CLC8SEL1_D2S2,CLC8SEL1,2
CLC8SEL1_D2S3,CLC8SEL1,3
CLC8SEL1_D2S4,CLC8SEL1,4
CLC8SEL1_D2S5,CLC8SEL1,5
CLC8SEL1_D2S6,CLC8SEL1,6
CLC8SEL1_D2S7,CLC8SEL1,7
LC8D2S0,CLC8SEL1,0
LC8D2S1,CLC8SEL1,1
LC8D2S2,CLC8SEL1,2
LC8D2S3,CLC8SEL1,3
LC8D2S4,CLC8SEL1,4
LC8D2S5,CLC8SEL1,5
LC8D2S6,CLC8SEL1,6
LC8D2S7,CLC8SEL1,7
CLC8GLS1_G2D1N,CLC8GLS1,0
CLC8GLS1_G2D1T,CLC8GLS1,1
CLC8GLS1_G2D2N,CLC8GLS1,2
CLC8GLS1_G2D2T,CLC8GLS1,3
CLC8GLS1_G2D3N,CLC8GLS1,4
CLC8GLS1_G2D3T,CLC8GLS1,5
CLC8GLS1_G2D4N,CLC8GLS1,6
CLC8GLS1_G2D4T,CLC8GLS1,7
LC8G2D1N,CLC8GLS1,0
LC8G2D1T,CLC8GLS1,1
LC8G2D2N,CLC8GLS1,2
LC8G2D2T,CLC8GLS1,3
LC8G2D3N,CLC8GLS1,4
LC8G2D3T,CLC8GLS1,5
LC8G2D4N,CLC8GLS1,6
LC8G2D4T,CLC8GLS1,7
RXPPS0,RX1PPS,0
RXPPS1,RX1PPS,1
RXPPS2,RX1PPS,2
RXPPS3,RX1PPS,3
RXPPS4,RX1PPS,4
RXDT1PPS_RXPPS0,RXDT1PPS,0
RXDT1PPS_RXPPS1,RXDT1PPS,1
RXDT1PPS_RXPPS2,RXDT1PPS,2
RXDT1PPS_RXPPS3,RXDT1PPS,3
RXDT1PPS_RXPPS4,RXDT1PPS,4
TXPPS0,CK1PPS,0
TXPPS1,CK1PPS,1
TXPPS2,CK1PPS,2
TXPPS3,CK1PPS,3
TXPPS4,CK1PPS,4
TXCK1PPS_TXPPS0,TXCK1PPS,0
TXCK1PPS_TXPPS1,TXCK1PPS,1
TXCK1PPS_TXPPS2,TXCK1PPS,2
TXCK1PPS_TXPPS3,TXCK1PPS,3
TXCK1PPS_TXPPS4,TXCK1PPS,4
TX1PPS_TXPPS0,TX1PPS,0
TX1PPS_TXPPS1,TX1PPS,1
TX1PPS_TXPPS2,TX1PPS,2
TX1PPS_TXPPS3,TX1PPS,3
TX1PPS_TXPPS4,TX1PPS,4
SSPCLKPPS0,SSP1CLKPPS,0
SSPCLKPPS1,SSP1CLKPPS,1
SSPCLKPPS2,SSP1CLKPPS,2
SSPCLKPPS3,SSP1CLKPPS,3
SSPCLKPPS4,SSP1CLKPPS,4
SSP1CLKPPS0,SSP1CLKPPS,0
SSP1CLKPPS1,SSP1CLKPPS,1
SSP1CLKPPS2,SSP1CLKPPS,2
SSP1CLKPPS3,SSP1CLKPPS,3
SSP1CLKPPS4,SSP1CLKPPS,4
SSPDATPPS0,SSP1DATPPS,0
SSPDATPPS1,SSP1DATPPS,1
SSPDATPPS2,SSP1DATPPS,2
SSPDATPPS3,SSP1DATPPS,3
SSPDATPPS4,SSP1DATPPS,4
SSP1DATPPS0,SSP1DATPPS,0
SSP1DATPPS1,SSP1DATPPS,1
SSP1DATPPS2,SSP1DATPPS,2
SSP1DATPPS3,SSP1DATPPS,3
SSP1DATPPS4,SSP1DATPPS,4
SSPSSPPS0,SSP1SSPPS,0
SSPSSPPS1,SSP1SSPPS,1
SSPSSPPS2,SSP1SSPPS,2
SSPSSPPS3,SSP1SSPPS,3
SSPSSPPS4,SSP1SSPPS,4
SSP1SSPPS0,SSP1SSPPS,0
SSP1SSPPS1,SSP1SSPPS,1
SSP1SSPPS2,SSP1SSPPS,2
SSP1SSPPS3,SSP1SSPPS,3
SSP1SSPPS4,SSP1SSPPS,4
MSK0,SSP1MSK,0
MSK1,SSP1MSK,1
MSK2,SSP1MSK,2
MSK3,SSP1MSK,3
MSK4,SSP1MSK,4
MSK5,SSP1MSK,5
MSK6,SSP1MSK,6
MSK7,SSP1MSK,7
BF,SSP1STAT,0
UA,SSP1STAT,1
R_NOT_W,SSP1STAT,2
S,SSP1STAT,3
P,SSP1STAT,4
D_NOT_A,SSP1STAT,5
CKE,SSP1STAT,6
SMP,SSP1STAT,7
R_W,SSP1STAT,2
D_A,SSP1STAT,5
NOT_W,SSP1STAT,2
NOT_A,SSP1STAT,5
NOT_WRITE,SSP1STAT,2
NOT_ADDRESS,SSP1STAT,5
READ_WRITE,SSP1STAT,2
DATA_ADDRESS,SSP1STAT,5
I2C_READ,SSP1STAT,2
I2C_START,SSP1STAT,3
I2C_STOP,SSP1STAT,4
I2C_DAT,SSP1STAT,5
CKP,SSP1CON1,4
SSPEN,SSP1CON1,5
SSPOV,SSP1CON1,6
WCOL,SSP1CON1,7
SSPM0,SSP1CON1,0
SSPM1,SSP1CON1,1
SSPM2,SSP1CON1,2
SSPM3,SSP1CON1,3
SEN_SSP1CON2,SSP1CON2,0
RSEN,SSP1CON2,1
PEN,SSP1CON2,2
RCEN,SSP1CON2,3
ACKEN,SSP1CON2,4
ACKDT,SSP1CON2,5
ACKSTAT,SSP1CON2,6
GCEN,SSP1CON2,7
ADMSK1,SSP1CON2,1
ADMSK2,SSP1CON2,2
ADMSK3,SSP1CON2,3
ADMSK4,SSP1CON2,4
ADMSK5,SSP1CON2,5
DHEN,SSP1CON3,0
AHEN,SSP1CON3,1
SBCDE,SSP1CON3,2
SDAHT,SSP1CON3,3
BOEN,SSP1CON3,4
SCIE,SSP1CON3,5
PCIE,SSP1CON3,6
ACKTIM,SSP1CON3,7
RX9D,RC1STA,0
OERR,RC1STA,1
FERR,RC1STA,2
ADDEN,RC1STA,3
CREN,RC1STA,4
SREN,RC1STA,5
RX9,RC1STA,6
SPEN,RC1STA,7
RCSTA1_RX9D,RCSTA1,0
RCSTA1_OERR,RCSTA1,1
RCSTA1_FERR,RCSTA1,2
RCSTA1_ADDEN,RCSTA1,3
RCSTA1_CREN,RCSTA1,4
RCSTA1_SREN,RCSTA1,5
RCSTA1_RX9,RCSTA1,6
RCSTA1_SPEN,RCSTA1,7
TX9D,TX1STA,0
TRMT,TX1STA,1
BRGH,TX1STA,2
SENDB,TX1STA,3
SYNC_TX1STA,TX1STA,4
TXEN,TX1STA,5
TX9,TX1STA,6
CSRC,TX1STA,7
TXSTA1_TX9D,TXSTA1,0
TXSTA1_TRMT,TXSTA1,1
TXSTA1_BRGH,TXSTA1,2
TXSTA1_SENDB,TXSTA1,3
SYNC_TXSTA1,TXSTA1,4
TXSTA1_TXEN,TXSTA1,5
TXSTA1_TX9,TXSTA1,6
TXSTA1_CSRC,TXSTA1,7
ABDEN,BAUD1CON,0
WUE,BAUD1CON,1
BRG16,BAUD1CON,3
SCKP,BAUD1CON,4
RCIDL,BAUD1CON,6
ABDOVF,BAUD1CON,7
BAUDCON1_ABDEN,BAUDCON1,0
BAUDCON1_WUE,BAUDCON1,1
BAUDCON1_BRG16,BAUDCON1,3
BAUDCON1_SCKP,BAUDCON1,4
BAUDCON1_RCIDL,BAUDCON1,6
BAUDCON1_ABDOVF,BAUDCON1,7
BAUDCTL1_ABDEN,BAUDCTL1,0
BAUDCTL1_WUE,BAUDCTL1,1
BAUDCTL1_BRG16,BAUDCTL1,3
BAUDCTL1_SCKP,BAUDCTL1,4
BAUDCTL1_RCIDL,BAUDCTL1,6
BAUDCTL1_ABDOVF,BAUDCTL1,7
PORT,INT1PPS,3
INT1PPS0,INT1PPS,0
INT1PPS1,INT1PPS,1
INT1PPS2,INT1PPS,2
INT1PPS3,INT1PPS,3
T1CKIPPS0,T1CKIPPS,0
T1CKIPPS1,T1CKIPPS,1
T1CKIPPS2,T1CKIPPS,2
T1CKIPPS3,T1CKIPPS,3
T1CKIPPS4,T1CKIPPS,4
T1GPPS0,T1GPPS,0
T1GPPS1,T1GPPS,1
T1GPPS2,T1GPPS,2
T1GPPS3,T1GPPS,3
T1GPPS4,T1GPPS,4
CCP1PPS0,CCP1PPS,0
CCP1PPS1,CCP1PPS,1
CCP1PPS2,CCP1PPS,2
CCP1PPS3,CCP1PPS,3
CCP1PPS4,CCP1PPS,4
ADIP,IPR1,0
ADTIP,IPR1,1
CSWIP,IPR1,6
OSCFIP,IPR1,7
ADIE,PIE1,0
ADTIE,PIE1,1
CSWIE,PIE1,6
OSCFIE,PIE1,7
ADIF,PIR1,0
ADTIF,PIR1,1
CSWIF,PIR1,6
OSCFIF,PIR1,7
NDIV0,OSCCON1,0
NDIV1,OSCCON1,1
NDIV2,OSCCON1,2
NDIV3,OSCCON1,3
NOSC0,OSCCON1,4
NOSC1,OSCCON1,5
NOSC2,OSCCON1,6
TMR0MD,PMD1,0
TMR1MD,PMD1,1
TMR2MD,PMD1,2
TMR3MD,PMD1,3
TMR4MD,PMD1,4
TMR5MD,PMD1,5
TMR6MD,PMD1,6
RA1PPS0,RA1PPS,0
RA1PPS1,RA1PPS,1
RA1PPS2,RA1PPS,2
RA1PPS3,RA1PPS,3
RA1PPS4,RA1PPS,4
RB1PPS0,RB1PPS,0
RB1PPS1,RB1PPS,1
RB1PPS2,RB1PPS,2
RB1PPS3,RB1PPS,3
RB1PPS4,RB1PPS,4
RC1PPS0,RC1PPS,0
RC1PPS1,RC1PPS,1
RC1PPS2,RC1PPS,2
RC1PPS3,RC1PPS,3
RC1PPS4,RC1PPS,4
SYNC_CM1CON0,CM1CON0,0
HYS,CM1CON0,1
POL_CM1CON0,CM1CON0,4
OUT_CM1CON0,CM1CON0,6
CM1CON0_EN,CM1CON0,7
C1SYNC,CM1CON0,0
C1HYS,CM1CON0,1
C1POL,CM1CON0,4
C1OUT,CM1CON0,6
C1EN,CM1CON0,7
INTN_CM1CON1,CM1CON1,0
INTP_CM1CON1,CM1CON1,1
C1INTN,CM1CON1,0
C1INTP,CM1CON1,1
NCH0,CM1NCH,0
NCH1,CM1NCH,1
NCH2,CM1NCH,2
C1NCH0,CM1NCH,0
C1NCH1,CM1NCH,1
C1NCH2,CM1NCH,2
PCH0,CM1PCH,0
PCH1,CM1PCH,1
PCH2,CM1PCH,2
C1PCH0,CM1PCH,0
C1PCH1,CM1PCH,1
C1PCH2,CM1PCH,2
ADDSEN,ADCON1,0
ADGPOL,ADCON1,5
ADIPEN,ADCON1,6
ADPPOL,ADCON1,7
FMT,CCP1CON,4
OUT_CCP1CON,CCP1CON,5
CCP1CON_EN,CCP1CON,7
CCP1CON_MODE0,CCP1CON,0
CCP1CON_MODE1,CCP1CON,1
CCP1CON_MODE2,CCP1CON,2
MODE3,CCP1CON,3
CCP1FMT,CCP1CON,4
CCP1OUT,CCP1CON,5
CCP1EN,CCP1CON,7
CCP1MODE0,CCP1CON,0
CCP1MODE1,CCP1CON,1
CCP1MODE2,CCP1CON,2
CCP1MODE3,CCP1CON,3
CTS0,CCP1CAP,0
CTS1,CCP1CAP,1
CCP1CTS0,CCP1CAP,0
CCP1CTS1,CCP1CAP,1
ON_T1CON,T1CON,0
RD16,T1CON,1
NOT_SYNC,T1CON,2
TMR1ON,T1CON,0
T1RD16,T1CON,1
NOT_T1SYNC,T1CON,2
T1CKPS0,T1CON,4
T1CKPS1,T1CON,5
CKPS0,T1CON,4
CKPS1,T1CON,5
T1CS0,T1CLK,0
T1CS1,T1CLK,1
T1CS2,T1CLK,2
T1CS3,T1CLK,3
CS0,T1CLK,0
CS1,T1CLK,1
CS2,T1CLK,2
CS3,T1CLK,3
TMR1L0,TMR1L,0
TMR1L1,TMR1L,1
TMR1L2,TMR1L,2
TMR1L3,TMR1L,3
TMR1L4,TMR1L,4
TMR1L5,TMR1L,5
TMR1L6,TMR1L,6
TMR1L7,TMR1L,7
TMR10,TMR1L,0
TMR11,TMR1L,1
TMR12,TMR1L,2
TMR13,TMR1L,3
TMR14,TMR1L,4
TMR15,TMR1L,5
TMR16,TMR1L,6
TMR17,TMR1L,7
TMR1H0,TMR1H,0
TMR1H1,TMR1H,1
TMR1H2,TMR1H,2
TMR1H3,TMR1H,3
TMR1H4,TMR1H,4
TMR1H5,TMR1H,5
TMR1H6,TMR1H,6
TMR1H7,TMR1H,7
TMR18,TMR1H,0
TMR19,TMR1H,1
TMR110,TMR1H,2
TMR111,TMR1H,3
TMR112,TMR1H,4
TMR113,TMR1H,5
TMR114,TMR1H,6
TMR115,TMR1H,7
GVAL,PR1,2
GGO_NOT_DONE,PR1,3
GSPM,PR1,4
GTM,PR1,5
GPOL,PR1,6
GE,PR1,7
T1GVAL,PR1,2
T1GGO_NOT_DONE,PR1,3
T1GSPM,PR1,4
T1GTM,PR1,5
T1GPOL,PR1,6
T1GE,PR1,7
T1GGO,PR1,3
T1GCON_GVAL,T1GCON,2
T1GCON_GGO_NOT_DONE,T1GCON,3
T1GCON_GSPM,T1GCON,4
T1GCON_GTM,T1GCON,5
T1GCON_GPOL,T1GCON,6
T1GCON_GE,T1GCON,7
T1GCON_T1GVAL,T1GCON,2
T1GCON_T1GGO_NOT_DONE,T1GCON,3
T1GCON_T1GSPM,T1GCON,4
T1GCON_T1GTM,T1GCON,5
T1GCON_T1GPOL,T1GCON,6
T1GCON_T1GE,T1GCON,7
T1GCON_T1GGO,T1GCON,3
GSS0,T1GATE,0
GSS1,T1GATE,1
GSS2,T1GATE,2
GSS3,T1GATE,3
T1GSS0,T1GATE,0
T1GSS1,T1GATE,1
T1GSS2,T1GATE,2
T1GSS3,T1GATE,3
TMR1GATE_GSS0,TMR1GATE,0
TMR1GATE_GSS1,TMR1GATE,1
TMR1GATE_GSS2,TMR1GATE,2
TMR1GATE_GSS3,TMR1GATE,3
TMR1GATE_T1GSS0,TMR1GATE,0
TMR1GATE_T1GSS1,TMR1GATE,1
TMR1GATE_T1GSS2,TMR1GATE,2
TMR1GATE_T1GSS3,TMR1GATE,3
TMR1CLK_T1CS0,TMR1CLK,0
TMR1CLK_T1CS1,TMR1CLK,1
TMR1CLK_T1CS2,TMR1CLK,2
TMR1CLK_T1CS3,TMR1CLK,3
TMR1CLK_CS0,TMR1CLK,0
TMR1CLK_CS1,TMR1CLK,1
TMR1CLK_CS2,TMR1CLK,2
TMR1CLK_CS3,TMR1CLK,3
CLCIN0PPS0,CLCIN0PPS,0
CLCIN0PPS1,CLCIN0PPS,1
CLCIN0PPS2,CLCIN0PPS,2
CLCIN0PPS3,CLCIN0PPS,3
CLCIN0PPS4,CLCIN0PPS,4
CLCIN2PPS0,CLCIN2PPS,0
CLCIN2PPS1,CLCIN2PPS,1
CLCIN2PPS2,CLCIN2PPS,2
CLCIN2PPS3,CLCIN2PPS,3
CLCIN2PPS4,CLCIN2PPS,4
CLCIN3PPS0,CLCIN3PPS,0
CLCIN3PPS1,CLCIN3PPS,1
CLCIN3PPS2,CLCIN3PPS,2
CLCIN3PPS3,CLCIN3PPS,3
CLCIN3PPS4,CLCIN3PPS,4
CLCIN4PPS0,CLCIN4PPS,0
CLCIN4PPS1,CLCIN4PPS,1
CLCIN4PPS2,CLCIN4PPS,2
CLCIN4PPS3,CLCIN4PPS,3
CLCIN4PPS4,CLCIN4PPS,4
CLCIN5PPS0,CLCIN5PPS,0
CLCIN5PPS1,CLCIN5PPS,1
CLCIN5PPS2,CLCIN5PPS,2
CLCIN5PPS3,CLCIN5PPS,3
CLCIN5PPS4,CLCIN5PPS,4
CLCIN6PPS0,CLCIN6PPS,0
CLCIN6PPS1,CLCIN6PPS,1
CLCIN6PPS2,CLCIN6PPS,2
CLCIN6PPS3,CLCIN6PPS,3
CLCIN6PPS4,CLCIN6PPS,4
CLCIN7PPS0,CLCIN7PPS,0
CLCIN7PPS1,CLCIN7PPS,1
CLCIN7PPS2,CLCIN7PPS,2
CLCIN7PPS3,CLCIN7PPS,3
CLCIN7PPS4,CLCIN7PPS,4
INTN_CLC2CON,CLC2CON,3
INTP_CLC2CON,CLC2CON,4
OUT_CLC2CON,CLC2CON,5
CLC2CON_EN,CLC2CON,7
CLC2CON_MODE0,CLC2CON,0
CLC2CON_MODE1,CLC2CON,1
CLC2CON_MODE2,CLC2CON,2
LC2INTN,CLC2CON,3
LC2INTP,CLC2CON,4
LC2OUT,CLC2CON,5
LC2EN,CLC2CON,7
LC2MODE0,CLC2CON,0
LC2MODE1,CLC2CON,1
LC2MODE2,CLC2CON,2
CLC2POL_G1POL,CLC2POL,0
CLC2POL_G2POL,CLC2POL,1
CLC2POL_G3POL,CLC2POL,2
CLC2POL_G4POL,CLC2POL,3
POL_CLC2POL,CLC2POL,7
LC2G1POL,CLC2POL,0
LC2G2POL,CLC2POL,1
LC2G3POL,CLC2POL,2
LC2G4POL,CLC2POL,3
LC2POL,CLC2POL,7
CLC2SEL0_D1S0,CLC2SEL0,0
CLC2SEL0_D1S1,CLC2SEL0,1
CLC2SEL0_D1S2,CLC2SEL0,2
CLC2SEL0_D1S3,CLC2SEL0,3
CLC2SEL0_D1S4,CLC2SEL0,4
CLC2SEL0_D1S5,CLC2SEL0,5
CLC2SEL0_D1S6,CLC2SEL0,6
CLC2SEL0_D1S7,CLC2SEL0,7
LC2D1S0,CLC2SEL0,0
LC2D1S1,CLC2SEL0,1
LC2D1S2,CLC2SEL0,2
LC2D1S3,CLC2SEL0,3
LC2D1S4,CLC2SEL0,4
LC2D1S5,CLC2SEL0,5
LC2D1S6,CLC2SEL0,6
LC2D1S7,CLC2SEL0,7
CLC2SEL1_D2S0,CLC2SEL1,0
CLC2SEL1_D2S1,CLC2SEL1,1
CLC2SEL1_D2S2,CLC2SEL1,2
CLC2SEL1_D2S3,CLC2SEL1,3
CLC2SEL1_D2S4,CLC2SEL1,4
CLC2SEL1_D2S5,CLC2SEL1,5
CLC2SEL1_D2S6,CLC2SEL1,6
CLC2SEL1_D2S7,CLC2SEL1,7
LC2D2S0,CLC2SEL1,0
LC2D2S1,CLC2SEL1,1
LC2D2S2,CLC2SEL1,2
LC2D2S3,CLC2SEL1,3
LC2D2S4,CLC2SEL1,4
LC2D2S5,CLC2SEL1,5
LC2D2S6,CLC2SEL1,6
LC2D2S7,CLC2SEL1,7
CLC2SEL2_D3S0,CLC2SEL2,0
CLC2SEL2_D3S1,CLC2SEL2,1
CLC2SEL2_D3S2,CLC2SEL2,2
CLC2SEL2_D3S3,CLC2SEL2,3
CLC2SEL2_D3S4,CLC2SEL2,4
CLC2SEL2_D3S5,CLC2SEL2,5
CLC2SEL2_D3S6,CLC2SEL2,6
CLC2SEL2_D3S7,CLC2SEL2,7
LC2D3S0,CLC2SEL2,0
LC2D3S1,CLC2SEL2,1
LC2D3S2,CLC2SEL2,2
LC2D3S3,CLC2SEL2,3
LC2D3S4,CLC2SEL2,4
LC2D3S5,CLC2SEL2,5
LC2D3S6,CLC2SEL2,6
LC2D3S7,CLC2SEL2,7
CLC2SEL3_D4S0,CLC2SEL3,0
CLC2SEL3_D4S1,CLC2SEL3,1
CLC2SEL3_D4S2,CLC2SEL3,2
CLC2SEL3_D4S3,CLC2SEL3,3
CLC2SEL3_D4S4,CLC2SEL3,4
CLC2SEL3_D4S5,CLC2SEL3,5
CLC2SEL3_D4S6,CLC2SEL3,6
CLC2SEL3_D4S7,CLC2SEL3,7
LC2D4S0,CLC2SEL3,0
LC2D4S1,CLC2SEL3,1
LC2D4S2,CLC2SEL3,2
LC2D4S3,CLC2SEL3,3
LC2D4S4,CLC2SEL3,4
LC2D4S5,CLC2SEL3,5
LC2D4S6,CLC2SEL3,6
LC2D4S7,CLC2SEL3,7
CLC2GLS0_G1D1N,CLC2GLS0,0
CLC2GLS0_G1D1T,CLC2GLS0,1
CLC2GLS0_G1D2N,CLC2GLS0,2
CLC2GLS0_G1D2T,CLC2GLS0,3
CLC2GLS0_G1D3N,CLC2GLS0,4
CLC2GLS0_G1D3T,CLC2GLS0,5
CLC2GLS0_G1D4N,CLC2GLS0,6
CLC2GLS0_G1D4T,CLC2GLS0,7
LC2G1D1N,CLC2GLS0,0
LC2G1D1T,CLC2GLS0,1
LC2G1D2N,CLC2GLS0,2
LC2G1D2T,CLC2GLS0,3
LC2G1D3N,CLC2GLS0,4
LC2G1D3T,CLC2GLS0,5
LC2G1D4N,CLC2GLS0,6
LC2G1D4T,CLC2GLS0,7
CLC2GLS1_G2D1N,CLC2GLS1,0
CLC2GLS1_G2D1T,CLC2GLS1,1
CLC2GLS1_G2D2N,CLC2GLS1,2
CLC2GLS1_G2D2T,CLC2GLS1,3
CLC2GLS1_G2D3N,CLC2GLS1,4
CLC2GLS1_G2D3T,CLC2GLS1,5
CLC2GLS1_G2D4N,CLC2GLS1,6
CLC2GLS1_G2D4T,CLC2GLS1,7
LC2G2D1N,CLC2GLS1,0
LC2G2D1T,CLC2GLS1,1
LC2G2D2N,CLC2GLS1,2
LC2G2D2T,CLC2GLS1,3
LC2G2D3N,CLC2GLS1,4
LC2G2D3T,CLC2GLS1,5
LC2G2D4N,CLC2GLS1,6
LC2G2D4T,CLC2GLS1,7
CLC2GLS2_G3D1N,CLC2GLS2,0
CLC2GLS2_G3D1T,CLC2GLS2,1
CLC2GLS2_G3D2N,CLC2GLS2,2
CLC2GLS2_G3D2T,CLC2GLS2,3
CLC2GLS2_G3D3N,CLC2GLS2,4
CLC2GLS2_G3D3T,CLC2GLS2,5
CLC2GLS2_G3D4N,CLC2GLS2,6
CLC2GLS2_G3D4T,CLC2GLS2,7
LC2G3D1N,CLC2GLS2,0
LC2G3D1T,CLC2GLS2,1
LC2G3D2N,CLC2GLS2,2
LC2G3D2T,CLC2GLS2,3
LC2G3D3N,CLC2GLS2,4
LC2G3D3T,CLC2GLS2,5
LC2G3D4N,CLC2GLS2,6
LC2G3D4T,CLC2GLS2,7
CLC2GLS3_G4D1N,CLC2GLS3,0
CLC2GLS3_G4D1T,CLC2GLS3,1
CLC2GLS3_G4D2N,CLC2GLS3,2
CLC2GLS3_G4D2T,CLC2GLS3,3
CLC2GLS3_G4D3N,CLC2GLS3,4
CLC2GLS3_G4D3T,CLC2GLS3,5
CLC2GLS3_G4D4N,CLC2GLS3,6
CLC2GLS3_G4D4T,CLC2GLS3,7
LC2G4D1N,CLC2GLS3,0
LC2G4D1T,CLC2GLS3,1
LC2G4D2N,CLC2GLS3,2
LC2G4D2T,CLC2GLS3,3
LC2G4D3N,CLC2GLS3,4
LC2G4D3T,CLC2GLS3,5
LC2G4D4N,CLC2GLS3,6
LC2G4D4T,CLC2GLS3,7
INTN_CLC3CON,CLC3CON,3
INTP_CLC3CON,CLC3CON,4
OUT_CLC3CON,CLC3CON,5
CLC3CON_EN,CLC3CON,7
CLC3CON_MODE0,CLC3CON,0
CLC3CON_MODE1,CLC3CON,1
CLC3CON_MODE2,CLC3CON,2
LC3INTN,CLC3CON,3
LC3INTP,CLC3CON,4
LC3OUT,CLC3CON,5
LC3EN,CLC3CON,7
LC3MODE0,CLC3CON,0
LC3MODE1,CLC3CON,1
LC3MODE2,CLC3CON,2
CLC3POL_G1POL,CLC3POL,0
CLC3POL_G2POL,CLC3POL,1
CLC3POL_G3POL,CLC3POL,2
CLC3POL_G4POL,CLC3POL,3
POL_CLC3POL,CLC3POL,7
LC3G1POL,CLC3POL,0
LC3G2POL,CLC3POL,1
LC3G3POL,CLC3POL,2
LC3G4POL,CLC3POL,3
LC3POL,CLC3POL,7
CLC3SEL0_D1S0,CLC3SEL0,0
CLC3SEL0_D1S1,CLC3SEL0,1
CLC3SEL0_D1S2,CLC3SEL0,2
CLC3SEL0_D1S3,CLC3SEL0,3
CLC3SEL0_D1S4,CLC3SEL0,4
CLC3SEL0_D1S5,CLC3SEL0,5
CLC3SEL0_D1S6,CLC3SEL0,6
CLC3SEL0_D1S7,CLC3SEL0,7
LC3D1S0,CLC3SEL0,0
LC3D1S1,CLC3SEL0,1
LC3D1S2,CLC3SEL0,2
LC3D1S3,CLC3SEL0,3
LC3D1S4,CLC3SEL0,4
LC3D1S5,CLC3SEL0,5
LC3D1S6,CLC3SEL0,6
LC3D1S7,CLC3SEL0,7
CLC3SEL2_D3S0,CLC3SEL2,0
CLC3SEL2_D3S1,CLC3SEL2,1
CLC3SEL2_D3S2,CLC3SEL2,2
CLC3SEL2_D3S3,CLC3SEL2,3
CLC3SEL2_D3S4,CLC3SEL2,4
CLC3SEL2_D3S5,CLC3SEL2,5
CLC3SEL2_D3S6,CLC3SEL2,6
CLC3SEL2_D3S7,CLC3SEL2,7
LC3D3S0,CLC3SEL2,0
LC3D3S1,CLC3SEL2,1
LC3D3S2,CLC3SEL2,2
LC3D3S3,CLC3SEL2,3
LC3D3S4,CLC3SEL2,4
LC3D3S5,CLC3SEL2,5
LC3D3S6,CLC3SEL2,6
LC3D3S7,CLC3SEL2,7
CLC3SEL3_D4S0,CLC3SEL3,0
CLC3SEL3_D4S1,CLC3SEL3,1
CLC3SEL3_D4S2,CLC3SEL3,2
CLC3SEL3_D4S3,CLC3SEL3,3
CLC3SEL3_D4S4,CLC3SEL3,4
CLC3SEL3_D4S5,CLC3SEL3,5
CLC3SEL3_D4S6,CLC3SEL3,6
CLC3SEL3_D4S7,CLC3SEL3,7
LC3D4S0,CLC3SEL3,0
LC3D4S1,CLC3SEL3,1
LC3D4S2,CLC3SEL3,2
LC3D4S3,CLC3SEL3,3
LC3D4S4,CLC3SEL3,4
LC3D4S5,CLC3SEL3,5
LC3D4S6,CLC3SEL3,6
LC3D4S7,CLC3SEL3,7
CLC3GLS0_G1D1N,CLC3GLS0,0
CLC3GLS0_G1D1T,CLC3GLS0,1
CLC3GLS0_G1D2N,CLC3GLS0,2
CLC3GLS0_G1D2T,CLC3GLS0,3
CLC3GLS0_G1D3N,CLC3GLS0,4
CLC3GLS0_G1D3T,CLC3GLS0,5
CLC3GLS0_G1D4N,CLC3GLS0,6
CLC3GLS0_G1D4T,CLC3GLS0,7
LC3G1D1N,CLC3GLS0,0
LC3G1D1T,CLC3GLS0,1
LC3G1D2N,CLC3GLS0,2
LC3G1D2T,CLC3GLS0,3
LC3G1D3N,CLC3GLS0,4
LC3G1D3T,CLC3GLS0,5
LC3G1D4N,CLC3GLS0,6
LC3G1D4T,CLC3GLS0,7
CLC3GLS2_G3D1N,CLC3GLS2,0
CLC3GLS2_G3D1T,CLC3GLS2,1
CLC3GLS2_G3D2N,CLC3GLS2,2
CLC3GLS2_G3D2T,CLC3GLS2,3
CLC3GLS2_G3D3N,CLC3GLS2,4
CLC3GLS2_G3D3T,CLC3GLS2,5
CLC3GLS2_G3D4N,CLC3GLS2,6
CLC3GLS2_G3D4T,CLC3GLS2,7
LC3G3D1N,CLC3GLS2,0
LC3G3D1T,CLC3GLS2,1
LC3G3D2N,CLC3GLS2,2
LC3G3D2T,CLC3GLS2,3
LC3G3D3N,CLC3GLS2,4
LC3G3D3T,CLC3GLS2,5
LC3G3D4N,CLC3GLS2,6
LC3G3D4T,CLC3GLS2,7
CLC3GLS3_G4D1N,CLC3GLS3,0
CLC3GLS3_G4D1T,CLC3GLS3,1
CLC3GLS3_G4D2N,CLC3GLS3,2
CLC3GLS3_G4D2T,CLC3GLS3,3
CLC3GLS3_G4D3N,CLC3GLS3,4
CLC3GLS3_G4D3T,CLC3GLS3,5
CLC3GLS3_G4D4N,CLC3GLS3,6
CLC3GLS3_G4D4T,CLC3GLS3,7
LC3G4D1N,CLC3GLS3,0
LC3G4D1T,CLC3GLS3,1
LC3G4D2N,CLC3GLS3,2
LC3G4D2T,CLC3GLS3,3
LC3G4D3N,CLC3GLS3,4
LC3G4D3T,CLC3GLS3,5
LC3G4D4N,CLC3GLS3,6
LC3G4D4T,CLC3GLS3,7
INTN_CLC4CON,CLC4CON,3
INTP_CLC4CON,CLC4CON,4
OUT_CLC4CON,CLC4CON,5
CLC4CON_EN,CLC4CON,7
CLC4CON_MODE0,CLC4CON,0
CLC4CON_MODE1,CLC4CON,1
CLC4CON_MODE2,CLC4CON,2
LC4INTN,CLC4CON,3
LC4INTP,CLC4CON,4
LC4OUT,CLC4CON,5
LC4EN,CLC4CON,7
LC4MODE0,CLC4CON,0
LC4MODE1,CLC4CON,1
LC4MODE2,CLC4CON,2
CLC4POL_G1POL,CLC4POL,0
CLC4POL_G2POL,CLC4POL,1
CLC4POL_G3POL,CLC4POL,2
CLC4POL_G4POL,CLC4POL,3
POL_CLC4POL,CLC4POL,7
LC4G1POL,CLC4POL,0
LC4G2POL,CLC4POL,1
LC4G3POL,CLC4POL,2
LC4G4POL,CLC4POL,3
LC4POL,CLC4POL,7
CLC4SEL0_D1S0,CLC4SEL0,0
CLC4SEL0_D1S1,CLC4SEL0,1
CLC4SEL0_D1S2,CLC4SEL0,2
CLC4SEL0_D1S3,CLC4SEL0,3
CLC4SEL0_D1S4,CLC4SEL0,4
CLC4SEL0_D1S5,CLC4SEL0,5
CLC4SEL0_D1S6,CLC4SEL0,6
CLC4SEL0_D1S7,CLC4SEL0,7
LC4D1S0,CLC4SEL0,0
LC4D1S1,CLC4SEL0,1
LC4D1S2,CLC4SEL0,2
LC4D1S3,CLC4SEL0,3
LC4D1S4,CLC4SEL0,4
LC4D1S5,CLC4SEL0,5
LC4D1S6,CLC4SEL0,6
LC4D1S7,CLC4SEL0,7
CLC4SEL2_D3S0,CLC4SEL2,0
CLC4SEL2_D3S1,CLC4SEL2,1
CLC4SEL2_D3S2,CLC4SEL2,2
CLC4SEL2_D3S3,CLC4SEL2,3
CLC4SEL2_D3S4,CLC4SEL2,4
CLC4SEL2_D3S5,CLC4SEL2,5
CLC4SEL2_D3S6,CLC4SEL2,6
CLC4SEL2_D3S7,CLC4SEL2,7
LC4D3S0,CLC4SEL2,0
LC4D3S1,CLC4SEL2,1
LC4D3S2,CLC4SEL2,2
LC4D3S3,CLC4SEL2,3
LC4D3S4,CLC4SEL2,4
LC4D3S5,CLC4SEL2,5
LC4D3S6,CLC4SEL2,6
LC4D3S7,CLC4SEL2,7
CLC4SEL3_D4S0,CLC4SEL3,0
CLC4SEL3_D4S1,CLC4SEL3,1
CLC4SEL3_D4S2,CLC4SEL3,2
CLC4SEL3_D4S3,CLC4SEL3,3
CLC4SEL3_D4S4,CLC4SEL3,4
CLC4SEL3_D4S5,CLC4SEL3,5
CLC4SEL3_D4S6,CLC4SEL3,6
CLC4SEL3_D4S7,CLC4SEL3,7
LC4D4S0,CLC4SEL3,0
LC4D4S1,CLC4SEL3,1
LC4D4S2,CLC4SEL3,2
LC4D4S3,CLC4SEL3,3
LC4D4S4,CLC4SEL3,4
LC4D4S5,CLC4SEL3,5
LC4D4S6,CLC4SEL3,6
LC4D4S7,CLC4SEL3,7
CLC4GLS0_G1D1N,CLC4GLS0,0
CLC4GLS0_G1D1T,CLC4GLS0,1
CLC4GLS0_G1D2N,CLC4GLS0,2
CLC4GLS0_G1D2T,CLC4GLS0,3
CLC4GLS0_G1D3N,CLC4GLS0,4
CLC4GLS0_G1D3T,CLC4GLS0,5
CLC4GLS0_G1D4N,CLC4GLS0,6
CLC4GLS0_G1D4T,CLC4GLS0,7
LC4G1D1N,CLC4GLS0,0
LC4G1D1T,CLC4GLS0,1
LC4G1D2N,CLC4GLS0,2
LC4G1D2T,CLC4GLS0,3
LC4G1D3N,CLC4GLS0,4
LC4G1D3T,CLC4GLS0,5
LC4G1D4N,CLC4GLS0,6
LC4G1D4T,CLC4GLS0,7
CLC4GLS2_G3D1N,CLC4GLS2,0
CLC4GLS2_G3D1T,CLC4GLS2,1
CLC4GLS2_G3D2N,CLC4GLS2,2
CLC4GLS2_G3D2T,CLC4GLS2,3
CLC4GLS2_G3D3N,CLC4GLS2,4
CLC4GLS2_G3D3T,CLC4GLS2,5
CLC4GLS2_G3D4N,CLC4GLS2,6
CLC4GLS2_G3D4T,CLC4GLS2,7
LC4G3D1N,CLC4GLS2,0
LC4G3D1T,CLC4GLS2,1
LC4G3D2N,CLC4GLS2,2
LC4G3D2T,CLC4GLS2,3
LC4G3D3N,CLC4GLS2,4
LC4G3D3T,CLC4GLS2,5
LC4G3D4N,CLC4GLS2,6
LC4G3D4T,CLC4GLS2,7
CLC4GLS3_G4D1N,CLC4GLS3,0
CLC4GLS3_G4D1T,CLC4GLS3,1
CLC4GLS3_G4D2N,CLC4GLS3,2
CLC4GLS3_G4D2T,CLC4GLS3,3
CLC4GLS3_G4D3N,CLC4GLS3,4
CLC4GLS3_G4D3T,CLC4GLS3,5
CLC4GLS3_G4D4N,CLC4GLS3,6
CLC4GLS3_G4D4T,CLC4GLS3,7
LC4G4D1N,CLC4GLS3,0
LC4G4D1T,CLC4GLS3,1
LC4G4D2N,CLC4GLS3,2
LC4G4D2T,CLC4GLS3,3
LC4G4D3N,CLC4GLS3,4
LC4G4D3T,CLC4GLS3,5
LC4G4D4N,CLC4GLS3,6
LC4G4D4T,CLC4GLS3,7
INTN_CLC5CON,CLC5CON,3
INTP_CLC5CON,CLC5CON,4
OUT_CLC5CON,CLC5CON,5
CLC5CON_EN,CLC5CON,7
CLC5CON_MODE0,CLC5CON,0
CLC5CON_MODE1,CLC5CON,1
CLC5CON_MODE2,CLC5CON,2
LC5INTN,CLC5CON,3
LC5INTP,CLC5CON,4
LC5OUT,CLC5CON,5
LC5EN,CLC5CON,7
LC5MODE0,CLC5CON,0
LC5MODE1,CLC5CON,1
LC5MODE2,CLC5CON,2
CLC5POL_G1POL,CLC5POL,0
CLC5POL_G2POL,CLC5POL,1
CLC5POL_G3POL,CLC5POL,2
CLC5POL_G4POL,CLC5POL,3
POL_CLC5POL,CLC5POL,7
LC5G1POL,CLC5POL,0
LC5G2POL,CLC5POL,1
LC5G3POL,CLC5POL,2
LC5G4POL,CLC5POL,3
LC5POL,CLC5POL,7
CLC5SEL0_D1S0,CLC5SEL0,0
CLC5SEL0_D1S1,CLC5SEL0,1
CLC5SEL0_D1S2,CLC5SEL0,2
CLC5SEL0_D1S3,CLC5SEL0,3
CLC5SEL0_D1S4,CLC5SEL0,4
CLC5SEL0_D1S5,CLC5SEL0,5
CLC5SEL0_D1S6,CLC5SEL0,6
CLC5SEL0_D1S7,CLC5SEL0,7
LC5D1S0,CLC5SEL0,0
LC5D1S1,CLC5SEL0,1
LC5D1S2,CLC5SEL0,2
LC5D1S3,CLC5SEL0,3
LC5D1S4,CLC5SEL0,4
LC5D1S5,CLC5SEL0,5
LC5D1S6,CLC5SEL0,6
LC5D1S7,CLC5SEL0,7
CLC5SEL2_D3S0,CLC5SEL2,0
CLC5SEL2_D3S1,CLC5SEL2,1
CLC5SEL2_D3S2,CLC5SEL2,2
CLC5SEL2_D3S3,CLC5SEL2,3
CLC5SEL2_D3S4,CLC5SEL2,4
CLC5SEL2_D3S5,CLC5SEL2,5
CLC5SEL2_D3S6,CLC5SEL2,6
CLC5SEL2_D3S7,CLC5SEL2,7
LC5D3S0,CLC5SEL2,0
LC5D3S1,CLC5SEL2,1
LC5D3S2,CLC5SEL2,2
LC5D3S3,CLC5SEL2,3
LC5D3S4,CLC5SEL2,4
LC5D3S5,CLC5SEL2,5
LC5D3S6,CLC5SEL2,6
LC5D3S7,CLC5SEL2,7
CLC5SEL3_D4S0,CLC5SEL3,0
CLC5SEL3_D4S1,CLC5SEL3,1
CLC5SEL3_D4S2,CLC5SEL3,2
CLC5SEL3_D4S3,CLC5SEL3,3
CLC5SEL3_D4S4,CLC5SEL3,4
CLC5SEL3_D4S5,CLC5SEL3,5
CLC5SEL3_D4S6,CLC5SEL3,6
CLC5SEL3_D4S7,CLC5SEL3,7
LC5D4S0,CLC5SEL3,0
LC5D4S1,CLC5SEL3,1
LC5D4S2,CLC5SEL3,2
LC5D4S3,CLC5SEL3,3
LC5D4S4,CLC5SEL3,4
LC5D4S5,CLC5SEL3,5
LC5D4S6,CLC5SEL3,6
LC5D4S7,CLC5SEL3,7
CLC5GLS0_G1D1N,CLC5GLS0,0
CLC5GLS0_G1D1T,CLC5GLS0,1
CLC5GLS0_G1D2N,CLC5GLS0,2
CLC5GLS0_G1D2T,CLC5GLS0,3
CLC5GLS0_G1D3N,CLC5GLS0,4
CLC5GLS0_G1D3T,CLC5GLS0,5
CLC5GLS0_G1D4N,CLC5GLS0,6
CLC5GLS0_G1D4T,CLC5GLS0,7
LC5G1D1N,CLC5GLS0,0
LC5G1D1T,CLC5GLS0,1
LC5G1D2N,CLC5GLS0,2
LC5G1D2T,CLC5GLS0,3
LC5G1D3N,CLC5GLS0,4
LC5G1D3T,CLC5GLS0,5
LC5G1D4N,CLC5GLS0,6
LC5G1D4T,CLC5GLS0,7
CLC5GLS2_G3D1N,CLC5GLS2,0
CLC5GLS2_G3D1T,CLC5GLS2,1
CLC5GLS2_G3D2N,CLC5GLS2,2
CLC5GLS2_G3D2T,CLC5GLS2,3
CLC5GLS2_G3D3N,CLC5GLS2,4
CLC5GLS2_G3D3T,CLC5GLS2,5
CLC5GLS2_G3D4N,CLC5GLS2,6
CLC5GLS2_G3D4T,CLC5GLS2,7
LC5G3D1N,CLC5GLS2,0
LC5G3D1T,CLC5GLS2,1
LC5G3D2N,CLC5GLS2,2
LC5G3D2T,CLC5GLS2,3
LC5G3D3N,CLC5GLS2,4
LC5G3D3T,CLC5GLS2,5
LC5G3D4N,CLC5GLS2,6
LC5G3D4T,CLC5GLS2,7
CLC5GLS3_G4D1N,CLC5GLS3,0
CLC5GLS3_G4D1T,CLC5GLS3,1
CLC5GLS3_G4D2N,CLC5GLS3,2
CLC5GLS3_G4D2T,CLC5GLS3,3
CLC5GLS3_G4D3N,CLC5GLS3,4
CLC5GLS3_G4D3T,CLC5GLS3,5
CLC5GLS3_G4D4N,CLC5GLS3,6
CLC5GLS3_G4D4T,CLC5GLS3,7
LC5G4D1N,CLC5GLS3,0
LC5G4D1T,CLC5GLS3,1
LC5G4D2N,CLC5GLS3,2
LC5G4D2T,CLC5GLS3,3
LC5G4D3N,CLC5GLS3,4
LC5G4D3T,CLC5GLS3,5
LC5G4D4N,CLC5GLS3,6
LC5G4D4T,CLC5GLS3,7
INTN_CLC6CON,CLC6CON,3
INTP_CLC6CON,CLC6CON,4
OUT_CLC6CON,CLC6CON,5
CLC6CON_EN,CLC6CON,7
CLC6CON_MODE0,CLC6CON,0
CLC6CON_MODE1,CLC6CON,1
CLC6CON_MODE2,CLC6CON,2
LC6INTN,CLC6CON,3
LC6INTP,CLC6CON,4
LC6OUT,CLC6CON,5
LC6EN,CLC6CON,7
LC6MODE0,CLC6CON,0
LC6MODE1,CLC6CON,1
LC6MODE2,CLC6CON,2
CLC6POL_G1POL,CLC6POL,0
CLC6POL_G2POL,CLC6POL,1
CLC6POL_G3POL,CLC6POL,2
CLC6POL_G4POL,CLC6POL,3
POL_CLC6POL,CLC6POL,7
LC6G1POL,CLC6POL,0
LC6G2POL,CLC6POL,1
LC6G3POL,CLC6POL,2
LC6G4POL,CLC6POL,3
LC6POL,CLC6POL,7
CLC6SEL0_D1S0,CLC6SEL0,0
CLC6SEL0_D1S1,CLC6SEL0,1
CLC6SEL0_D1S2,CLC6SEL0,2
CLC6SEL0_D1S3,CLC6SEL0,3
CLC6SEL0_D1S4,CLC6SEL0,4
CLC6SEL0_D1S5,CLC6SEL0,5
CLC6SEL0_D1S6,CLC6SEL0,6
CLC6SEL0_D1S7,CLC6SEL0,7
LC6D1S0,CLC6SEL0,0
LC6D1S1,CLC6SEL0,1
LC6D1S2,CLC6SEL0,2
LC6D1S3,CLC6SEL0,3
LC6D1S4,CLC6SEL0,4
LC6D1S5,CLC6SEL0,5
LC6D1S6,CLC6SEL0,6
LC6D1S7,CLC6SEL0,7
CLC6SEL2_D3S0,CLC6SEL2,0
CLC6SEL2_D3S1,CLC6SEL2,1
CLC6SEL2_D3S2,CLC6SEL2,2
CLC6SEL2_D3S3,CLC6SEL2,3
CLC6SEL2_D3S4,CLC6SEL2,4
CLC6SEL2_D3S5,CLC6SEL2,5
CLC6SEL2_D3S6,CLC6SEL2,6
CLC6SEL2_D3S7,CLC6SEL2,7
LC6D3S0,CLC6SEL2,0
LC6D3S1,CLC6SEL2,1
LC6D3S2,CLC6SEL2,2
LC6D3S3,CLC6SEL2,3
LC6D3S4,CLC6SEL2,4
LC6D3S5,CLC6SEL2,5
LC6D3S6,CLC6SEL2,6
LC6D3S7,CLC6SEL2,7
CLC6SEL3_D4S0,CLC6SEL3,0
CLC6SEL3_D4S1,CLC6SEL3,1
CLC6SEL3_D4S2,CLC6SEL3,2
CLC6SEL3_D4S3,CLC6SEL3,3
CLC6SEL3_D4S4,CLC6SEL3,4
CLC6SEL3_D4S5,CLC6SEL3,5
CLC6SEL3_D4S6,CLC6SEL3,6
CLC6SEL3_D4S7,CLC6SEL3,7
LC6D4S0,CLC6SEL3,0
LC6D4S1,CLC6SEL3,1
LC6D4S2,CLC6SEL3,2
LC6D4S3,CLC6SEL3,3
LC6D4S4,CLC6SEL3,4
LC6D4S5,CLC6SEL3,5
LC6D4S6,CLC6SEL3,6
LC6D4S7,CLC6SEL3,7
CLC6GLS0_G1D1N,CLC6GLS0,0
CLC6GLS0_G1D1T,CLC6GLS0,1
CLC6GLS0_G1D2N,CLC6GLS0,2
CLC6GLS0_G1D2T,CLC6GLS0,3
CLC6GLS0_G1D3N,CLC6GLS0,4
CLC6GLS0_G1D3T,CLC6GLS0,5
CLC6GLS0_G1D4N,CLC6GLS0,6
CLC6GLS0_G1D4T,CLC6GLS0,7
LC6G1D1N,CLC6GLS0,0
LC6G1D1T,CLC6GLS0,1
LC6G1D2N,CLC6GLS0,2
LC6G1D2T,CLC6GLS0,3
LC6G1D3N,CLC6GLS0,4
LC6G1D3T,CLC6GLS0,5
LC6G1D4N,CLC6GLS0,6
LC6G1D4T,CLC6GLS0,7
CLC6GLS2_G3D1N,CLC6GLS2,0
CLC6GLS2_G3D1T,CLC6GLS2,1
CLC6GLS2_G3D2N,CLC6GLS2,2
CLC6GLS2_G3D2T,CLC6GLS2,3
CLC6GLS2_G3D3N,CLC6GLS2,4
CLC6GLS2_G3D3T,CLC6GLS2,5
CLC6GLS2_G3D4N,CLC6GLS2,6
CLC6GLS2_G3D4T,CLC6GLS2,7
LC6G3D1N,CLC6GLS2,0
LC6G3D1T,CLC6GLS2,1
LC6G3D2N,CLC6GLS2,2
LC6G3D2T,CLC6GLS2,3
LC6G3D3N,CLC6GLS2,4
LC6G3D3T,CLC6GLS2,5
LC6G3D4N,CLC6GLS2,6
LC6G3D4T,CLC6GLS2,7
CLC6GLS3_G4D1N,CLC6GLS3,0
CLC6GLS3_G4D1T,CLC6GLS3,1
CLC6GLS3_G4D2N,CLC6GLS3,2
CLC6GLS3_G4D2T,CLC6GLS3,3
CLC6GLS3_G4D3N,CLC6GLS3,4
CLC6GLS3_G4D3T,CLC6GLS3,5
CLC6GLS3_G4D4N,CLC6GLS3,6
CLC6GLS3_G4D4T,CLC6GLS3,7
LC6G4D1N,CLC6GLS3,0
LC6G4D1T,CLC6GLS3,1
LC6G4D2N,CLC6GLS3,2
LC6G4D2T,CLC6GLS3,3
LC6G4D3N,CLC6GLS3,4
LC6G4D3T,CLC6GLS3,5
LC6G4D4N,CLC6GLS3,6
LC6G4D4T,CLC6GLS3,7
INTN_CLC7CON,CLC7CON,3
INTP_CLC7CON,CLC7CON,4
OUT_CLC7CON,CLC7CON,5
CLC7CON_EN,CLC7CON,7
CLC7CON_MODE0,CLC7CON,0
CLC7CON_MODE1,CLC7CON,1
CLC7CON_MODE2,CLC7CON,2
LC7INTN,CLC7CON,3
LC7INTP,CLC7CON,4
LC7OUT,CLC7CON,5
LC7EN,CLC7CON,7
LC7MODE0,CLC7CON,0
LC7MODE1,CLC7CON,1
LC7MODE2,CLC7CON,2
CLC7POL_G1POL,CLC7POL,0
CLC7POL_G2POL,CLC7POL,1
CLC7POL_G3POL,CLC7POL,2
CLC7POL_G4POL,CLC7POL,3
POL_CLC7POL,CLC7POL,7
LC7G1POL,CLC7POL,0
LC7G2POL,CLC7POL,1
LC7G3POL,CLC7POL,2
LC7G4POL,CLC7POL,3
LC7POL,CLC7POL,7
CLC7SEL0_D1S0,CLC7SEL0,0
CLC7SEL0_D1S1,CLC7SEL0,1
CLC7SEL0_D1S2,CLC7SEL0,2
CLC7SEL0_D1S3,CLC7SEL0,3
CLC7SEL0_D1S4,CLC7SEL0,4
CLC7SEL0_D1S5,CLC7SEL0,5
CLC7SEL0_D1S6,CLC7SEL0,6
CLC7SEL0_D1S7,CLC7SEL0,7
LC7D1S0,CLC7SEL0,0
LC7D1S1,CLC7SEL0,1
LC7D1S2,CLC7SEL0,2
LC7D1S3,CLC7SEL0,3
LC7D1S4,CLC7SEL0,4
LC7D1S5,CLC7SEL0,5
LC7D1S6,CLC7SEL0,6
LC7D1S7,CLC7SEL0,7
CLC7SEL2_D3S0,CLC7SEL2,0
CLC7SEL2_D3S1,CLC7SEL2,1
CLC7SEL2_D3S2,CLC7SEL2,2
CLC7SEL2_D3S3,CLC7SEL2,3
CLC7SEL2_D3S4,CLC7SEL2,4
CLC7SEL2_D3S5,CLC7SEL2,5
CLC7SEL2_D3S6,CLC7SEL2,6
CLC7SEL2_D3S7,CLC7SEL2,7
LC7D3S0,CLC7SEL2,0
LC7D3S1,CLC7SEL2,1
LC7D3S2,CLC7SEL2,2
LC7D3S3,CLC7SEL2,3
LC7D3S4,CLC7SEL2,4
LC7D3S5,CLC7SEL2,5
LC7D3S6,CLC7SEL2,6
LC7D3S7,CLC7SEL2,7
CLC7SEL3_D4S0,CLC7SEL3,0
CLC7SEL3_D4S1,CLC7SEL3,1
CLC7SEL3_D4S2,CLC7SEL3,2
CLC7SEL3_D4S3,CLC7SEL3,3
CLC7SEL3_D4S4,CLC7SEL3,4
CLC7SEL3_D4S5,CLC7SEL3,5
CLC7SEL3_D4S6,CLC7SEL3,6
CLC7SEL3_D4S7,CLC7SEL3,7
LC7D4S0,CLC7SEL3,0
LC7D4S1,CLC7SEL3,1
LC7D4S2,CLC7SEL3,2
LC7D4S3,CLC7SEL3,3
LC7D4S4,CLC7SEL3,4
LC7D4S5,CLC7SEL3,5
LC7D4S6,CLC7SEL3,6
LC7D4S7,CLC7SEL3,7
CLC7GLS0_G1D1N,CLC7GLS0,0
CLC7GLS0_G1D1T,CLC7GLS0,1
CLC7GLS0_G1D2N,CLC7GLS0,2
CLC7GLS0_G1D2T,CLC7GLS0,3
CLC7GLS0_G1D3N,CLC7GLS0,4
CLC7GLS0_G1D3T,CLC7GLS0,5
CLC7GLS0_G1D4N,CLC7GLS0,6
CLC7GLS0_G1D4T,CLC7GLS0,7
LC7G1D1N,CLC7GLS0,0
LC7G1D1T,CLC7GLS0,1
LC7G1D2N,CLC7GLS0,2
LC7G1D2T,CLC7GLS0,3
LC7G1D3N,CLC7GLS0,4
LC7G1D3T,CLC7GLS0,5
LC7G1D4N,CLC7GLS0,6
LC7G1D4T,CLC7GLS0,7
CLC7GLS2_G3D1N,CLC7GLS2,0
CLC7GLS2_G3D1T,CLC7GLS2,1
CLC7GLS2_G3D2N,CLC7GLS2,2
CLC7GLS2_G3D2T,CLC7GLS2,3
CLC7GLS2_G3D3N,CLC7GLS2,4
CLC7GLS2_G3D3T,CLC7GLS2,5
CLC7GLS2_G3D4N,CLC7GLS2,6
CLC7GLS2_G3D4T,CLC7GLS2,7
LC7G3D1N,CLC7GLS2,0
LC7G3D1T,CLC7GLS2,1
LC7G3D2N,CLC7GLS2,2
LC7G3D2T,CLC7GLS2,3
LC7G3D3N,CLC7GLS2,4
LC7G3D3T,CLC7GLS2,5
LC7G3D4N,CLC7GLS2,6
LC7G3D4T,CLC7GLS2,7
CLC7GLS3_G4D1N,CLC7GLS3,0
CLC7GLS3_G4D1T,CLC7GLS3,1
CLC7GLS3_G4D2N,CLC7GLS3,2
CLC7GLS3_G4D2T,CLC7GLS3,3
CLC7GLS3_G4D3N,CLC7GLS3,4
CLC7GLS3_G4D3T,CLC7GLS3,5
CLC7GLS3_G4D4N,CLC7GLS3,6
CLC7GLS3_G4D4T,CLC7GLS3,7
LC7G4D1N,CLC7GLS3,0
LC7G4D1T,CLC7GLS3,1
LC7G4D2N,CLC7GLS3,2
LC7G4D2T,CLC7GLS3,3
LC7G4D3N,CLC7GLS3,4
LC7G4D3T,CLC7GLS3,5
LC7G4D4N,CLC7GLS3,6
LC7G4D4T,CLC7GLS3,7
INTN_CLC8CON,CLC8CON,3
INTP_CLC8CON,CLC8CON,4
OUT_CLC8CON,CLC8CON,5
CLC8CON_EN,CLC8CON,7
CLC8CON_MODE0,CLC8CON,0
CLC8CON_MODE1,CLC8CON,1
CLC8CON_MODE2,CLC8CON,2
LC8INTN,CLC8CON,3
LC8INTP,CLC8CON,4
LC8OUT,CLC8CON,5
LC8EN,CLC8CON,7
LC8MODE0,CLC8CON,0
LC8MODE1,CLC8CON,1
LC8MODE2,CLC8CON,2
CLC8POL_G1POL,CLC8POL,0
CLC8POL_G2POL,CLC8POL,1
CLC8POL_G3POL,CLC8POL,2
CLC8POL_G4POL,CLC8POL,3
POL_CLC8POL,CLC8POL,7
LC8G1POL,CLC8POL,0
LC8G2POL,CLC8POL,1
LC8G3POL,CLC8POL,2
LC8G4POL,CLC8POL,3
LC8POL,CLC8POL,7
CLC8SEL0_D1S0,CLC8SEL0,0
CLC8SEL0_D1S1,CLC8SEL0,1
CLC8SEL0_D1S2,CLC8SEL0,2
CLC8SEL0_D1S3,CLC8SEL0,3
CLC8SEL0_D1S4,CLC8SEL0,4
CLC8SEL0_D1S5,CLC8SEL0,5
CLC8SEL0_D1S6,CLC8SEL0,6
CLC8SEL0_D1S7,CLC8SEL0,7
LC8D1S0,CLC8SEL0,0
LC8D1S1,CLC8SEL0,1
LC8D1S2,CLC8SEL0,2
LC8D1S3,CLC8SEL0,3
LC8D1S4,CLC8SEL0,4
LC8D1S5,CLC8SEL0,5
LC8D1S6,CLC8SEL0,6
LC8D1S7,CLC8SEL0,7
CLC8SEL2_D3S0,CLC8SEL2,0
CLC8SEL2_D3S1,CLC8SEL2,1
CLC8SEL2_D3S2,CLC8SEL2,2
CLC8SEL2_D3S3,CLC8SEL2,3
CLC8SEL2_D3S4,CLC8SEL2,4
CLC8SEL2_D3S5,CLC8SEL2,5
CLC8SEL2_D3S6,CLC8SEL2,6
CLC8SEL2_D3S7,CLC8SEL2,7
LC8D3S0,CLC8SEL2,0
LC8D3S1,CLC8SEL2,1
LC8D3S2,CLC8SEL2,2
LC8D3S3,CLC8SEL2,3
LC8D3S4,CLC8SEL2,4
LC8D3S5,CLC8SEL2,5
LC8D3S6,CLC8SEL2,6
LC8D3S7,CLC8SEL2,7
CLC8SEL3_D4S0,CLC8SEL3,0
CLC8SEL3_D4S1,CLC8SEL3,1
CLC8SEL3_D4S2,CLC8SEL3,2
CLC8SEL3_D4S3,CLC8SEL3,3
CLC8SEL3_D4S4,CLC8SEL3,4
CLC8SEL3_D4S5,CLC8SEL3,5
CLC8SEL3_D4S6,CLC8SEL3,6
CLC8SEL3_D4S7,CLC8SEL3,7
LC8D4S0,CLC8SEL3,0
LC8D4S1,CLC8SEL3,1
LC8D4S2,CLC8SEL3,2
LC8D4S3,CLC8SEL3,3
LC8D4S4,CLC8SEL3,4
LC8D4S5,CLC8SEL3,5
LC8D4S6,CLC8SEL3,6
LC8D4S7,CLC8SEL3,7
CLC8GLS0_G1D1N,CLC8GLS0,0
CLC8GLS0_G1D1T,CLC8GLS0,1
CLC8GLS0_G1D2N,CLC8GLS0,2
CLC8GLS0_G1D2T,CLC8GLS0,3
CLC8GLS0_G1D3N,CLC8GLS0,4
CLC8GLS0_G1D3T,CLC8GLS0,5
CLC8GLS0_G1D4N,CLC8GLS0,6
CLC8GLS0_G1D4T,CLC8GLS0,7
LC8G1D1N,CLC8GLS0,0
LC8G1D1T,CLC8GLS0,1
LC8G1D2N,CLC8GLS0,2
LC8G1D2T,CLC8GLS0,3
LC8G1D3N,CLC8GLS0,4
LC8G1D3T,CLC8GLS0,5
LC8G1D4N,CLC8GLS0,6
LC8G1D4T,CLC8GLS0,7
CLC8GLS2_G3D1N,CLC8GLS2,0
CLC8GLS2_G3D1T,CLC8GLS2,1
CLC8GLS2_G3D2N,CLC8GLS2,2
CLC8GLS2_G3D2T,CLC8GLS2,3
CLC8GLS2_G3D3N,CLC8GLS2,4
CLC8GLS2_G3D3T,CLC8GLS2,5
CLC8GLS2_G3D4N,CLC8GLS2,6
CLC8GLS2_G3D4T,CLC8GLS2,7
LC8G3D1N,CLC8GLS2,0
LC8G3D1T,CLC8GLS2,1
LC8G3D2N,CLC8GLS2,2
LC8G3D2T,CLC8GLS2,3
LC8G3D3N,CLC8GLS2,4
LC8G3D3T,CLC8GLS2,5
LC8G3D4N,CLC8GLS2,6
LC8G3D4T,CLC8GLS2,7
CLC8GLS3_G4D1N,CLC8GLS3,0
CLC8GLS3_G4D1T,CLC8GLS3,1
CLC8GLS3_G4D2N,CLC8GLS3,2
CLC8GLS3_G4D2T,CLC8GLS3,3
CLC8GLS3_G4D3N,CLC8GLS3,4
CLC8GLS3_G4D3T,CLC8GLS3,5
CLC8GLS3_G4D4N,CLC8GLS3,6
CLC8GLS3_G4D4T,CLC8GLS3,7
LC8G4D1N,CLC8GLS3,0
LC8G4D1T,CLC8GLS3,1
LC8G4D2N,CLC8GLS3,2
LC8G4D2T,CLC8GLS3,3
LC8G4D3N,CLC8GLS3,4
LC8G4D3T,CLC8GLS3,5
LC8G4D4N,CLC8GLS3,6
LC8G4D4T,CLC8GLS3,7
MCL1OUT,CLCDATA,0
MLC2OUT,CLCDATA,1
MLC3OUT,CLCDATA,2
MLC4OUT,CLCDATA,3
MLC5OUT,CLCDATA,4
MLC6OUT,CLCDATA,5
MLC7OUT,CLCDATA,6
MLC8OUT,CLCDATA,7
RX2PPS0,RX2PPS,0
RX2PPS1,RX2PPS,1
RX2PPS2,RX2PPS,2
RX2PPS3,RX2PPS,3
RX2PPS4,RX2PPS,4
RXDT2PPS_RX2PPS0,RXDT2PPS,0
RXDT2PPS_RX2PPS1,RXDT2PPS,1
RXDT2PPS_RX2PPS2,RXDT2PPS,2
RXDT2PPS_RX2PPS3,RXDT2PPS,3
RXDT2PPS_RX2PPS4,RXDT2PPS,4
CK2PPS0,CK2PPS,0
CK2PPS1,CK2PPS,1
CK2PPS2,CK2PPS,2
CK2PPS3,CK2PPS,3
CK2PPS4,CK2PPS,4
TX2PPS_CK2PPS0,TX2PPS,0
TX2PPS_CK2PPS1,TX2PPS,1
TX2PPS_CK2PPS2,TX2PPS,2
TX2PPS_CK2PPS3,TX2PPS,3
TX2PPS_CK2PPS4,TX2PPS,4
TXCK2PPS_CK2PPS0,TXCK2PPS,0
TXCK2PPS_CK2PPS1,TXCK2PPS,1
TXCK2PPS_CK2PPS2,TXCK2PPS,2
TXCK2PPS_CK2PPS3,TXCK2PPS,3
TXCK2PPS_CK2PPS4,TXCK2PPS,4
SSP2CLKPPS0,SSP2CLKPPS,0
SSP2CLKPPS1,SSP2CLKPPS,1
SSP2CLKPPS2,SSP2CLKPPS,2
SSP2CLKPPS3,SSP2CLKPPS,3
SSP2CLKPPS4,SSP2CLKPPS,4
SSP2DATPPS0,SSP2DATPPS,0
SSP2DATPPS1,SSP2DATPPS,1
SSP2DATPPS2,SSP2DATPPS,2
SSP2DATPPS3,SSP2DATPPS,3
SSP2DATPPS4,SSP2DATPPS,4
SSP2SSPPS0,SSP2SSPPS,0
SSP2SSPPS1,SSP2SSPPS,1
SSP2SSPPS2,SSP2SSPPS,2
SSP2SSPPS3,SSP2SSPPS,3
SSP2SSPPS4,SSP2SSPPS,4
SSP2MSK_MSK0,SSP2MSK,0
SSP2MSK_MSK1,SSP2MSK,1
SSP2MSK_MSK2,SSP2MSK,2
SSP2MSK_MSK3,SSP2MSK,3
SSP2MSK_MSK4,SSP2MSK,4
SSP2MSK_MSK5,SSP2MSK,5
SSP2MSK_MSK6,SSP2MSK,6
SSP2MSK_MSK7,SSP2MSK,7
SSP2STAT_BF,SSP2STAT,0
SSP2STAT_UA,SSP2STAT,1
SSP2STAT_R_NOT_W,SSP2STAT,2
SSP2STAT_S,SSP2STAT,3
SSP2STAT_P,SSP2STAT,4
SSP2STAT_D_NOT_A,SSP2STAT,5
SSP2STAT_CKE,SSP2STAT,6
SSP2STAT_SMP,SSP2STAT,7
SSP2STAT_R_W,SSP2STAT,2
SSP2STAT_D_A,SSP2STAT,5
SSP2STAT_NOT_W,SSP2STAT,2
SSP2STAT_NOT_A,SSP2STAT,5
SSP2STAT_NOT_WRITE,SSP2STAT,2
SSP2STAT_NOT_ADDRESS,SSP2STAT,5
SSP2STAT_READ_WRITE,SSP2STAT,2
SSP2STAT_DATA_ADDRESS,SSP2STAT,5
SSP2STAT_I2C_READ,SSP2STAT,2
SSP2STAT_I2C_START,SSP2STAT,3
SSP2STAT_I2C_STOP,SSP2STAT,4
SSP2STAT_I2C_DAT,SSP2STAT,5
SSP2CON1_CKP,SSP2CON1,4
SSP2CON1_SSPEN,SSP2CON1,5
SSP2CON1_SSPOV,SSP2CON1,6
SSP2CON1_WCOL,SSP2CON1,7
SSP2CON1_SSPM0,SSP2CON1,0
SSP2CON1_SSPM1,SSP2CON1,1
SSP2CON1_SSPM2,SSP2CON1,2
SSP2CON1_SSPM3,SSP2CON1,3
SEN_SSP2CON2,SSP2CON2,0
SSP2CON2_RSEN,SSP2CON2,1
SSP2CON2_PEN,SSP2CON2,2
SSP2CON2_RCEN,SSP2CON2,3
SSP2CON2_ACKEN,SSP2CON2,4
SSP2CON2_ACKDT,SSP2CON2,5
SSP2CON2_ACKSTAT,SSP2CON2,6
SSP2CON2_GCEN,SSP2CON2,7
SSP2CON2_ADMSK1,SSP2CON2,1
SSP2CON2_ADMSK2,SSP2CON2,2
SSP2CON2_ADMSK3,SSP2CON2,3
SSP2CON2_ADMSK4,SSP2CON2,4
SSP2CON2_ADMSK5,SSP2CON2,5
SSP2CON3_DHEN,SSP2CON3,0
SSP2CON3_AHEN,SSP2CON3,1
SSP2CON3_SBCDE,SSP2CON3,2
SSP2CON3_SDAHT,SSP2CON3,3
SSP2CON3_BOEN,SSP2CON3,4
SSP2CON3_SCIE,SSP2CON3,5
SSP2CON3_PCIE,SSP2CON3,6
SSP2CON3_ACKTIM,SSP2CON3,7
RC2STA_RX9D,RC2STA,0
RC2STA_OERR,RC2STA,1
RC2STA_FERR,RC2STA,2
RC2STA_ADDEN,RC2STA,3
RC2STA_CREN,RC2STA,4
RC2STA_SREN,RC2STA,5
RC2STA_RX9,RC2STA,6
RC2STA_SPEN,RC2STA,7
RCSTA2_RX9D,RCSTA2,0
RCSTA2_OERR,RCSTA2,1
RCSTA2_FERR,RCSTA2,2
RCSTA2_ADDEN,RCSTA2,3
RCSTA2_CREN,RCSTA2,4
RCSTA2_SREN,RCSTA2,5
RCSTA2_RX9,RCSTA2,6
RCSTA2_SPEN,RCSTA2,7
TX2STA_TX9D,TX2STA,0
TX2STA_TRMT,TX2STA,1
TX2STA_BRGH,TX2STA,2
TX2STA_SENDB,TX2STA,3
SYNC_TX2STA,TX2STA,4
TX2STA_TXEN,TX2STA,5
TX2STA_TX9,TX2STA,6
TX2STA_CSRC,TX2STA,7
TXSTA2_TX9D,TXSTA2,0
TXSTA2_TRMT,TXSTA2,1
TXSTA2_BRGH,TXSTA2,2
TXSTA2_SENDB,TXSTA2,3
SYNC_TXSTA2,TXSTA2,4
TXSTA2_TXEN,TXSTA2,5
TXSTA2_TX9,TXSTA2,6
TXSTA2_CSRC,TXSTA2,7
BAUD2CON_ABDEN,BAUD2CON,0
BAUD2CON_WUE,BAUD2CON,1
BAUD2CON_BRG16,BAUD2CON,3
BAUD2CON_SCKP,BAUD2CON,4
BAUD2CON_RCIDL,BAUD2CON,6
BAUD2CON_ABDOVF,BAUD2CON,7
BAUDCON2_ABDEN,BAUDCON2,0
BAUDCON2_WUE,BAUDCON2,1
BAUDCON2_BRG16,BAUDCON2,3
BAUDCON2_SCKP,BAUDCON2,4
BAUDCON2_RCIDL,BAUDCON2,6
BAUDCON2_ABDOVF,BAUDCON2,7
BAUDCTL2_ABDEN,BAUDCTL2,0
BAUDCTL2_WUE,BAUDCTL2,1
BAUDCTL2_BRG16,BAUDCTL2,3
BAUDCTL2_SCKP,BAUDCTL2,4
BAUDCTL2_RCIDL,BAUDCTL2,6
BAUDCTL2_ABDOVF,BAUDCTL2,7
PPSLOCKED,PPSLOCK,0
INT0PPS_PORT,INT0PPS,3
INT0PPS0,INT0PPS,0
INT0PPS1,INT0PPS,1
INT0PPS2,INT0PPS,2
INT0PPS3,INT0PPS,3
INT2PPS_PORT,INT2PPS,3
INT2PPS0,INT2PPS,0
INT2PPS1,INT2PPS,1
INT2PPS2,INT2PPS,2
INT2PPS3,INT2PPS,3
T0CKIPPS_PORT,T0CKIPPS,3
T0CKIPPS0,T0CKIPPS,0
T0CKIPPS1,T0CKIPPS,1
T0CKIPPS2,T0CKIPPS,2
T0CKIPPS3,T0CKIPPS,3
T3CKIPPS0,T3CKIPPS,0
T3CKIPPS1,T3CKIPPS,1
T3CKIPPS2,T3CKIPPS,2
T3CKIPPS3,T3CKIPPS,3
T3CKIPPS4,T3CKIPPS,4
T3GPPS0,T3GPPS,0
T3GPPS1,T3GPPS,1
T3GPPS2,T3GPPS,2
T3GPPS3,T3GPPS,3
T3GPPS4,T3GPPS,4
T5CKIPPS0,T5CKIPPS,0
T5CKIPPS1,T5CKIPPS,1
T5CKIPPS2,T5CKIPPS,2
T5CKIPPS3,T5CKIPPS,3
T5CKIPPS4,T5CKIPPS,4
T5GPPS0,T5GPPS,0
T5GPPS1,T5GPPS,1
T5GPPS2,T5GPPS,2
T5GPPS3,T5GPPS,3
T5GPPS4,T5GPPS,4
T2INPPS0,T2INPPS,0
T2INPPS1,T2INPPS,1
T2INPPS2,T2INPPS,2
T2INPPS3,T2INPPS,3
T2INPPS4,T2INPPS,4
T4INPPS0,T4INPPS,0
T4INPPS1,T4INPPS,1
T4INPPS2,T4INPPS,2
T4INPPS3,T4INPPS,3
T4INPPS4,T4INPPS,4
T6INPPS0,T6INPPS,0
T6INPPS1,T6INPPS,1
T6INPPS2,T6INPPS,2
T6INPPS3,T6INPPS,3
T6INPPS4,T6INPPS,4
ADACTPPS0,ADACTPPS,0
ADACTPPS1,ADACTPPS,1
ADACTPPS2,ADACTPPS,2
ADACTPPS3,ADACTPPS,3
ADACTPPS4,ADACTPPS,4
CCP2PPS0,CCP2PPS,0
CCP2PPS1,CCP2PPS,1
CCP2PPS2,CCP2PPS,2
CCP2PPS3,CCP2PPS,3
CCP2PPS4,CCP2PPS,4
CWGINPPS0,CWG1INPPS,0
CWGINPPS1,CWG1INPPS,1
CWGINPPS2,CWG1INPPS,2
CWGINPPS3,CWG1INPPS,3
CWGINPPS4,CWG1INPPS,4
CWG1INPPS0,CWG1INPPS,0
CWG1INPPS1,CWG1INPPS,1
CWG1INPPS2,CWG1INPPS,2
CWG1INPPS3,CWG1INPPS,3
CWG1INPPS4,CWG1INPPS,4
CWG1PPS_CWGINPPS0,CWG1PPS,0
CWG1PPS_CWGINPPS1,CWG1PPS,1
CWG1PPS_CWGINPPS2,CWG1PPS,2
CWG1PPS_CWGINPPS3,CWG1PPS,3
CWG1PPS_CWGINPPS4,CWG1PPS,4
CWG1PPS_CWG1INPPS0,CWG1PPS,0
CWG1PPS_CWG1INPPS1,CWG1PPS,1
CWG1PPS_CWG1INPPS2,CWG1PPS,2
CWG1PPS_CWG1INPPS3,CWG1PPS,3
CWG1PPS_CWG1INPPS4,CWG1PPS,4
CWGINPPS_CWGINPPS0,CWGINPPS,0
CWGINPPS_CWGINPPS1,CWGINPPS,1
CWGINPPS_CWGINPPS2,CWGINPPS,2
CWGINPPS_CWGINPPS3,CWGINPPS,3
CWGINPPS_CWGINPPS4,CWGINPPS,4
CWGINPPS_CWG1INPPS0,CWGINPPS,0
CWGINPPS_CWG1INPPS1,CWGINPPS,1
CWGINPPS_CWG1INPPS2,CWGINPPS,2
CWGINPPS_CWG1INPPS3,CWGINPPS,3
CWGINPPS_CWG1INPPS4,CWGINPPS,4
CWGPPS_CWGINPPS0,CWGPPS,0
CWGPPS_CWGINPPS1,CWGPPS,1
CWGPPS_CWGINPPS2,CWGPPS,2
CWGPPS_CWGINPPS3,CWGPPS,3
CWGPPS_CWGINPPS4,CWGPPS,4
CWGPPS_CWG1INPPS0,CWGPPS,0
CWGPPS_CWG1INPPS1,CWGPPS,1
CWGPPS_CWG1INPPS2,CWGPPS,2
CWGPPS_CWG1INPPS3,CWGPPS,3
CWGPPS_CWG1INPPS4,CWGPPS,4
MDCARLPPS0,MDCARLPPS,0
MDCARLPPS1,MDCARLPPS,1
MDCARLPPS2,MDCARLPPS,2
MDCARLPPS3,MDCARLPPS,3
MDCARLPPS4,MDCARLPPS,4
MDCARHPPS0,MDCARHPPS,0
MDCARHPPS1,MDCARHPPS,1
MDCARHPPS2,MDCARHPPS,2
MDCARHPPS3,MDCARHPPS,3
MDCARHPPS4,MDCARHPPS,4
MDSRCPPS0,MDSRCPPS,0
MDSRCPPS1,MDSRCPPS,1
MDSRCPPS2,MDSRCPPS,2
MDSRCPPS3,MDSRCPPS,3
MDSRCPPS4,MDSRCPPS,4
RXPPS_RXPPS0,RXPPS,0
RXPPS_RXPPS1,RXPPS,1
RXPPS_RXPPS2,RXPPS,2
RXPPS_RXPPS3,RXPPS,3
RXPPS_RXPPS4,RXPPS,4
CKPPS_TXPPS0,CKPPS,0
CKPPS_TXPPS1,CKPPS,1
CKPPS_TXPPS2,CKPPS,2
CKPPS_TXPPS3,CKPPS,3
CKPPS_TXPPS4,CKPPS,4
TXPPS_TXPPS0,TXPPS,0
TXPPS_TXPPS1,TXPPS,1
TXPPS_TXPPS2,TXPPS,2
TXPPS_TXPPS3,TXPPS,3
TXPPS_TXPPS4,TXPPS,4
SSPCLKPPS_SSPCLKPPS0,SSPCLKPPS,0
SSPCLKPPS_SSPCLKPPS1,SSPCLKPPS,1
SSPCLKPPS_SSPCLKPPS2,SSPCLKPPS,2
SSPCLKPPS_SSPCLKPPS3,SSPCLKPPS,3
SSPCLKPPS_SSPCLKPPS4,SSPCLKPPS,4
SSPCLKPPS_SSP1CLKPPS0,SSPCLKPPS,0
SSPCLKPPS_SSP1CLKPPS1,SSPCLKPPS,1
SSPCLKPPS_SSP1CLKPPS2,SSPCLKPPS,2
SSPCLKPPS_SSP1CLKPPS3,SSPCLKPPS,3
SSPCLKPPS_SSP1CLKPPS4,SSPCLKPPS,4
SSPDATPPS_SSPDATPPS0,SSPDATPPS,0
SSPDATPPS_SSPDATPPS1,SSPDATPPS,1
SSPDATPPS_SSPDATPPS2,SSPDATPPS,2
SSPDATPPS_SSPDATPPS3,SSPDATPPS,3
SSPDATPPS_SSPDATPPS4,SSPDATPPS,4
SSPDATPPS_SSP1DATPPS0,SSPDATPPS,0
SSPDATPPS_SSP1DATPPS1,SSPDATPPS,1
SSPDATPPS_SSP1DATPPS2,SSPDATPPS,2
SSPDATPPS_SSP1DATPPS3,SSPDATPPS,3
SSPDATPPS_SSP1DATPPS4,SSPDATPPS,4
SSPSSPPS_SSPSSPPS0,SSPSSPPS,0
SSPSSPPS_SSPSSPPS1,SSPSSPPS,1
SSPSSPPS_SSPSSPPS2,SSPSSPPS,2
SSPSSPPS_SSPSSPPS3,SSPSSPPS,3
SSPSSPPS_SSPSSPPS4,SSPSSPPS,4
SSPSSPPS_SSP1SSPPS0,SSPSSPPS,0
SSPSSPPS_SSP1SSPPS1,SSPSSPPS,1
SSPSSPPS_SSP1SSPPS2,SSPSSPPS,2
SSPSSPPS_SSP1SSPPS3,SSPSSPPS,3
SSPSSPPS_SSP1SSPPS4,SSPSSPPS,4
INT0IP,IPR0,0
INT1IP,IPR0,1
INT2IP,IPR0,2
IOCIP,IPR0,4
TMR0IP,IPR0,5
C1IP,IPR2,0
C2IP,IPR2,1
ZCDIP,IPR2,6
HLVDIP,IPR2,7
SSPIP,IPR3,0
BCLIP,IPR3,1
SSP2IP,IPR3,2
BCL2IP,IPR3,3
TXIP,IPR3,4
RCIP,IPR3,5
TX2IP,IPR3,6
RC2IP,IPR3,7
SSP1IP,IPR3,0
BCL1IP,IPR3,1
TX1IP,IPR3,4
RC1IP,IPR3,5
TMR1IP,IPR4,0
TMR2IP,IPR4,1
TMR3IP,IPR4,2
TMR4IP,IPR4,3
TMR5IP,IPR4,4
TMR6IP,IPR4,5
TMR1GIP,IPR5,0
TMR3GIP,IPR5,1
TMR5GIP,IPR5,2
CLC1IP,IPR5,4
CLC2IP,IPR5,5
CLC3IP,IPR5,6
CLC4IP,IPR5,7
CCP1IP,IPR6,0
CCP2IP,IPR6,1
CLC5IP,IPR6,4
CLC6IP,IPR6,5
CLC7IP,IPR6,6
CLC8IP,IPR6,7
CWGIP,IPR7,0
NVMIP,IPR7,5
CRCIP,IPR7,6
SCANIP,IPR7,7
CWG1IP,IPR7,0
INT0IE,PIE0,0
INT1IE,PIE0,1
INT2IE,PIE0,2
IOCIE,PIE0,4
TMR0IE,PIE0,5
C1IE,PIE2,0
C2IE,PIE2,1
ZCDIE,PIE2,6
HLVDIE,PIE2,7
SSPIE,PIE3,0
BCLIE,PIE3,1
SSP2IE,PIE3,2
BCL2IE,PIE3,3
TXIE,PIE3,4
RCIE,PIE3,5
TX2IE,PIE3,6
RC2IE,PIE3,7
SSP1IE,PIE3,0
BCL1IE,PIE3,1
TX1IE,PIE3,4
RC1IE,PIE3,5
TMR1IE,PIE4,0
TMR2IE,PIE4,1
TMR3IE,PIE4,2
TMR4IE,PIE4,3
TMR5IE,PIE4,4
TMR6IE,PIE4,5
TMR1GIE,PIE5,0
TMR3GIE,PIE5,1
TMR5GIE,PIE5,2
CLC1IE,PIE5,4
CLC2IE,PIE5,5
CLC3IE,PIE5,6
CLC4IE,PIE5,7
CCP1IE,PIE6,0
CCP2IE,PIE6,1
CLC5IE,PIE6,4
CLC6IE,PIE6,5
CLC7IE,PIE6,6
CLC8IE,PIE6,7
CWGIE,PIE7,0
NVMIE,PIE7,5
CRCIE,PIE7,6
SCANIE,PIE7,7
CWG1IE,PIE7,0
INT0IF,PIR0,0
INT1IF,PIR0,1
INT2IF,PIR0,2
IOCIF,PIR0,4
TMR0IF,PIR0,5
C1IF,PIR2,0
C2IF,PIR2,1
ZCDIF,PIR2,6
HLVDIF,PIR2,7
SSPIF,PIR3,0
BCLIF,PIR3,1
SSP2IF,PIR3,2
BCL2IF,PIR3,3
TXIF,PIR3,4
RCIF,PIR3,5
TX2IF,PIR3,6
RC2IF,PIR3,7
SSP1IF,PIR3,0
BCL1IF,PIR3,1
TX1IF,PIR3,4
RC1IF,PIR3,5
TMR1IF,PIR4,0
TMR2IF,PIR4,1
TMR3IF,PIR4,2
TMR4IF,PIR4,3
TMR5IF,PIR4,4
TMR6IF,PIR4,5
TMR1GIF,PIR5,0
TMR3GIF,PIR5,1
TMR5GIF,PIR5,2
CLC1IF,PIR5,4
CLC2IF,PIR5,5
CLC3IF,PIR5,6
CLC4IF,PIR5,7
CCP1IF,PIR6,0
CCP2IF,PIR6,1
CLC5IF,PIR6,4
CLC6IF,PIR6,5
CLC7IF,PIR6,6
CLC8IF,PIR6,7
CWGIF,PIR7,0
NVMIF,PIR7,5
CRCIF,PIR7,6
SCANIF,PIR7,7
CWG1IF,PIR7,0
SEN_WDTCON0,WDTCON0,0
SWDTEN,WDTCON0,0
WDTSEN,WDTCON0,0
WDTPS0,WDTCON0,1
WDTPS1,WDTCON0,2
WDTPS2,WDTCON0,3
WDTPS3,WDTCON0,4
WDTPS4,WDTCON0,5
WINDOW0,WDTCON1,0
WINDOW1,WDTCON1,1
WINDOW2,WDTCON1,2
WDTWINDOW0,WDTCON1,0
WDTWINDOW1,WDTCON1,1
WDTWINDOW2,WDTCON1,2
WDTCS0,WDTCON1,4
WDTCS1,WDTCON1,5
WDTCS2,WDTCON1,6
PSCNT0,WDTPSL,0
PSCNT1,WDTPSL,1
PSCNT2,WDTPSL,2
PSCNT3,WDTPSL,3
PSCNT4,WDTPSL,4
PSCNT5,WDTPSL,5
PSCNT6,WDTPSL,6
PSCNT7,WDTPSL,7
WDTPSCNT0,WDTPSL,0
WDTPSCNT1,WDTPSL,1
WDTPSCNT2,WDTPSL,2
WDTPSCNT3,WDTPSL,3
WDTPSCNT4,WDTPSL,4
WDTPSCNT5,WDTPSL,5
WDTPSCNT6,WDTPSL,6
WDTPSCNT7,WDTPSL,7
PSCNT8,WDTPSH,0
PSCNT9,WDTPSH,1
PSCNT10,WDTPSH,2
PSCNT11,WDTPSH,3
PSCNT12,WDTPSH,4
PSCNT13,WDTPSH,5
PSCNT14,WDTPSH,6
PSCNT15,WDTPSH,7
WDTPSCNT8,WDTPSH,0
WDTPSCNT9,WDTPSH,1
WDTPSCNT10,WDTPSH,2
WDTPSCNT11,WDTPSH,3
WDTPSCNT12,WDTPSH,4
WDTPSCNT13,WDTPSH,5
WDTPSCNT14,WDTPSH,6
WDTPSCNT15,WDTPSH,7
PSCNT16,WDTTMR,0
PSCNT17,WDTTMR,1
STATE,WDTTMR,2
WDTPSCNT16,WDTTMR,0
WDTPSCNT17,WDTTMR,1
WDTSTATE,WDTTMR,2
WDTTMR0,WDTTMR,3
WDTTMR1,WDTTMR,4
WDTTMR2,WDTTMR,5
WDTTMR3,WDTTMR,6
WDTTMR4,WDTTMR,7
DOE,CPUDOZE,4
ROI,CPUDOZE,5
DOZEN,CPUDOZE,6
IDLEN,CPUDOZE,7
DOZE0,CPUDOZE,0
DOZE1,CPUDOZE,1
DOZE2,CPUDOZE,2
CDIV0,OSCCON2,0
CDIV1,OSCCON2,1
CDIV2,OSCCON2,2
CDIV3,OSCCON2,3
COSC0,OSCCON2,4
COSC1,OSCCON2,5
COSC2,OSCCON2,6
NOSCR,OSCCON3,3
ORDY,OSCCON3,4
SOSCPWR,OSCCON3,6
CSWHOLD,OSCCON3,7
PLLR,OSCSTAT,0
ADOR,OSCSTAT,2
SOR,OSCSTAT,3
LFOR,OSCSTAT,4
MFOR,OSCSTAT,5
HFOR,OSCSTAT,6
EXTOR,OSCSTAT,7
OSCSTAT1_PLLR,OSCSTAT1,0
OSCSTAT1_ADOR,OSCSTAT1,2
OSCSTAT1_SOR,OSCSTAT1,3
OSCSTAT1_LFOR,OSCSTAT1,4
OSCSTAT1_MFOR,OSCSTAT1,5
OSCSTAT1_HFOR,OSCSTAT1,6
OSCSTAT1_EXTOR,OSCSTAT1,7
ADOEN,OSCEN,2
SOSCEN,OSCEN,3
LFOEN,OSCEN,4
MFOEN,OSCEN,5
HFOEN,OSCEN,6
EXTOEN,OSCEN,7
TUN0,OSCTUNE,0
TUN1,OSCTUNE,1
TUN2,OSCTUNE,2
TUN3,OSCTUNE,3
TUN4,OSCTUNE,4
TUN5,OSCTUNE,5
FRQ0,OSCFREQ,0
FRQ1,OSCFREQ,1
FRQ2,OSCFREQ,2
FRQ3,OSCFREQ,3
OSCFRQ_FRQ0,OSCFRQ,0
OSCFRQ_FRQ1,OSCFRQ,1
OSCFRQ_FRQ2,OSCFRQ,2
OSCFRQ_FRQ3,OSCFRQ,3
VREGPM0,VREGCON,0
VREGPM1,VREGCON,1
PMSYS0,VREGCON,4
PMSYS1,VREGCON,5
BORRDY,BORCON,0
SBOREN,BORCON,7
IOCMD,PMD0,0
CLKRMD,PMD0,1
NVMMD,PMD0,2
SCANMD,PMD0,3
CRCMD,PMD0,4
HLVDMD,PMD0,5
FVRMD,PMD0,6
SYSCMD,PMD0,7
ZCDMD,PMD2,0
CMP1MD,PMD2,1
CMP2MD,PMD2,2
ADCMD,PMD2,5
DACMD,PMD2,6
CCP1MD,PMD3,0
CCP2MD,PMD3,1
PWM3MD,PMD3,2
PWM4MD,PMD3,3
CLC5MD,PMD3,4
CLC6MD,PMD3,5
CLC7MD,PMD3,6
CLC8MD,PMD3,7
CWGMD,PMD4,0
MSSP1MD,PMD4,4
MSSP2MD,PMD4,5
UART1MD,PMD4,6
UART2MD,PMD4,7
CWG1MD,PMD4,0
DSMMD,PMD5,0
CLC1MD,PMD5,4
CLC2MD,PMD5,5
CLC3MD,PMD5,6
CLC4MD,PMD5,7
RA0PPS0,RA0PPS,0
RA0PPS1,RA0PPS,1
RA0PPS2,RA0PPS,2
RA0PPS3,RA0PPS,3
RA0PPS4,RA0PPS,4
RA2PPS0,RA2PPS,0
RA2PPS1,RA2PPS,1
RA2PPS2,RA2PPS,2
RA2PPS3,RA2PPS,3
RA2PPS4,RA2PPS,4
RA3PPS0,RA3PPS,0
RA3PPS1,RA3PPS,1
RA3PPS2,RA3PPS,2
RA3PPS3,RA3PPS,3
RA3PPS4,RA3PPS,4
RA4PPS0,RA4PPS,0
RA4PPS1,RA4PPS,1
RA4PPS2,RA4PPS,2
RA4PPS3,RA4PPS,3
RA4PPS4,RA4PPS,4
RA5PPS0,RA5PPS,0
RA5PPS1,RA5PPS,1
RA5PPS2,RA5PPS,2
RA5PPS3,RA5PPS,3
RA5PPS4,RA5PPS,4
RA6PPS0,RA6PPS,0
RA6PPS1,RA6PPS,1
RA6PPS2,RA6PPS,2
RA6PPS3,RA6PPS,3
RA6PPS4,RA6PPS,4
RA7PPS0,RA7PPS,0
RA7PPS1,RA7PPS,1
RA7PPS2,RA7PPS,2
RA7PPS3,RA7PPS,3
RA7PPS4,RA7PPS,4
RB0PPS0,RB0PPS,0
RB0PPS1,RB0PPS,1
RB0PPS2,RB0PPS,2
RB0PPS3,RB0PPS,3
RB0PPS4,RB0PPS,4
RB2PPS0,RB2PPS,0
RB2PPS1,RB2PPS,1
RB2PPS2,RB2PPS,2
RB2PPS3,RB2PPS,3
RB2PPS4,RB2PPS,4
RB3PPS0,RB3PPS,0
RB3PPS1,RB3PPS,1
RB3PPS2,RB3PPS,2
RB3PPS3,RB3PPS,3
RB3PPS4,RB3PPS,4
RB4PPS0,RB4PPS,0
RB4PPS1,RB4PPS,1
RB4PPS2,RB4PPS,2
RB4PPS3,RB4PPS,3
RB4PPS4,RB4PPS,4
RB5PPS0,RB5PPS,0
RB5PPS1,RB5PPS,1
RB5PPS2,RB5PPS,2
RB5PPS3,RB5PPS,3
RB5PPS4,RB5PPS,4
RB6PPS0,RB6PPS,0
RB6PPS1,RB6PPS,1
RB6PPS2,RB6PPS,2
RB6PPS3,RB6PPS,3
RB6PPS4,RB6PPS,4
RB7PPS0,RB7PPS,0
RB7PPS1,RB7PPS,1
RB7PPS2,RB7PPS,2
RB7PPS3,RB7PPS,3
RB7PPS4,RB7PPS,4
RC0PPS0,RC0PPS,0
RC0PPS1,RC0PPS,1
RC0PPS2,RC0PPS,2
RC0PPS3,RC0PPS,3
RC0PPS4,RC0PPS,4
RC2PPS0,RC2PPS,0
RC2PPS1,RC2PPS,1
RC2PPS2,RC2PPS,2
RC2PPS3,RC2PPS,3
RC2PPS4,RC2PPS,4
RC3PPS0,RC3PPS,0
RC3PPS1,RC3PPS,1
RC3PPS2,RC3PPS,2
RC3PPS3,RC3PPS,3
RC3PPS4,RC3PPS,4
RC4PPS0,RC4PPS,0
RC4PPS1,RC4PPS,1
RC4PPS2,RC4PPS,2
RC4PPS3,RC4PPS,3
RC4PPS4,RC4PPS,4
RC5PPS0,RC5PPS,0
RC5PPS1,RC5PPS,1
RC5PPS2,RC5PPS,2
RC5PPS3,RC5PPS,3
RC5PPS4,RC5PPS,4
RC6PPS0,RC6PPS,0
RC6PPS1,RC6PPS,1
RC6PPS2,RC6PPS,2
RC6PPS3,RC6PPS,3
RC6PPS4,RC6PPS,4
RC7PPS0,RC7PPS,0
RC7PPS1,RC7PPS,1
RC7PPS2,RC7PPS,2
RC7PPS3,RC7PPS,3
RC7PPS4,RC7PPS,4
IOCAF0,IOCAF,0
IOCAF1,IOCAF,1
IOCAF2,IOCAF,2
IOCAF3,IOCAF,3
IOCAF4,IOCAF,4
IOCAF5,IOCAF,5
IOCAF6,IOCAF,6
IOCAF7,IOCAF,7
IOCAN0,IOCAN,0
IOCAN1,IOCAN,1
IOCAN2,IOCAN,2
IOCAN3,IOCAN,3
IOCAN4,IOCAN,4
IOCAN5,IOCAN,5
IOCAN6,IOCAN,6
IOCAN7,IOCAN,7
IOCAP0,IOCAP,0
IOCAP1,IOCAP,1
IOCAP2,IOCAP,2
IOCAP3,IOCAP,3
IOCAP4,IOCAP,4
IOCAP5,IOCAP,5
IOCAP6,IOCAP,6
IOCAP7,IOCAP,7
INLVLA0,INLVLA,0
INLVLA1,INLVLA,1
INLVLA2,INLVLA,2
INLVLA3,INLVLA,3
INLVLA4,INLVLA,4
INLVLA5,INLVLA,5
INLVLA6,INLVLA,6
INLVLA7,INLVLA,7
SLRA0,SLRCONA,0
SLRA1,SLRCONA,1
SLRA2,SLRCONA,2
SLRA3,SLRCONA,3
SLRA4,SLRCONA,4
SLRA5,SLRCONA,5
SLRA6,SLRCONA,6
SLRA7,SLRCONA,7
ODCA0,ODCONA,0
ODCA1,ODCONA,1
ODCA2,ODCONA,2
ODCA3,ODCONA,3
ODCA4,ODCONA,4
ODCA5,ODCONA,5
ODCA6,ODCONA,6
ODCA7,ODCONA,7
WPUA0,WPUA,0
WPUA1,WPUA,1
WPUA2,WPUA,2
WPUA3,WPUA,3
WPUA4,WPUA,4
WPUA5,WPUA,5
WPUA6,WPUA,6
WPUA7,WPUA,7
ANSELA0,ANSELA,0
ANSELA1,ANSELA,1
ANSELA2,ANSELA,2
ANSELA3,ANSELA,3
ANSELA4,ANSELA,4
ANSELA5,ANSELA,5
ANSELA6,ANSELA,6
ANSELA7,ANSELA,7
IOCBF0,IOCBF,0
IOCBF1,IOCBF,1
IOCBF2,IOCBF,2
IOCBF3,IOCBF,3
IOCBF4,IOCBF,4
IOCBF5,IOCBF,5
IOCBF6,IOCBF,6
IOCBF7,IOCBF,7
IOCBN0,IOCBN,0
IOCBN1,IOCBN,1
IOCBN2,IOCBN,2
IOCBN3,IOCBN,3
IOCBN4,IOCBN,4
IOCBN5,IOCBN,5
IOCBN6,IOCBN,6
IOCBN7,IOCBN,7
IOCBP0,IOCBP,0
IOCBP1,IOCBP,1
IOCBP2,IOCBP,2
IOCBP3,IOCBP,3
IOCBP4,IOCBP,4
IOCBP5,IOCBP,5
IOCBP6,IOCBP,6
IOCBP7,IOCBP,7
INLVLB0,INLVLB,0
INLVLB1,INLVLB,1
INLVLB2,INLVLB,2
INLVLB3,INLVLB,3
INLVLB4,INLVLB,4
INLVLB5,INLVLB,5
INLVLB6,INLVLB,6
INLVLB7,INLVLB,7
SLRB0,SLRCONB,0
SLRB1,SLRCONB,1
SLRB2,SLRCONB,2
SLRB3,SLRCONB,3
SLRB4,SLRCONB,4
SLRB5,SLRCONB,5
SLRB6,SLRCONB,6
SLRB7,SLRCONB,7
ODCB0,ODCONB,0
ODCB1,ODCONB,1
ODCB2,ODCONB,2
ODCB3,ODCONB,3
ODCB4,ODCONB,4
ODCB5,ODCONB,5
ODCB6,ODCONB,6
ODCB7,ODCONB,7
WPUB0,WPUB,0
WPUB1,WPUB,1
WPUB2,WPUB,2
WPUB3,WPUB,3
WPUB4,WPUB,4
WPUB5,WPUB,5
WPUB6,WPUB,6
WPUB7,WPUB,7
ANSELB0,ANSELB,0
ANSELB1,ANSELB,1
ANSELB2,ANSELB,2
ANSELB3,ANSELB,3
ANSELB4,ANSELB,4
ANSELB5,ANSELB,5
ANSELB6,ANSELB,6
ANSELB7,ANSELB,7
IOCCF0,IOCCF,0
IOCCF1,IOCCF,1
IOCCF2,IOCCF,2
IOCCF3,IOCCF,3
IOCCF4,IOCCF,4
IOCCF5,IOCCF,5
IOCCF6,IOCCF,6
IOCCF7,IOCCF,7
IOCCN0,IOCCN,0
IOCCN1,IOCCN,1
IOCCN2,IOCCN,2
IOCCN3,IOCCN,3
IOCCN4,IOCCN,4
IOCCN5,IOCCN,5
IOCCN6,IOCCN,6
IOCCN7,IOCCN,7
IOCCP0,IOCCP,0
IOCCP1,IOCCP,1
IOCCP2,IOCCP,2
IOCCP3,IOCCP,3
IOCCP4,IOCCP,4
IOCCP5,IOCCP,5
IOCCP6,IOCCP,6
IOCCP7,IOCCP,7
INLVLC0,INLVLC,0
INLVLC1,INLVLC,1
INLVLC2,INLVLC,2
INLVLC3,INLVLC,3
INLVLC4,INLVLC,4
INLVLC5,INLVLC,5
INLVLC6,INLVLC,6
INLVLC7,INLVLC,7
SLRC0,SLRCONC,0
SLRC1,SLRCONC,1
SLRC2,SLRCONC,2
SLRC3,SLRCONC,3
SLRC4,SLRCONC,4
SLRC5,SLRCONC,5
SLRC6,SLRCONC,6
SLRC7,SLRCONC,7
ODCC0,ODCONC,0
ODCC1,ODCONC,1
ODCC2,ODCONC,2
ODCC3,ODCONC,3
ODCC4,ODCONC,4
ODCC5,ODCONC,5
ODCC6,ODCONC,6
ODCC7,ODCONC,7
WPUC0,WPUC,0
WPUC1,WPUC,1
WPUC2,WPUC,2
WPUC3,WPUC,3
WPUC4,WPUC,4
WPUC5,WPUC,5
WPUC6,WPUC,6
WPUC7,WPUC,7
ANSELC0,ANSELC,0
ANSELC1,ANSELC,1
ANSELC2,ANSELC,2
ANSELC3,ANSELC,3
ANSELC4,ANSELC,4
ANSELC5,ANSELC,5
ANSELC6,ANSELC,6
ANSELC7,ANSELC,7
IOCEF3,IOCEF,3
IOCEN3,IOCEN,3
IOCEP3,IOCEP,3
INLVLE3,INLVLE,3
WPUE3,WPUE,3
INTL,HLVDCON0,0
INTH,HLVDCON0,1
RDY_HLVDCON0,HLVDCON0,4
OUT_HLVDCON0,HLVDCON0,5
HLVDCON0_EN,HLVDCON0,7
HLVDINTL,HLVDCON0,0
HLVDINTH,HLVDCON0,1
HLVDRDY,HLVDCON0,4
HLVDOUT,HLVDCON0,5
HLVDEN,HLVDCON0,7
SEL0,HLVDCON1,0
SEL1,HLVDCON1,1
SEL2,HLVDCON1,2
SEL3,HLVDCON1,3
HLVDSEL0,HLVDCON1,0
HLVDSEL1,HLVDCON1,1
HLVDSEL2,HLVDCON1,2
HLVDSEL3,HLVDCON1,3
TSRNG,FVRCON,4
TSEN,FVRCON,5
RDY_FVRCON,FVRCON,6
FVRCON_EN,FVRCON,7
ADFVR0,FVRCON,0
ADFVR1,FVRCON,1
CDAFVR0,FVRCON,2
CDAFVR1,FVRCON,3
FVRRDY,FVRCON,6
FVREN,FVRCON,7
INTN_ZCDCON,ZCDCON,0
INTP_ZCDCON,ZCDCON,1
POL_ZCDCON,ZCDCON,4
OUT_ZCDCON,ZCDCON,5
SEN_ZCDCON,ZCDCON,7
ZCDINTN,ZCDCON,0
ZCDINTP,ZCDCON,1
ZCDPOL,ZCDCON,4
ZCDOUT,ZCDCON,5
ZCDSEN,ZCDCON,7
NSS,DAC1CON0,0
OE2,DAC1CON0,4
OE1,DAC1CON0,5
DAC1CON0_EN,DAC1CON0,7
DAC1NSS,DAC1CON0,0
DAC1PSS0,DAC1CON0,2
DAC1PSS1,DAC1CON0,3
DAC1OE2,DAC1CON0,4
DAC1OE1,DAC1CON0,5
DAC1EN,DAC1CON0,7
PSS0,DAC1CON0,2
PSS1,DAC1CON0,3
DAC1R0,DAC1CON1,0
DAC1R1,DAC1CON1,1
DAC1R2,DAC1CON1,2
DAC1R3,DAC1CON1,3
DAC1R4,DAC1CON1,4
SYNC_CM2CON0,CM2CON0,0
CM2CON0_HYS,CM2CON0,1
POL_CM2CON0,CM2CON0,4
OUT_CM2CON0,CM2CON0,6
CM2CON0_EN,CM2CON0,7
C2SYNC,CM2CON0,0
C2HYS,CM2CON0,1
C2POL,CM2CON0,4
C2OUT,CM2CON0,6
C2EN,CM2CON0,7
INTN_CM2CON1,CM2CON1,0
INTP_CM2CON1,CM2CON1,1
C2INTN,CM2CON1,0
C2INTP,CM2CON1,1
CM2NCH_NCH0,CM2NCH,0
CM2NCH_NCH1,CM2NCH,1
CM2NCH_NCH2,CM2NCH,2
C2NCH0,CM2NCH,0
C2NCH1,CM2NCH,1
C2NCH2,CM2NCH,2
CM2PCH_PCH0,CM2PCH,0
CM2PCH_PCH1,CM2PCH,1
CM2PCH_PCH2,CM2PCH,2
C2PCH0,CM2PCH,0
C2PCH1,CM2PCH,1
C2PCH2,CM2PCH,2
MC1OUT,CMOUT,0
MC2OUT,CMOUT,1
CLKRCON_EN,CLKRCON,7
CLKRDIV0,CLKRCON,0
CLKRDIV1,CLKRCON,1
CLKRDIV2,CLKRCON,2
CLKRDC0,CLKRCON,3
CLKRDC1,CLKRCON,4
CLKREN,CLKRCON,7
DIV0,CLKRCON,0
DIV1,CLKRCON,1
DIV2,CLKRCON,2
DC0_CLKRCON,CLKRCON,3
DC1_CLKRCON,CLKRCON,4
CLKRCLK0,CLKRCLK,0
CLKRCLK1,CLKRCLK,1
CLKRCLK2,CLKRCLK,2
CLK0,CLKRCLK,0
CLK1,CLKRCLK,1
CLK2,CLKRCLK,2
CS,CWG1CLK,0
CWG1CS,CWG1CLK,0
CWG1CLKCON_CS,CWG1CLKCON,0
CWG1CLKCON_CWG1CS,CWG1CLKCON,0
CWG1ISM0,CWG1ISM,0
CWG1ISM1,CWG1ISM,1
CWG1ISM2,CWG1ISM,2
CWG1ISM3,CWG1ISM,3
DBR0,CWG1DBR,0
DBR1,CWG1DBR,1
DBR2,CWG1DBR,2
DBR3,CWG1DBR,3
DBR4,CWG1DBR,4
DBR5,CWG1DBR,5
CWG1DBR0,CWG1DBR,0
CWG1DBR1,CWG1DBR,1
CWG1DBR2,CWG1DBR,2
CWG1DBR3,CWG1DBR,3
CWG1DBR4,CWG1DBR,4
CWG1DBR5,CWG1DBR,5
DBF0,CWG1DBF,0
DBF1,CWG1DBF,1
DBF2,CWG1DBF,2
DBF3,CWG1DBF,3
DBF4,CWG1DBF,4
DBF5,CWG1DBF,5
CWG1DBF0,CWG1DBF,0
CWG1DBF1,CWG1DBF,1
CWG1DBF2,CWG1DBF,2
CWG1DBF3,CWG1DBF,3
CWG1DBF4,CWG1DBF,4
CWG1DBF5,CWG1DBF,5
LD,CWG1CON0,6
CWG1CON0_EN,CWG1CON0,7
CWG1CON0_MODE0,CWG1CON0,0
CWG1CON0_MODE1,CWG1CON0,1
CWG1CON0_MODE2,CWG1CON0,2
G1EN,CWG1CON0,7
CWG1LD,CWG1CON0,6
CWG1EN,CWG1CON0,7
CWG1MODE0,CWG1CON0,0
CWG1MODE1,CWG1CON0,1
CWG1MODE2,CWG1CON0,2
POLA,CWG1CON1,0
POLB,CWG1CON1,1
POLC,CWG1CON1,2
POLD,CWG1CON1,3
IN,CWG1CON1,5
CWG1POLA,CWG1CON1,0
CWG1POLB,CWG1CON1,1
CWG1POLC,CWG1CON1,2
CWG1POLD,CWG1CON1,3
CWG1IN,CWG1CON1,5
REN,CWG1AS0,6
SHUTDOWN,CWG1AS0,7
LSAC0,CWG1AS0,2
LSAC1,CWG1AS0,3
LSBD0,CWG1AS0,4
LSBD1,CWG1AS0,5
CWG1REN,CWG1AS0,6
CWG1SHUTDOWN,CWG1AS0,7
CWG1LSAC0,CWG1AS0,2
CWG1LSAC1,CWG1AS0,3
CWG1LSBD0,CWG1AS0,4
CWG1LSBD1,CWG1AS0,5
AS0E,CWG1AS1,0
AS1E,CWG1AS1,1
AS2E,CWG1AS1,2
AS3E,CWG1AS1,3
AS4E,CWG1AS1,4
AS5E,CWG1AS1,5
STRA,CWG1STR,0
STRB,CWG1STR,1
STRC,CWG1STR,2
STRD,CWG1STR,3
OVRA,CWG1STR,4
OVRB,CWG1STR,5
OVRC,CWG1STR,6
OVRD,CWG1STR,7
CWG1STRA,CWG1STR,0
CWG1STRB,CWG1STR,1
CWG1STRC,CWG1STR,2
CWG1STRD,CWG1STR,3
CWG1OVRA,CWG1STR,4
CWG1OVRB,CWG1STR,5
CWG1OVRC,CWG1STR,6
CWG1OVRD,CWG1STR,7
LADR0,SCANLADRL,0
LADR1,SCANLADRL,1
LADR2,SCANLADRL,2
LADR3,SCANLADRL,3
LADR4,SCANLADRL,4
LADR5,SCANLADRL,5
LADR6,SCANLADRL,6
LADR7,SCANLADRL,7
SCANLADR0,SCANLADRL,0
SCANLADR1,SCANLADRL,1
SCANLADR2,SCANLADRL,2
SCANLADR3,SCANLADRL,3
SCANLADR4,SCANLADRL,4
SCANLADR5,SCANLADRL,5
SCANLADR6,SCANLADRL,6
SCANLADR7,SCANLADRL,7
LADR8,SCANLADRH,0
LADR9,SCANLADRH,1
LADR10,SCANLADRH,2
LADR11,SCANLADRH,3
LADR12,SCANLADRH,4
LADR13,SCANLADRH,5
LADR14,SCANLADRH,6
LADR15,SCANLADRH,7
SCANLADR8,SCANLADRH,0
SCANLADR9,SCANLADRH,1
SCANLADR10,SCANLADRH,2
SCANLADR11,SCANLADRH,3
SCANLADR12,SCANLADRH,4
SCANLADR13,SCANLADRH,5
SCANLADR14,SCANLADRH,6
SCANLADR15,SCANLADRH,7
LADR16,SCANLADRU,0
LADR17,SCANLADRU,1
LADR18,SCANLADRU,2
LADR19,SCANLADRU,3
LADR20,SCANLADRU,4
LADR21,SCANLADRU,5
SCANLADR16,SCANLADRU,0
SCANLADR17,SCANLADRU,1
SCANLADR18,SCANLADRU,2
SCANLADR19,SCANLADRU,3
SCANLADR20,SCANLADRU,4
SCANLADR21,SCANLADRU,5
HADR0,SCANHADRL,0
HADR1,SCANHADRL,1
HADR2,SCANHADRL,2
HADR3,SCANHADRL,3
HADR4,SCANHADRL,4
HADR5,SCANHADRL,5
HADR6,SCANHADRL,6
HADR7,SCANHADRL,7
SCANHADR0,SCANHADRL,0
SCANHADR1,SCANHADRL,1
SCANHADR2,SCANHADRL,2
SCANHADR3,SCANHADRL,3
SCANHADR4,SCANHADRL,4
SCANHADR5,SCANHADRL,5
SCANHADR6,SCANHADRL,6
SCANHADR7,SCANHADRL,7
HADR8,SCANHADRH,0
HADR9,SCANHADRH,1
HADR10,SCANHADRH,2
HADR11,SCANHADRH,3
HADR12,SCANHADRH,4
HADR13,SCANHADRH,5
HADR14,SCANHADRH,6
HADR15,SCANHADRH,7
SCANHADR8,SCANHADRH,0
SCANHADR9,SCANHADRH,1
SCANHADR10,SCANHADRH,2
SCANHADR11,SCANHADRH,3
SCANHADR12,SCANHADRH,4
SCANHADR13,SCANHADRH,5
SCANHADR14,SCANHADRH,6
SCANHADR15,SCANHADRH,7
HADR16,SCANHADRU,0
HADR17,SCANHADRU,1
HADR18,SCANHADRU,2
HADR19,SCANHADRU,3
HADR20,SCANHADRU,4
HADR21,SCANHADRU,5
SCANHADR16,SCANHADRU,0
SCANHADR17,SCANHADRU,1
SCANHADR18,SCANHADRU,2
SCANHADR19,SCANHADRU,3
SCANHADR20,SCANHADRU,4
SCANHADR21,SCANHADRU,5
INTM,SCANCON0,3
INVALID,SCANCON0,4
BUSY,SCANCON0,5
GO_SCANCON0,SCANCON0,6
SCANCON0_EN,SCANCON0,7
SCANCON0_MODE0,SCANCON0,0
SCANCON0_MODE1,SCANCON0,1
SCANINTM,SCANCON0,3
SCANINVALID,SCANCON0,4
SCANBUSY,SCANCON0,5
SCANGO,SCANCON0,6
SCANEN,SCANCON0,7
SCANMODE0,SCANCON0,0
SCANMODE1,SCANCON0,1
DABORT,SCANCON0,4
TSEL0,SCANTRIG,0
TSEL1,SCANTRIG,1
TSEL2,SCANTRIG,2
TSEL3,SCANTRIG,3
SCANTSEL0,SCANTRIG,0
SCANTSEL1,SCANTRIG,1
SCANTSEL2,SCANTRIG,2
SCANTSEL3,SCANTRIG,3
BIT,MDCON0,0
OPOL,MDCON0,4
OUT_MDCON0,MDCON0,5
MDCON0_EN,MDCON0,7
MDBIT,MDCON0,0
MDOPOL,MDCON0,4
MDOUT,MDCON0,5
MDEN,MDCON0,7
CLSYNC,MDCON1,0
CLPOL,MDCON1,1
CHSYNC,MDCON1,4
CHPOL,MDCON1,5
MDCLSYNC,MDCON1,0
MDCLPOL,MDCON1,1
MDCHSYNC,MDCON1,4
MDCHPOL,MDCON1,5
SRCS0,MDSRC,0
SRCS1,MDSRC,1
SRCS2,MDSRC,2
SRCS3,MDSRC,3
MDSRCS0,MDSRC,0
MDSRCS1,MDSRC,1
MDSRCS2,MDSRC,2
MDSRCS3,MDSRC,3
CLS0,MDCARL,0
CLS1,MDCARL,1
CLS2,MDCARL,2
MDCLS0,MDCARL,0
MDCLS1,MDCARL,1
MDCLS2,MDCARL,2
CHS0,MDCARH,0
CHS1,MDCARH,1
CHS2,MDCARH,2
MDCHS0,MDCARH,0
MDCHS1,MDCARH,1
MDCHS2,MDCARH,2
ADACT0,ADACT,0
ADACT1,ADACT,1
ADACT2,ADACT,2
ADACT3,ADACT,3
ADACT4,ADACT,4
ADCS0,ADCLK,0
ADCS1,ADCLK,1
ADCS2,ADCLK,2
ADCS3,ADCLK,3
ADCS4,ADCLK,4
ADCS5,ADCLK,5
ADNREF,ADREF,4
ADPREF0,ADREF,0
ADPREF1,ADREF,1
ADACLR,ADCON2,3
ADPSIS,ADCON2,7
ADMD0,ADCON2,0
ADMD1,ADCON2,1
ADMD2,ADCON2,2
ADCRS0,ADCON2,4
ADCRS1,ADCON2,5
ADCRS2,ADCON2,6
ADSOI,ADCON3,3
ADTMD0,ADCON3,0
ADTMD1,ADCON3,1
ADTMD2,ADCON3,2
ADCALC0,ADCON3,4
ADCALC1,ADCON3,5
ADCALC2,ADCON3,6
ADACQ0,ADACQ,0
ADACQ1,ADACQ,1
ADACQ2,ADACQ,2
ADACQ3,ADACQ,3
ADACQ4,ADACQ,4
ADACQ5,ADACQ,5
ADACQ6,ADACQ,6
ADACQ7,ADACQ,7
ADCAP0,ADCAP,0
ADCAP1,ADCAP,1
ADCAP2,ADCAP,2
ADCAP3,ADCAP,3
ADCAP4,ADCAP,4
ADPRE0,ADPRE,0
ADPRE1,ADPRE,1
ADPRE2,ADPRE,2
ADPRE3,ADPRE,3
ADPRE4,ADPRE,4
ADPRE5,ADPRE,5
ADPRE6,ADPRE,6
ADPRE7,ADPRE,7
ADPCH0,ADPCH,0
ADPCH1,ADPCH,1
ADPCH2,ADPCH,2
ADPCH3,ADPCH,3
ADPCH4,ADPCH,4
ADPCH5,ADPCH,5
ADGO,ADCON0,0
ADFM,ADCON0,2
ADCS,ADCON0,4
ADCONT,ADCON0,6
ADON,ADCON0,7
GO_ADCON0,ADCON0,0
ADFM0,ADCON0,2
DONE,ADCON0,0
GO_DONE,ADCON0,0
GO_NOT_DONE,ADCON0,0
ADPREV0,ADPREVL,0
ADPREV1,ADPREVL,1
ADPREV2,ADPREVL,2
ADPREV3,ADPREVL,3
ADPREV4,ADPREVL,4
ADPREV5,ADPREVL,5
ADPREV6,ADPREVL,6
ADPREV7,ADPREVL,7
ADPREV8,ADPREVH,0
ADPREV9,ADPREVH,1
ADPREV10,ADPREVH,2
ADPREV11,ADPREVH,3
ADPREV12,ADPREVH,4
ADPREV13,ADPREVH,5
ADPREV14,ADPREVH,6
ADPREV15,ADPREVH,7
ADRES0,ADRESL,0
ADRES1,ADRESL,1
ADRES2,ADRESL,2
ADRES3,ADRESL,3
ADRES4,ADRESL,4
ADRES5,ADRESL,5
ADRES6,ADRESL,6
ADRES7,ADRESL,7
ADRES8,ADRESH,0
ADRES9,ADRESH,1
ADRES10,ADRESH,2
ADRES11,ADRESH,3
ADRES12,ADRESH,4
ADRES13,ADRESH,5
ADRES14,ADRESH,6
ADRES15,ADRESH,7
ADMATH,ADSTAT,4
ADLTHR,ADSTAT,5
ADUTHR,ADSTAT,6
ADAOV,ADSTAT,7
ADSTAT0,ADSTAT,0
ADSTAT1,ADSTAT,1
ADSTAT2,ADSTAT,2
ADRPT0,ADRPT,0
ADRPT1,ADRPT,1
ADRPT2,ADRPT,2
ADRPT3,ADRPT,3
ADRPT4,ADRPT,4
ADRPT5,ADRPT,5
ADRPT6,ADRPT,6
ADRPT7,ADRPT,7
ADCNT0,ADCNT,0
ADCNT1,ADCNT,1
ADCNT2,ADCNT,2
ADCNT3,ADCNT,3
ADCNT4,ADCNT,4
ADCNT5,ADCNT,5
ADCNT6,ADCNT,6
ADCNT7,ADCNT,7
ADSTPT0,ADSTPTL,0
ADSTPT1,ADSTPTL,1
ADSTPT2,ADSTPTL,2
ADSTPT3,ADSTPTL,3
ADSTPT4,ADSTPTL,4
ADSTPT5,ADSTPTL,5
ADSTPT6,ADSTPTL,6
ADSTPT7,ADSTPTL,7
ADSTPT8,ADSTPTH,0
ADSTPT9,ADSTPTH,1
ADSTPT10,ADSTPTH,2
ADSTPT11,ADSTPTH,3
ADSTPT12,ADSTPTH,4
ADSTPT13,ADSTPTH,5
ADSTPT14,ADSTPTH,6
ADSTPT15,ADSTPTH,7
ADLTH0,ADLTHL,0
ADLTH1,ADLTHL,1
ADLTH2,ADLTHL,2
ADLTH3,ADLTHL,3
ADLTH4,ADLTHL,4
ADLTH5,ADLTHL,5
ADLTH6,ADLTHL,6
ADLTH7,ADLTHL,7
ADLTH8,ADLTHH,0
ADLTH9,ADLTHH,1
ADLTH10,ADLTHH,2
ADLTH11,ADLTHH,3
ADLTH12,ADLTHH,4
ADLTH13,ADLTHH,5
ADLTH14,ADLTHH,6
ADLTH15,ADLTHH,7
ADUTH0,ADUTHL,0
ADUTH1,ADUTHL,1
ADUTH2,ADUTHL,2
ADUTH3,ADUTHL,3
ADUTH4,ADUTHL,4
ADUTH5,ADUTHL,5
ADUTH6,ADUTHL,6
ADUTH7,ADUTHL,7
ADUTH8,ADUTHH,0
ADUTH9,ADUTHH,1
ADUTH10,ADUTHH,2
ADUTH11,ADUTHH,3
ADUTH12,ADUTHH,4
ADUTH13,ADUTHH,5
ADUTH14,ADUTHH,6
ADUTH15,ADUTHH,7
ADERR0,ADERRL,0
ADERR1,ADERRL,1
ADERR2,ADERRL,2
ADERR3,ADERRL,3
ADERR4,ADERRL,4
ADERR5,ADERRL,5
ADERR6,ADERRL,6
ADERR7,ADERRL,7
ADERR8,ADERRH,0
ADERR9,ADERRH,1
ADERR10,ADERRH,2
ADERR11,ADERRH,3
ADERR12,ADERRH,4
ADERR13,ADERRH,5
ADERR14,ADERRH,6
ADERR15,ADERRH,7
ADACC0,ADACCL,0
ADACC1,ADACCL,1
ADACC2,ADACCL,2
ADACC3,ADACCL,3
ADACC4,ADACCL,4
ADACC5,ADACCL,5
ADACC6,ADACCL,6
ADACC7,ADACCL,7
ADACC8,ADACCH,0
ADACC9,ADACCH,1
ADACC10,ADACCH,2
ADACC11,ADACCH,3
ADACC12,ADACCH,4
ADACC13,ADACCH,5
ADACC14,ADACCH,6
ADACC15,ADACCH,7
ADFLTR0,ADFLTRL,0
ADFLTR1,ADFLTRL,1
ADFLTR2,ADFLTRL,2
ADFLTR3,ADFLTRL,3
ADFLTR4,ADFLTRL,4
ADFLTR5,ADFLTRL,5
ADFLTR6,ADFLTRL,6
ADFLTR7,ADFLTRL,7
ADFLTR8,ADFLTRH,0
ADFLTR9,ADFLTRH,1
ADFLTR10,ADFLTRH,2
ADFLTR11,ADFLTRH,3
ADFLTR12,ADFLTRH,4
ADFLTR13,ADFLTRH,5
ADFLTR14,ADFLTRH,6
ADFLTR15,ADFLTRH,7
DATA0,CRCDATL,0
DATA1,CRCDATL,1
DATA2,CRCDATL,2
DATA3,CRCDATL,3
DATA4,CRCDATL,4
DATA5,CRCDATL,5
DATA6,CRCDATL,6
DATA7,CRCDATL,7
DATA8,CRCDATH,0
DATA9,CRCDATH,1
DATA10,CRCDATH,2
DATA11,CRCDATH,3
DATA12,CRCDATH,4
DATA13,CRCDATH,5
DATA14,CRCDATH,6
DATA15,CRCDATH,7
ACC0,CRCACCL,0
ACC1,CRCACCL,1
ACC2,CRCACCL,2
ACC3,CRCACCL,3
ACC4,CRCACCL,4
ACC5,CRCACCL,5
ACC6,CRCACCL,6
ACC7,CRCACCL,7
ACC8,CRCACCH,0
ACC9,CRCACCH,1
ACC10,CRCACCH,2
ACC11,CRCACCH,3
ACC12,CRCACCH,4
ACC13,CRCACCH,5
ACC14,CRCACCH,6
ACC15,CRCACCH,7
SHFT0,CRCSHIFTL,0
SHFT1,CRCSHIFTL,1
SHFT2,CRCSHIFTL,2
SHFT3,CRCSHIFTL,3
SHFT4,CRCSHIFTL,4
SHFT5,CRCSHIFTL,5
SHFT6,CRCSHIFTL,6
SHFT7,CRCSHIFTL,7
SHFT8,CRCSHIFTH,0
SHFT9,CRCSHIFTH,1
SHFT10,CRCSHIFTH,2
SHFT11,CRCSHIFTH,3
SHFT12,CRCSHIFTH,4
SHFT13,CRCSHIFTH,5
SHFT14,CRCSHIFTH,6
SHFT15,CRCSHIFTH,7
X1,CRCXORL,1
X2,CRCXORL,2
X3,CRCXORL,3
X4,CRCXORL,4
X5,CRCXORL,5
X6,CRCXORL,6
X7,CRCXORL,7
X8,CRCXORH,0
X9,CRCXORH,1
X10,CRCXORH,2
X11,CRCXORH,3
X12,CRCXORH,4
X13,CRCXORH,5
X14,CRCXORH,6
X15,CRCXORH,7
FULL,CRCCON0,0
SHIFTM,CRCCON0,1
ACCM,CRCCON0,4
CRCCON0_BUSY,CRCCON0,5
CRCGO,CRCCON0,6
CRCCON0_EN,CRCCON0,7
CRCEN,CRCCON0,7
PLEN0,CRCCON1,0
PLEN1,CRCCON1,1
PLEN2,CRCCON1,2
PLEN3,CRCCON1,3
DLEN0,CRCCON1,4
DLEN1,CRCCON1,5
DLEN2,CRCCON1,6
DLEN3,CRCCON1,7
NVMADR0,NVMADRL,0
NVMADR1,NVMADRL,1
NVMADR2,NVMADRL,2
NVMADR3,NVMADRL,3
NVMADR4,NVMADRL,4
NVMADR5,NVMADRL,5
NVMADR6,NVMADRL,6
NVMADR7,NVMADRL,7
NVMADR8,NVMADRH,0
NVMADR9,NVMADRH,1
NVMADR10,NVMADRH,2
NVMADR11,NVMADRH,3
NVMADR12,NVMADRH,4
NVMADR13,NVMADRH,5
NVMADR14,NVMADRH,6
NVMADR15,NVMADRH,7
NVMADR16,NVMADRU,0
NVMADR17,NVMADRU,1
NVMADR18,NVMADRU,2
NVMADR19,NVMADRU,3
NVMADR20,NVMADRU,4
NVMADR21,NVMADRU,5
NVMDAT0,NVMDATL,0
NVMDAT1,NVMDATL,1
NVMDAT2,NVMDATL,2
NVMDAT3,NVMDATL,3
NVMDAT4,NVMDATL,4
NVMDAT5,NVMDATL,5
NVMDAT6,NVMDATL,6
NVMDAT7,NVMDATL,7
NVMDAT8,NVMDATH,0
NVMDAT9,NVMDATH,1
NVMDAT10,NVMDATH,2
NVMDAT11,NVMDATH,3
NVMDAT12,NVMDATH,4
NVMDAT13,NVMDATH,5
NVMDAT14,NVMDATH,6
NVMDAT15,NVMDATH,7
NVMERR,NVMCON0,4
NVMEN,NVMCON0,7
RD,NVMCON1,0
SECRD,NVMCON1,1
WR,NVMCON1,4
SECWR,NVMCON1,5
SECER,NVMCON1,6
LATA0,LATA,0
LATA1,LATA,1
LATA2,LATA,2
LATA3,LATA,3
LATA4,LATA,4
LATA5,LATA,5
LATA6,LATA,6
LATA7,LATA,7
LATB0,LATB,0
LATB1,LATB,1
LATB2,LATB,2
LATB3,LATB,3
LATB4,LATB,4
LATB5,LATB,5
LATB6,LATB,6
LATB7,LATB,7
LATC0,LATC,0
LATC1,LATC,1
LATC2,LATC,2
LATC3,LATC,3
LATC4,LATC,4
LATC5,LATC,5
LATC6,LATC,6
LATC7,LATC,7
TRISA0,DDRA,0
TRISA1,DDRA,1
TRISA2,DDRA,2
TRISA3,DDRA,3
TRISA4,DDRA,4
TRISA5,DDRA,5
TRISA6,DDRA,6
TRISA7,DDRA,7
TRISA_TRISA0,TRISA,0
TRISA_TRISA1,TRISA,1
TRISA_TRISA2,TRISA,2
TRISA_TRISA3,TRISA,3
TRISA_TRISA4,TRISA,4
TRISA_TRISA5,TRISA,5
TRISA_TRISA6,TRISA,6
TRISA_TRISA7,TRISA,7
TRISB0,DDRB,0
TRISB1,DDRB,1
TRISB2,DDRB,2
TRISB3,DDRB,3
TRISB4,DDRB,4
TRISB5,DDRB,5
TRISB6,DDRB,6
TRISB7,DDRB,7
TRISB_TRISB0,TRISB,0
TRISB_TRISB1,TRISB,1
TRISB_TRISB2,TRISB,2
TRISB_TRISB3,TRISB,3
TRISB_TRISB4,TRISB,4
TRISB_TRISB5,TRISB,5
TRISB_TRISB6,TRISB,6
TRISB_TRISB7,TRISB,7
TRISC0,DDRC,0
TRISC1,DDRC,1
TRISC2,DDRC,2
TRISC3,DDRC,3
TRISC4,DDRC,4
TRISC5,DDRC,5
TRISC6,DDRC,6
TRISC7,DDRC,7
TRISC_TRISC0,TRISC,0
TRISC_TRISC1,TRISC,1
TRISC_TRISC2,TRISC,2
TRISC_TRISC3,TRISC,3
TRISC_TRISC4,TRISC,4
TRISC_TRISC5,TRISC,5
TRISC_TRISC6,TRISC,6
TRISC_TRISC7,TRISC,7
RA0,PORTA,0
RA1,PORTA,1
RA2,PORTA,2
RA3,PORTA,3
RA4,PORTA,4
RA5,PORTA,5
RA6,PORTA,6
RA7,PORTA,7
RB0,PORTB,0
RB1,PORTB,1
RB2,PORTB,2
RB3,PORTB,3
RB4,PORTB,4
RB5,PORTB,5
RB6,PORTB,6
RB7,PORTB,7
RC0,PORTC,0
RC1,PORTC,1
RC2,PORTC,2
RC3,PORTC,3
RC4,PORTC,4
RC5,PORTC,5
RC6,PORTC,6
RC7,PORTC,7
RE3,PORTE,3
RCSTA_RX9D,RCSTA,0
RCSTA_OERR,RCSTA,1
RCSTA_FERR,RCSTA,2
RCSTA_ADDEN,RCSTA,3
RCSTA_CREN,RCSTA,4
RCSTA_SREN,RCSTA,5
RCSTA_RX9,RCSTA,6
RCSTA_SPEN,RCSTA,7
TXSTA_TX9D,TXSTA,0
TXSTA_TRMT,TXSTA,1
TXSTA_BRGH,TXSTA,2
TXSTA_SENDB,TXSTA,3
SYNC_TXSTA,TXSTA,4
TXSTA_TXEN,TXSTA,5
TXSTA_TX9,TXSTA,6
TXSTA_CSRC,TXSTA,7
BAUDCON_ABDEN,BAUDCON,0
BAUDCON_WUE,BAUDCON,1
BAUDCON_BRG16,BAUDCON,3
BAUDCON_SCKP,BAUDCON,4
BAUDCON_RCIDL,BAUDCON,6
BAUDCON_ABDOVF,BAUDCON,7
BAUDCTL_ABDEN,BAUDCTL,0
BAUDCTL_WUE,BAUDCTL,1
BAUDCTL_BRG16,BAUDCTL,3
BAUDCTL_SCKP,BAUDCTL,4
BAUDCTL_RCIDL,BAUDCTL,6
BAUDCTL_ABDOVF,BAUDCTL,7
DC0_PWM4DCL,PWM4DCL,6
DC1_PWM4DCL,PWM4DCL,7
PWM4DC0,PWM4DCL,6
PWM4DC1,PWM4DCL,7
PWMPW0,PWM4DCL,6
PWMPW1,PWM4DCL,7
DC2,PWM4DCH,0
DC3,PWM4DCH,1
DC4,PWM4DCH,2
DC5,PWM4DCH,3
DC6,PWM4DCH,4
DC7,PWM4DCH,5
DC8,PWM4DCH,6
DC9,PWM4DCH,7
PWM4DC2,PWM4DCH,0
PWM4DC3,PWM4DCH,1
PWM4DC4,PWM4DCH,2
PWM4DC5,PWM4DCH,3
PWM4DC6,PWM4DCH,4
PWM4DC7,PWM4DCH,5
PWM4DC8,PWM4DCH,6
PWM4DC9,PWM4DCH,7
PWMPW2,PWM4DCH,0
PWMPW3,PWM4DCH,1
PWMPW4,PWM4DCH,2
PWMPW5,PWM4DCH,3
PWMPW6,PWM4DCH,4
PWMPW7,PWM4DCH,5
PWMPW8,PWM4DCH,6
PWMPW9,PWM4DCH,7
POL_PWM4CON,PWM4CON,4
OUT_PWM4CON,PWM4CON,5
PWM4CON_EN,PWM4CON,7
PWM4POL,PWM4CON,4
PWM4OUT,PWM4CON,5
PWM4EN,PWM4CON,7
DC0_PWM3DCL,PWM3DCL,6
DC1_PWM3DCL,PWM3DCL,7
PWM3DC0,PWM3DCL,6
PWM3DC1,PWM3DCL,7
PWM3DCL_PWMPW0,PWM3DCL,6
PWM3DCL_PWMPW1,PWM3DCL,7
PWM3DCH_DC2,PWM3DCH,0
PWM3DCH_DC3,PWM3DCH,1
PWM3DCH_DC4,PWM3DCH,2
PWM3DCH_DC5,PWM3DCH,3
PWM3DCH_DC6,PWM3DCH,4
PWM3DCH_DC7,PWM3DCH,5
PWM3DCH_DC8,PWM3DCH,6
PWM3DCH_DC9,PWM3DCH,7
PWM3DC2,PWM3DCH,0
PWM3DC3,PWM3DCH,1
PWM3DC4,PWM3DCH,2
PWM3DC5,PWM3DCH,3
PWM3DC6,PWM3DCH,4
PWM3DC7,PWM3DCH,5
PWM3DC8,PWM3DCH,6
PWM3DC9,PWM3DCH,7
PWM3DCH_PWMPW2,PWM3DCH,0
PWM3DCH_PWMPW3,PWM3DCH,1
PWM3DCH_PWMPW4,PWM3DCH,2
PWM3DCH_PWMPW5,PWM3DCH,3
PWM3DCH_PWMPW6,PWM3DCH,4
PWM3DCH_PWMPW7,PWM3DCH,5
PWM3DCH_PWMPW8,PWM3DCH,6
PWM3DCH_PWMPW9,PWM3DCH,7
POL_PWM3CON,PWM3CON,4
OUT_PWM3CON,PWM3CON,5
PWM3CON_EN,PWM3CON,7
PWM3POL,PWM3CON,4
PWM3OUT,PWM3CON,5
PWM3EN,PWM3CON,7
CCP2CON_FMT,CCP2CON,4
OUT_CCP2CON,CCP2CON,5
CCP2CON_EN,CCP2CON,7
CCP2CON_MODE0,CCP2CON,0
CCP2CON_MODE1,CCP2CON,1
CCP2CON_MODE2,CCP2CON,2
CCP2CON_MODE3,CCP2CON,3
CCP2FMT,CCP2CON,4
CCP2OUT,CCP2CON,5
CCP2EN,CCP2CON,7
CCP2MODE0,CCP2CON,0
CCP2MODE1,CCP2CON,1
CCP2MODE2,CCP2CON,2
CCP2MODE3,CCP2CON,3
CCP2CAP_CTS0,CCP2CAP,0
CCP2CAP_CTS1,CCP2CAP,1
CCP2CTS0,CCP2CAP,0
CCP2CTS1,CCP2CAP,1
C1TSEL0,CCPTMRS,0
C1TSEL1,CCPTMRS,1
C2TSEL0,CCPTMRS,2
C2TSEL1,CCPTMRS,3
P3TSEL0,CCPTMRS,4
P3TSEL1,CCPTMRS,5
P4TSEL0,CCPTMRS,6
P4TSEL1,CCPTMRS,7
ON_T6CON,T6CON,7
T6ON,T6CON,7
T6OUTPS0,T6CON,0
T6OUTPS1,T6CON,1
T6OUTPS2,T6CON,2
T6OUTPS3,T6CON,3
T6CKPS0,T6CON,4
T6CKPS1,T6CON,5
T6CKPS2,T6CON,6
OUTPS0,T6CON,0
OUTPS1,T6CON,1
OUTPS2,T6CON,2
OUTPS3,T6CON,3
T6CON_CKPS0,T6CON,4
T6CON_CKPS1,T6CON,5
CKPS2,T6CON,6
TMR6ON,T6CON,7
CKSYNC,T6HLT,5
CKPOL,T6HLT,6
PSYNC,T6HLT,7
T6HLT_MODE0,T6HLT,0
T6HLT_MODE1,T6HLT,1
T6HLT_MODE2,T6HLT,2
T6HLT_MODE3,T6HLT,3
MODE4,T6HLT,4
T6CKSYNC,T6HLT,5
T6CKPOL,T6HLT,6
T6PSYNC,T6HLT,7
T6MODE0,T6HLT,0
T6MODE1,T6HLT,1
T6MODE2,T6HLT,2
T6MODE3,T6HLT,3
T6MODE4,T6HLT,4
T6CLK_CS0,T6CLK,0
T6CLK_CS1,T6CLK,1
T6CLK_CS2,T6CLK,2
T6CLK_CS3,T6CLK,3
T6CS0,T6CLK,0
T6CS1,T6CLK,1
T6CS2,T6CLK,2
T6CS3,T6CLK,3
T6CLKCON_CS0,T6CLKCON,0
T6CLKCON_CS1,T6CLKCON,1
T6CLKCON_CS2,T6CLKCON,2
T6CLKCON_CS3,T6CLKCON,3
T6CLKCON_T6CS0,T6CLKCON,0
T6CLKCON_T6CS1,T6CLKCON,1
T6CLKCON_T6CS2,T6CLKCON,2
T6CLKCON_T6CS3,T6CLKCON,3
RSEL0,T6RST,0
RSEL1,T6RST,1
RSEL2,T6RST,2
RSEL3,T6RST,3
T6RSEL0,T6RST,0
T6RSEL1,T6RST,1
T6RSEL2,T6RST,2
T6RSEL3,T6RST,3
ON_T4CON,T4CON,7
T4ON,T4CON,7
T4OUTPS0,T4CON,0
T4OUTPS1,T4CON,1
T4OUTPS2,T4CON,2
T4OUTPS3,T4CON,3
T4CKPS0,T4CON,4
T4CKPS1,T4CON,5
T4CKPS2,T4CON,6
T4CON_OUTPS0,T4CON,0
T4CON_OUTPS1,T4CON,1
T4CON_OUTPS2,T4CON,2
T4CON_OUTPS3,T4CON,3
T4CON_CKPS0,T4CON,4
T4CON_CKPS1,T4CON,5
T4CON_CKPS2,T4CON,6
TMR4ON,T4CON,7
T4HLT_CKSYNC,T4HLT,5
T4HLT_CKPOL,T4HLT,6
T4HLT_PSYNC,T4HLT,7
T4HLT_MODE0,T4HLT,0
T4HLT_MODE1,T4HLT,1
T4HLT_MODE2,T4HLT,2
T4HLT_MODE3,T4HLT,3
T4HLT_MODE4,T4HLT,4
T4CKSYNC,T4HLT,5
T4CKPOL,T4HLT,6
T4PSYNC,T4HLT,7
T4MODE0,T4HLT,0
T4MODE1,T4HLT,1
T4MODE2,T4HLT,2
T4MODE3,T4HLT,3
T4MODE4,T4HLT,4
T4CLK_CS0,T4CLK,0
T4CLK_CS1,T4CLK,1
T4CLK_CS2,T4CLK,2
T4CLK_CS3,T4CLK,3
T4CS0,T4CLK,0
T4CS1,T4CLK,1
T4CS2,T4CLK,2
T4CS3,T4CLK,3
T4CLKCON_CS0,T4CLKCON,0
T4CLKCON_CS1,T4CLKCON,1
T4CLKCON_CS2,T4CLKCON,2
T4CLKCON_CS3,T4CLKCON,3
T4CLKCON_T4CS0,T4CLKCON,0
T4CLKCON_T4CS1,T4CLKCON,1
T4CLKCON_T4CS2,T4CLKCON,2
T4CLKCON_T4CS3,T4CLKCON,3
T4RST_RSEL0,T4RST,0
T4RST_RSEL1,T4RST,1
T4RST_RSEL2,T4RST,2
T4RST_RSEL3,T4RST,3
T4RSEL0,T4RST,0
T4RSEL1,T4RST,1
T4RSEL2,T4RST,2
T4RSEL3,T4RST,3
ON_T2CON,T2CON,7
T2ON,T2CON,7
T2OUTPS0,T2CON,0
T2OUTPS1,T2CON,1
T2OUTPS2,T2CON,2
T2OUTPS3,T2CON,3
T2CKPS0,T2CON,4
T2CKPS1,T2CON,5
T2CKPS2,T2CON,6
T2CON_OUTPS0,T2CON,0
T2CON_OUTPS1,T2CON,1
T2CON_OUTPS2,T2CON,2
T2CON_OUTPS3,T2CON,3
T2CON_CKPS0,T2CON,4
T2CON_CKPS1,T2CON,5
T2CON_CKPS2,T2CON,6
TMR2ON,T2CON,7
T2HLT_CKSYNC,T2HLT,5
T2HLT_CKPOL,T2HLT,6
T2HLT_PSYNC,T2HLT,7
T2HLT_MODE0,T2HLT,0
T2HLT_MODE1,T2HLT,1
T2HLT_MODE2,T2HLT,2
T2HLT_MODE3,T2HLT,3
T2HLT_MODE4,T2HLT,4
T2CKSYNC,T2HLT,5
T2CKPOL,T2HLT,6
T2PSYNC,T2HLT,7
T2MODE0,T2HLT,0
T2MODE1,T2HLT,1
T2MODE2,T2HLT,2
T2MODE3,T2HLT,3
T2MODE4,T2HLT,4
T2CLK_CS0,T2CLK,0
T2CLK_CS1,T2CLK,1
T2CLK_CS2,T2CLK,2
T2CLK_CS3,T2CLK,3
T2CS0,T2CLK,0
T2CS1,T2CLK,1
T2CS2,T2CLK,2
T2CS3,T2CLK,3
T2CLKCON_CS0,T2CLKCON,0
T2CLKCON_CS1,T2CLKCON,1
T2CLKCON_CS2,T2CLKCON,2
T2CLKCON_CS3,T2CLKCON,3
T2CLKCON_T2CS0,T2CLKCON,0
T2CLKCON_T2CS1,T2CLKCON,1
T2CLKCON_T2CS2,T2CLKCON,2
T2CLKCON_T2CS3,T2CLKCON,3
T2RST_RSEL0,T2RST,0
T2RST_RSEL1,T2RST,1
T2RST_RSEL2,T2RST,2
T2RST_RSEL3,T2RST,3
T2RSEL0,T2RST,0
T2RSEL1,T2RST,1
T2RSEL2,T2RST,2
T2RSEL3,T2RST,3
TMR5L0,TMR5L,0
TMR5L1,TMR5L,1
TMR5L2,TMR5L,2
TMR5L3,TMR5L,3
TMR5L4,TMR5L,4
TMR5L5,TMR5L,5
TMR5L6,TMR5L,6
TMR5L7,TMR5L,7
TMR50,TMR5L,0
TMR51,TMR5L,1
TMR52,TMR5L,2
TMR53,TMR5L,3
TMR54,TMR5L,4
TMR55,TMR5L,5
TMR56,TMR5L,6
TMR57,TMR5L,7
TMR5H0,TMR5H,0
TMR5H1,TMR5H,1
TMR5H2,TMR5H,2
TMR5H3,TMR5H,3
TMR5H4,TMR5H,4
TMR5H5,TMR5H,5
TMR5H6,TMR5H,6
TMR5H7,TMR5H,7
TMR58,TMR5H,0
TMR59,TMR5H,1
TMR510,TMR5H,2
TMR511,TMR5H,3
TMR512,TMR5H,4
TMR513,TMR5H,5
TMR514,TMR5H,6
TMR515,TMR5H,7
ON_T5CON,T5CON,0
T5CON_RD16,T5CON,1
T5CON_NOT_SYNC,T5CON,2
TMR5ON,T5CON,0
T5RD16,T5CON,1
NOT_T5SYNC,T5CON,2
T5CKPS0,T5CON,4
T5CKPS1,T5CON,5
T5CON_CKPS0,T5CON,4
T5CON_CKPS1,T5CON,5
PR5_GVAL,PR5,2
PR5_GGO_NOT_DONE,PR5,3
PR5_GSPM,PR5,4
PR5_GTM,PR5,5
PR5_GPOL,PR5,6
PR5_GE,PR5,7
T5GVAL,PR5,2
T5GGO_NOT_DONE,PR5,3
T5GSPM,PR5,4
T5GTM,PR5,5
T5GPOL,PR5,6
T5GE,PR5,7
T5GGO,PR5,3
T5GCON_GVAL,T5GCON,2
T5GCON_GGO_NOT_DONE,T5GCON,3
T5GCON_GSPM,T5GCON,4
T5GCON_GTM,T5GCON,5
T5GCON_GPOL,T5GCON,6
T5GCON_GE,T5GCON,7
T5GCON_T5GVAL,T5GCON,2
T5GCON_T5GGO_NOT_DONE,T5GCON,3
T5GCON_T5GSPM,T5GCON,4
T5GCON_T5GTM,T5GCON,5
T5GCON_T5GPOL,T5GCON,6
T5GCON_T5GE,T5GCON,7
T5GCON_T5GGO,T5GCON,3
T5GATE_GSS0,T5GATE,0
T5GATE_GSS1,T5GATE,1
T5GATE_GSS2,T5GATE,2
T5GATE_GSS3,T5GATE,3
T5GSS0,T5GATE,0
T5GSS1,T5GATE,1
T5GSS2,T5GATE,2
T5GSS3,T5GATE,3
TMR5GATE_GSS0,TMR5GATE,0
TMR5GATE_GSS1,TMR5GATE,1
TMR5GATE_GSS2,TMR5GATE,2
TMR5GATE_GSS3,TMR5GATE,3
TMR5GATE_T5GSS0,TMR5GATE,0
TMR5GATE_T5GSS1,TMR5GATE,1
TMR5GATE_T5GSS2,TMR5GATE,2
TMR5GATE_T5GSS3,TMR5GATE,3
T5CS0,T5CLK,0
T5CS1,T5CLK,1
T5CS2,T5CLK,2
T5CS3,T5CLK,3
T5CLK_CS0,T5CLK,0
T5CLK_CS1,T5CLK,1
T5CLK_CS2,T5CLK,2
T5CLK_CS3,T5CLK,3
TMR5CLK_T5CS0,TMR5CLK,0
TMR5CLK_T5CS1,TMR5CLK,1
TMR5CLK_T5CS2,TMR5CLK,2
TMR5CLK_T5CS3,TMR5CLK,3
TMR5CLK_CS0,TMR5CLK,0
TMR5CLK_CS1,TMR5CLK,1
TMR5CLK_CS2,TMR5CLK,2
TMR5CLK_CS3,TMR5CLK,3
TMR3L0,TMR3L,0
TMR3L1,TMR3L,1
TMR3L2,TMR3L,2
TMR3L3,TMR3L,3
TMR3L4,TMR3L,4
TMR3L5,TMR3L,5
TMR3L6,TMR3L,6
TMR3L7,TMR3L,7
TMR30,TMR3L,0
TMR31,TMR3L,1
TMR32,TMR3L,2
TMR33,TMR3L,3
TMR34,TMR3L,4
TMR35,TMR3L,5
TMR36,TMR3L,6
TMR37,TMR3L,7
TMR3H0,TMR3H,0
TMR3H1,TMR3H,1
TMR3H2,TMR3H,2
TMR3H3,TMR3H,3
TMR3H4,TMR3H,4
TMR3H5,TMR3H,5
TMR3H6,TMR3H,6
TMR3H7,TMR3H,7
TMR38,TMR3H,0
TMR39,TMR3H,1
TMR310,TMR3H,2
TMR311,TMR3H,3
TMR312,TMR3H,4
TMR313,TMR3H,5
TMR314,TMR3H,6
TMR315,TMR3H,7
ON_T3CON,T3CON,0
T3CON_RD16,T3CON,1
T3CON_NOT_SYNC,T3CON,2
TMR3ON,T3CON,0
T3RD16,T3CON,1
NOT_T3SYNC,T3CON,2
T3CKPS0,T3CON,4
T3CKPS1,T3CON,5
T3CON_CKPS0,T3CON,4
T3CON_CKPS1,T3CON,5
PR3_GVAL,PR3,2
PR3_GGO_NOT_DONE,PR3,3
PR3_GSPM,PR3,4
PR3_GTM,PR3,5
PR3_GPOL,PR3,6
PR3_GE,PR3,7
T3GVAL,PR3,2
T3GGO_NOT_DONE,PR3,3
T3GSPM,PR3,4
T3GTM,PR3,5
T3GPOL,PR3,6
T3GE,PR3,7
T3GGO,PR3,3
T3GCON_GVAL,T3GCON,2
T3GCON_GGO_NOT_DONE,T3GCON,3
T3GCON_GSPM,T3GCON,4
T3GCON_GTM,T3GCON,5
T3GCON_GPOL,T3GCON,6
T3GCON_GE,T3GCON,7
T3GCON_T3GVAL,T3GCON,2
T3GCON_T3GGO_NOT_DONE,T3GCON,3
T3GCON_T3GSPM,T3GCON,4
T3GCON_T3GTM,T3GCON,5
T3GCON_T3GPOL,T3GCON,6
T3GCON_T3GE,T3GCON,7
T3GCON_T3GGO,T3GCON,3
T3GATE_GSS0,T3GATE,0
T3GATE_GSS1,T3GATE,1
T3GATE_GSS2,T3GATE,2
T3GATE_GSS3,T3GATE,3
T3GSS0,T3GATE,0
T3GSS1,T3GATE,1
T3GSS2,T3GATE,2
T3GSS3,T3GATE,3
TMR3GATE_GSS0,TMR3GATE,0
TMR3GATE_GSS1,TMR3GATE,1
TMR3GATE_GSS2,TMR3GATE,2
TMR3GATE_GSS3,TMR3GATE,3
TMR3GATE_T3GSS0,TMR3GATE,0
TMR3GATE_T3GSS1,TMR3GATE,1
TMR3GATE_T3GSS2,TMR3GATE,2
TMR3GATE_T3GSS3,TMR3GATE,3
T3CS0,T3CLK,0
T3CS1,T3CLK,1
T3CS2,T3CLK,2
T3CS3,T3CLK,3
T3CLK_CS0,T3CLK,0
T3CLK_CS1,T3CLK,1
T3CLK_CS2,T3CLK,2
T3CLK_CS3,T3CLK,3
TMR3CLK_T3CS0,TMR3CLK,0
TMR3CLK_T3CS1,TMR3CLK,1
TMR3CLK_T3CS2,TMR3CLK,2
TMR3CLK_T3CS3,TMR3CLK,3
TMR3CLK_CS0,TMR3CLK,0
TMR3CLK_CS1,TMR3CLK,1
TMR3CLK_CS2,TMR3CLK,2
TMR3CLK_CS3,TMR3CLK,3
TMR0L0,TMR0,0
TMR0L1,TMR0,1
TMR0L2,TMR0,2
TMR0L3,TMR0,3
TMR0L4,TMR0,4
TMR0L5,TMR0,5
TMR0L6,TMR0,6
TMR0L7,TMR0,7
TMR0L_TMR0L0,TMR0L,0
TMR0L_TMR0L1,TMR0L,1
TMR0L_TMR0L2,TMR0L,2
TMR0L_TMR0L3,TMR0L,3
TMR0L_TMR0L4,TMR0L,4
TMR0L_TMR0L5,TMR0L,5
TMR0L_TMR0L6,TMR0L,6
TMR0L_TMR0L7,TMR0L,7
TMR0H0,PR0,0
TMR0H1,PR0,1
TMR0H2,PR0,2
TMR0H3,PR0,3
TMR0H4,PR0,4
TMR0H5,PR0,5
TMR0H6,PR0,6
TMR0H7,PR0,7
T0PR0,PR0,0
T0PR1,PR0,1
T0PR2,PR0,2
T0PR3,PR0,3
T0PR4,PR0,4
T0PR5,PR0,5
T0PR6,PR0,6
T0PR7,PR0,7
TMR0H_TMR0H0,TMR0H,0
TMR0H_TMR0H1,TMR0H,1
TMR0H_TMR0H2,TMR0H,2
TMR0H_TMR0H3,TMR0H,3
TMR0H_TMR0H4,TMR0H,4
TMR0H_TMR0H5,TMR0H,5
TMR0H_TMR0H6,TMR0H,6
TMR0H_TMR0H7,TMR0H,7
TMR0H_T0PR0,TMR0H,0
TMR0H_T0PR1,TMR0H,1
TMR0H_T0PR2,TMR0H,2
TMR0H_T0PR3,TMR0H,3
TMR0H_T0PR4,TMR0H,4
TMR0H_T0PR5,TMR0H,5
TMR0H_T0PR6,TMR0H,6
TMR0H_T0PR7,TMR0H,7
T016BIT,T0CON0,4
T0OUT,T0CON0,5
T0EN,T0CON0,7
T0OUTPS0,T0CON0,0
T0OUTPS1,T0CON0,1
T0OUTPS2,T0CON0,2
T0OUTPS3,T0CON0,3
T0ASYNC,T0CON1,4
T0CKPS0,T0CON1,0
T0CKPS1,T0CON1,1
T0CKPS2,T0CON1,2
T0CKPS3,T0CON1,3
T0CS0,T0CON1,5
T0CS1,T0CON1,6
T0CS2,T0CON1,7
T0PS0,T0CON1,0
T0PS1,T0CON1,1
T0PS2,T0CON1,2
T0PS3,T0CON1,3
RCM,PCON1,0
RVREG,PCON1,2
NOT_RCM,PCON1,0
NOT_RVREG,PCON1,2
NOT_BOR,PCON0,0
NOT_POR,PCON0,1
NOT_RI,PCON0,2
NOT_RMCLR,PCON0,3
NOT_RWDT,PCON0,4
NOT_WDTWV,PCON0,5
STKUNF,PCON0,6
STKOVF,PCON0,7
BOR,PCON0,0
POR,PCON0,1
RI,PCON0,2
RMCLR,PCON0,3
RWDT,PCON0,4
WDTWV,PCON0,5
C,STATUS,0
DC,STATUS,1
Z,STATUS,2
OV,STATUS,3
N,STATUS,4
NOT_PD,STATUS,5
NOT_TO,STATUS,6
PD,STATUS,5
TO,STATUS,6
INT0EDG,INTCON,0
INT1EDG,INTCON,1
INT2EDG,INTCON,2
IPEN,INTCON,5
PEIE_GIEL,INTCON,6
GIE_GIEH,INTCON,7
PEIE,INTCON,6
GIE,INTCON,7
GIEL,INTCON,6
GIEH,INTCON,7
STKPTR0,STKPTR,0
STKPTR1,STKPTR,1
STKPTR2,STKPTR,2
STKPTR3,STKPTR,3
STKPTR4,STKPTR,4
STKPTR5,STKPTR,5
SP0,STKPTR,0
SP1,STKPTR,1
SP2,STKPTR,2
SP3,STKPTR,3
SP4,STKPTR,4
SP5,STKPTR,5

[FreeRAM]
0:CFF
'D00:DFF   Sector RAM. Excluded from RAM usage, and overall RAM reduced by 256 bytes.  Was 3615 bytes now mofified to 3359 bytes
E00:E1E

[NoBankRAM]
'NoBankRAM is somewhat misnamed - it is used for the defintion of (any) access bank locations
'If a memory location is defined in both NoBankRAM and FreeRAM, then the compiler knows that it is access bank RAM.
'If an SFR location is in one of the NoBankRAM ranges, then the compiler knows not to do any bank selection when accessing that register.

'The NoBankRAM section must include two ranges, one for access bank RAM, one for access bank SFRs, or there will be issues.
'The first range MUST be the ACCESS RAM range
'The first range is the FAST SFR range

'If there are no ranges defined in NoBankRAM, the compiler will try to guess them.
'On 18Fs, it will guess based on where the lowest SFR is, and from what the total RAM on the chip is. If there's only one range defined
'in the NoBankRAM locations, the compiler will assume that is the range for the RAM, and then will guess where the range for the access bank SFRs is.
0:5F
F60:FFF

[Pins-DIP]
2,RA0(IO)
3,RA1(IO)
4,RA2(IO)
5,RA3(IO)
6,RA4(IO)
7,RA5(IO)
10,RA6(IO),OSC2
9,RA7(IO),OSC1
21,RB0(IO)
22,RB1(IO)
23,RB2(IO)
24,RB3(IO)
25,RB4(IO)
26,RB5(IO)
27,RB6(IO)
28,RB7(IO)
11,RC0(IO)
12,RC1(IO)
13,RC2(IO)
14,RC3(IO)
15,RC4(IO)
16,RC5(IO)
17,RC6(IO)
18,RC7(IO)
1,RE3(I),MCLR
8,Vss
19,Vss
20,Vdd

[ASMConfig]
'The Great Cow BASIC compiler default configuration for a specific microcontroller
BOREN=SBORDIS
BORV=VBOR_190
CLKOUTEN=OFF
CP=OFF
CPD=OFF
CSWEN=ON
EBTR0=OFF
EBTR1=OFF
EBTR2=OFF
EBTR3=OFF
EBTR4=OFF
EBTR5=OFF
EBTR6=OFF
EBTR7=OFF
EBTRB=OFF
FCMEN=OFF
FEXTOSC=ECH
LPBOREN=OFF
LVP=ON
MCLRE=EXTMCLR
PPS1WAY=OFF
PWRTE=OFF
RSTOSC=HFINTOSC_1MHZ
SCANE=ON
STVREN=ON
WDTCCS=SC
WDTCPS=WDTCPS_31
WDTCWS=WDTCWS_7
WDTE=OFF
WRT0=OFF
WRT1=OFF
WRT2=OFF
WRT3=OFF
WRT4=OFF
WRT5=OFF
WRT6=OFF
WRT7=OFF
WRTB=OFF
WRTC=OFF
WRTD=OFF
XINST=OFF
ZCD=OFF

[ConfigMask]
255
255
255
255
255
255
255
255
255
255
255
255

[ConfigOps]
'For details of the config options see the microcontroller datasheet
'The first parameter is the configuration field that can be used to expose specific configuration bits
'The other parameters are the configuration field options that can be set
FEXTOSC=LP,XT,HS,RESERVED,OFF,ECL,ECM,ECH
RSTOSC=HFINTOSC_64MHZ,RESERVED_1,EXTOSC_4PLL,RESERVED_2,SOSC,LFINTOSC,HFINTOSC_1MHZ,EXTOSC
CLKOUTEN=ON,OFF
CSWEN=OFF,ON
FCMEN=OFF,ON
MCLRE=INTMCLR,EXTMCLR
PWRTE=ON,OFF
LPBOREN=ON,OFF
BOREN=OFF,ON,NOSLP,SBORDIS
BORV=VBOR_285,VBOR_270,VBOR_245,VBOR_190
ZCD=ON,OFF
PPS1WAY=OFF,ON
STVREN=OFF,ON
XINST=ON,OFF
WDTCPS=WDTCPS_0,WDTCPS_1,WDTCPS_2,WDTCPS_3,WDTCPS_4,WDTCPS_5,WDTCPS_6,WDTCPS_7,WDTCPS_8,WDTCPS_9,WDTCPS_10,WDTCPS_11,WDTCPS_12,WDTCPS_13,WDTCPS_14,WDTCPS_15,WDTCPS_16,WDTCPS_17,WDTCPS_18,WDTCPS_19,WDTCPS_20,WDTCPS_21,WDTCPS_22,WDTCPS_23,WDTCPS_24,WDTCPS_25,WDTCPS_26,WDTCPS_27,WDTCPS_28,WDTCPS_29,WDTCPS_30,WDTCPS_31
WDTE=OFF,SWDTEN,NSLEEP,ON
WDTCWS=WDTCWS_0,WDTCWS_1,WDTCWS_2,WDTCWS_3,WDTCWS_4,WDTCWS_5,WDTCWS_6,WDTCWS_7
WDTCCS=LFINTOSC,HFINTOSC,SC
WRT0=ON,OFF
WRT1=ON,OFF
WRT2=ON,OFF
WRT3=ON,OFF
WRT4=ON,OFF
WRT5=ON,OFF
WRT6=ON,OFF
WRT7=ON,OFF
WRTC=ON,OFF
WRTB=ON,OFF
WRTD=ON,OFF
SCANE=OFF,ON
LVP=OFF,ON
CP=ON,OFF
CPD=ON,OFF
EBTR0=ON,OFF
EBTR1=ON,OFF
EBTR2=ON,OFF
EBTR3=ON,OFF
EBTR4=ON,OFF
EBTR5=ON,OFF
EBTR6=ON,OFF
EBTR7=ON,OFF
EBTRB=ON,OFF

[Config]
'For details of the config addresses see the microcontroller datasheet
FEXTOSC_LP,1,248
FEXTOSC_XT,1,249
FEXTOSC_HS,1,250
FEXTOSC_RESERVED,1,251
FEXTOSC_OFF,1,252
FEXTOSC_ECL,1,253
FEXTOSC_ECM,1,254
FEXTOSC_ECH,1,255
RSTOSC_HFINTOSC_64MHZ,1,143
RSTOSC_RESERVED_1,1,159
RSTOSC_EXTOSC_4PLL,1,175
RSTOSC_RESERVED_2,1,191
RSTOSC_SOSC,1,207
RSTOSC_LFINTOSC,1,223
RSTOSC_HFINTOSC_1MHZ,1,239
RSTOSC_EXTOSC,1,255
CLKOUTEN_ON,2,254
CLKOUTEN_OFF,2,255
CSWEN_OFF,2,247
CSWEN_ON,2,255
FCMEN_OFF,2,223
FCMEN_ON,2,255
MCLRE_INTMCLR,3,254
MCLRE_EXTMCLR,3,255
PWRTE_ON,3,253
PWRTE_OFF,3,255
LPBOREN_ON,3,223
LPBOREN_OFF,3,255
BOREN_OFF,3,63
BOREN_ON,3,127
BOREN_NOSLP,3,191
BOREN_SBORDIS,3,255
BORV_VBOR_285,4,252
BORV_VBOR_270,4,253
BORV_VBOR_245,4,254
BORV_VBOR_190,4,255
ZCD_ON,4,251
ZCD_OFF,4,255
PPS1WAY_OFF,4,247
PPS1WAY_ON,4,255
STVREN_OFF,4,239
STVREN_ON,4,255
XINST_ON,4,127
XINST_OFF,4,255
WDTCPS_WDTCPS_0,5,224
WDTCPS_WDTCPS_1,5,225
WDTCPS_WDTCPS_2,5,226
WDTCPS_WDTCPS_3,5,227
WDTCPS_WDTCPS_4,5,228
WDTCPS_WDTCPS_5,5,229
WDTCPS_WDTCPS_6,5,230
WDTCPS_WDTCPS_7,5,231
WDTCPS_WDTCPS_8,5,232
WDTCPS_WDTCPS_9,5,233
WDTCPS_WDTCPS_10,5,234
WDTCPS_WDTCPS_11,5,235
WDTCPS_WDTCPS_12,5,236
WDTCPS_WDTCPS_13,5,237
WDTCPS_WDTCPS_14,5,238
WDTCPS_WDTCPS_15,5,239
WDTCPS_WDTCPS_16,5,240
WDTCPS_WDTCPS_17,5,241
WDTCPS_WDTCPS_18,5,242
WDTCPS_WDTCPS_19,5,243
WDTCPS_WDTCPS_20,5,244
WDTCPS_WDTCPS_21,5,245
WDTCPS_WDTCPS_22,5,246
WDTCPS_WDTCPS_23,5,247
WDTCPS_WDTCPS_24,5,248
WDTCPS_WDTCPS_25,5,249
WDTCPS_WDTCPS_26,5,250
WDTCPS_WDTCPS_27,5,251
WDTCPS_WDTCPS_28,5,252
WDTCPS_WDTCPS_29,5,253
WDTCPS_WDTCPS_30,5,254
WDTCPS_WDTCPS_31,5,255
WDTE_OFF,5,159
WDTE_SWDTEN,5,191
WDTE_NSLEEP,5,223
WDTE_ON,5,255
WDTCWS_WDTCWS_0,6,248
WDTCWS_WDTCWS_1,6,249
WDTCWS_WDTCWS_2,6,250
WDTCWS_WDTCWS_3,6,251
WDTCWS_WDTCWS_4,6,252
WDTCWS_WDTCWS_5,6,253
WDTCWS_WDTCWS_6,6,254
WDTCWS_WDTCWS_7,6,255
WDTCCS_LFINTOSC,6,199
WDTCCS_HFINTOSC,6,207
WDTCCS_SC,6,255
WRT0_ON,7,254
WRT0_OFF,7,255
WRT1_ON,7,253
WRT1_OFF,7,255
WRT2_ON,7,251
WRT2_OFF,7,255
WRT3_ON,7,247
WRT3_OFF,7,255
WRT4_ON,7,239
WRT4_OFF,7,255
WRT5_ON,7,223
WRT5_OFF,7,255
WRT6_ON,7,191
WRT6_OFF,7,255
WRT7_ON,7,127
WRT7_OFF,7,255
WRTC_ON,8,254
WRTC_OFF,8,255
WRTB_ON,8,253
WRTB_OFF,8,255
WRTD_ON,8,251
WRTD_OFF,8,255
SCANE_OFF,8,239
SCANE_ON,8,255
LVP_OFF,8,223
LVP_ON,8,255
CP_ON,9,254
CP_OFF,9,255
CPD_ON,9,253
CPD_OFF,9,255
EBTR0_ON,11,254
EBTR0_OFF,11,255
EBTR1_ON,11,253
EBTR1_OFF,11,255
EBTR2_ON,11,251
EBTR2_OFF,11,255
EBTR3_ON,11,247
EBTR3_OFF,11,255
EBTR4_ON,11,239
EBTR4_OFF,11,255
EBTR5_ON,11,223
EBTR5_OFF,11,255
EBTR6_ON,11,191
EBTR6_OFF,11,255
EBTR7_ON,11,127
EBTR7_OFF,11,255
EBTRB_ON,12,253
EBTRB_OFF,12,255

