# WCN_SIMD æ‰©å±•APIå®žçŽ°æŒ‡å—

## å·²å®Œæˆçš„å¹³å°

### âœ… x86 SSE2 (100% å®Œæˆ)
**æ–‡ä»¶**: `include/wcn_simd/platform/x86/wcn_x86_sse2.h`
**æ–°å¢žä»£ç **: çº¦456è¡Œ

**å®žçŽ°å†…å®¹**:
- 64ä½æ•´æ•°æ¯”è¾ƒ (`wcn_v128i_cmpgt_i64`, `wcn_v128i_cmpeq_i64`, `wcn_v128i_cmplt_i64`)
- æ‰©å±•æ¯”è¾ƒæ“ä½œ (>=, <=, !=) for i8/i16/i32/i64/f32
- æ— ç¬¦å·min/max (u16, u32)
- 64ä½æ•´æ•°min/max
- 8ä½å’Œ64ä½æ•´æ•°ä¹˜æ³•
- æ°´å¹³æ“ä½œ (hadd/hsub for f32/f64/i16/i32)
- æ°´å¹³é¥±å’Œæ“ä½œ (hadds/hsubs_i16)
- ç¬¦å·æ“ä½œ (sign_i8/i16/i32)
- ç»å¯¹å·®å€¼ (sad_u8, absdiff_u8)
- Shuffleæ“ä½œ
- åè½¬æ“ä½œ (reverse_i8/i16/i32/f32)
- ç‚¹ç§¯ (dp_f32/f64)

**å®žçŽ°ç­–ç•¥**:
- ä½¿ç”¨æ¡ä»¶ç¼–è¯‘ `#if !defined(WCN_X86_SSE4_1)` é¿å…è¦†ç›–é«˜çº§æŒ‡ä»¤é›†
- 64ä½æ¯”è¾ƒä½¿ç”¨32ä½æ¯”è¾ƒç»„åˆ
- æ— ç¬¦å·æ¯”è¾ƒä½¿ç”¨ç¬¦å·ä½ç¿»è½¬æŠ€å·§
- æ°´å¹³æ“ä½œä½¿ç”¨shuffle+åŠ å‡æŒ‡ä»¤ç»„åˆ
- å¤§é‡ä½¿ç”¨`_mm_shuffle_*`å’Œä½æ“ä½œ

### âœ… ARM NEON (100% å®Œæˆ)
**æ–‡ä»¶**: `include/wcn_simd/platform/arm/wcn_arm_neon.h`
**æ–°å¢žä»£ç **: çº¦510è¡Œ

**å®žçŽ°å†…å®¹**: ä¸ŽSSE2ç›¸åŒçš„æ‰€æœ‰æ‰©å±•API

**å®žçŽ°ç­–ç•¥**:
- AArch64åŽŸç”Ÿæ”¯æŒ64ä½æ“ä½œï¼ˆ`vcgtq_s64`, `vceqq_s64`, `vcgeq_s64`ï¼‰
- ARMv7ä½¿ç”¨æ ‡é‡å›žé€€å®žçŽ°64ä½æ“ä½œ
- å¤§é‡åŽŸç”ŸæŒ‡ä»¤æ”¯æŒ: `vminq_u16/u32`, `vmaxq_u16/u32`, `vmulq_s8`, `vabdq_u8`
- æ°´å¹³æ“ä½œä½¿ç”¨`vpaddq_*`ï¼ˆpairwise addï¼‰
- åè½¬ä½¿ç”¨`vrev64q_*` + `vextq_*`ç»„åˆ
- ç¬¦å·æ“ä½œä½¿ç”¨`vcgtq/vcltq + vbslq`ï¼ˆbit selectï¼‰

---

## å‰©ä½™å¹³å°å®žçŽ°ç­–ç•¥

### ðŸ“‹ LoongArch LSX/LASX
**é¢„è®¡å·¥ä½œé‡**: 300-400è¡Œ

**å¹³å°ç‰¹æ€§**:
- LSX (128-bit SIMD) ç±»ä¼¼äºŽSSE
- LASX (256-bit SIMD) ç±»ä¼¼äºŽAVX
- é¾™èŠ¯æž¶æž„ï¼ŒæŒ‡ä»¤é›†è®¾è®¡æŽ¥è¿‘MIPS MSA

**å®žçŽ°å»ºè®®**:
1. 64ä½æ“ä½œ: ä½¿ç”¨`__lsx_vseq_d`, `__lsx_vslt_d`, `__lsx_vsle_d`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
2. æ— ç¬¦å·min/max: `__lsx_vmin_wu`, `__lsx_vmax_wu`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
3. æ°´å¹³æ“ä½œ: ä½¿ç”¨`__lsx_vhaddw_*`, `__lsx_vhsubw_*`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
4. ç¬¦å·æ“ä½œ: ä½¿ç”¨`__lsx_vsigncov_*`
5. Shuffle: `__lsx_vshuf_*`
6. ç‚¹ç§¯: æ‰‹åŠ¨å®žçŽ°ï¼ˆä¹˜æ³•+reduceï¼‰

**å‚è€ƒæ–‡æ¡£**: [LoongArch SIMDæŒ‡ä»¤é›†æ‰‹å†Œ](https://github.com/loongson/LoongArch-Documentation)

---

### ðŸ“‹ RISC-V RVV (Vector Extension)
**é¢„è®¡å·¥ä½œé‡**: 400-500è¡Œ

**å¹³å°ç‰¹æ€§**:
- å¯å˜å‘é‡é•¿åº¦ï¼ˆVLSï¼‰
- éžå¸¸çµæ´»çš„å‘é‡æž¶æž„
- Mask-basedæ“ä½œ

**å®žçŽ°å»ºè®®**:
1. 64ä½æ“ä½œ: `vmseq_vv_i64m1`, `vmsgt_vv_i64m1`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
2. Min/Max: `vminu/vmaxu_vv_*`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
3. æ°´å¹³æ“ä½œ: ä½¿ç”¨vector reductionæŒ‡ä»¤ `vfredusum`, `vredsum`
4. Shuffle: ä½¿ç”¨`vrgather_vv`ï¼ˆgatheræ“ä½œï¼‰
5. ç‚¹ç§¯: `vfmul + vfredusum`

**å¤æ‚åº¦**: RVVçš„åŠ¨æ€å‘é‡é•¿åº¦éœ€è¦ç‰¹åˆ«å¤„ç†ï¼Œå¯èƒ½éœ€è¦å¾ªçŽ¯å±•å¼€

**å‚è€ƒæ–‡æ¡£**: [RISC-V Vector Extension Spec](https://github.com/riscv/riscv-v-spec)

---

### ðŸ“‹ PowerPC AltiVec/VSX
**é¢„è®¡å·¥ä½œé‡**: 350-450è¡Œ

**å¹³å°ç‰¹æ€§**:
- AltiVec: 128-bitå‘é‡å•å…ƒ
- VSX: æ‰©å±•çš„å‘é‡æ ‡é‡å•å…ƒï¼ˆåŒç²¾åº¦æµ®ç‚¹ï¼‰
- IBM Poweræž¶æž„

**å®žçŽ°å»ºè®®**:
1. 64ä½æ“ä½œ: VSXæœ‰`vcmpequd`, `vcmpgtsd`ï¼ˆVSX 2.06+ï¼‰
2. æ— ç¬¦å·min/max: `vec_min`, `vec_max`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
3. æ°´å¹³æ“ä½œ: ä½¿ç”¨permute+add (`vec_perm + vec_add`)
4. ç¬¦å·æ“ä½œ: ä½¿ç”¨`vec_sel` + æ¯”è¾ƒ
5. Shuffle: `vec_perm`
6. ç‚¹ç§¯: VSX 3.0æœ‰`xvmaddsp`

**å…¼å®¹æ€§æ³¨æ„**: 
- AltiVec (PowerPC G4+)
- VSX (POWER7+)
- éœ€è¦æ¡ä»¶ç¼–è¯‘åŒºåˆ†ä¸åŒç‰ˆæœ¬

---

### ðŸ“‹ MIPS MSA (MIPS SIMD Architecture)
**é¢„è®¡å·¥ä½œé‡**: 300-400è¡Œ

**å¹³å°ç‰¹æ€§**:
- 128-bitå‘é‡
- ç±»ä¼¼NEONçš„è®¾è®¡
- MIPSæž¶æž„ï¼ˆè¾ƒå°‘ä½¿ç”¨ï¼‰

**å®žçŽ°å»ºè®®**:
1. 64ä½æ“ä½œ: `__msa_ceq_d`, `__msa_clt_s_d`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
2. æ— ç¬¦å·min/max: `__msa_min_u_*`, `__msa_max_u_*`
3. æ°´å¹³æ“ä½œ: `__msa_hadd_*`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
4. ç¬¦å·æ“ä½œ: `__msa_adds_s_*` æ¡ä»¶ç»„åˆ
5. Shuffle: `__msa_vshf_*`
6. ç‚¹ç§¯: æ‰‹åŠ¨å®žçŽ°

**å‚è€ƒ**: [MIPS MSAæŒ‡ä»¤é›†](https://www.mips.com/products/architectures/ase/simd/)

---

### ðŸ“‹ WebAssembly SIMD128
**é¢„è®¡å·¥ä½œé‡**: 400-500è¡Œ

**å¹³å°ç‰¹æ€§**:
- å›ºå®š128-bitå‘é‡
- æµè§ˆå™¨çŽ¯å¢ƒ
- æŒ‡ä»¤é›†è¾ƒåŸºç¡€

**å®žçŽ°å»ºè®®**:
1. 64ä½æ“ä½œ: **æ²¡æœ‰åŽŸç”Ÿæ”¯æŒ**ï¼Œéœ€å®Œå…¨ç”¨æ ‡é‡æ¨¡æ‹Ÿ
2. æ— ç¬¦å·min/max: `i16x8_min_u`, `i32x4_min_u`ï¼ˆåŽŸç”Ÿæ”¯æŒï¼‰
3. æ°´å¹³æ“ä½œ: **æ²¡æœ‰hadd**ï¼Œéœ€æ‰‹åŠ¨shuffle+add
4. ç¬¦å·æ“ä½œ: ä½¿ç”¨`i8x16_abs` + æ¯”è¾ƒ + `v128_bitselect`
5. Shuffle: `i8x16_shuffle`
6. ç‚¹ç§¯: æ‰‹åŠ¨å®žçŽ°ï¼ˆWASMæ²¡æœ‰dot productï¼‰

**é™åˆ¶**: 
- æ²¡æœ‰64ä½æ•´æ•°æ¯”è¾ƒ
- æ²¡æœ‰æ°´å¹³æ“ä½œ
- æ€§èƒ½ä¾èµ–æµè§ˆå™¨ä¼˜åŒ–

**å‚è€ƒ**: [WASM SIMD Proposal](https://github.com/WebAssembly/simd)

---

## å®žçŽ°æ¨¡æ¿

### é€šç”¨å®žçŽ°æ­¥éª¤

å¯¹äºŽæ¯ä¸ªå‰©ä½™å¹³å°ï¼ŒæŒ‰ä»¥ä¸‹æ­¥éª¤å®žçŽ°ï¼š

```c
/* ========== Extended Operations (PLATFORM_NAME) ========== */

/* 1. 64-bit integer comparisons */
WCN_INLINE wcn_v128i_t wcn_v128i_cmpgt_i64(wcn_v128i_t a, wcn_v128i_t b) {
    // å¦‚æžœæœ‰åŽŸç”ŸæŒ‡ä»¤ï¼Œç›´æŽ¥ä½¿ç”¨
    // å¦åˆ™ï¼Œå‚è€ƒSSE2çš„ç»„åˆæ–¹æ³•æˆ–NEONçš„æ ‡é‡å›žé€€
}

/* 2. Extended comparison operators */
WCN_INLINE wcn_v128i_t wcn_v128i_cmpge_i8(wcn_v128i_t a, wcn_v128i_t b) {
    // å¦‚æžœæœ‰åŽŸç”ŸvcgeæŒ‡ä»¤ï¼Œä½¿ç”¨
    // å¦åˆ™: return OR(cmpgt(a,b), cmpeq(a,b))
}

/* 3. Unsigned min/max */
WCN_INLINE wcn_v128i_t wcn_v128i_min_u16(wcn_v128i_t a, wcn_v128i_t b) {
    // å¤§å¤šæ•°å¹³å°æœ‰åŽŸç”ŸæŒ‡ä»¤
    // å¦åˆ™å‚è€ƒSSE2çš„é¥±å’Œè¿ç®—æŠ€å·§
}

/* 4. 64-bit integer min/max */
WCN_INLINE wcn_v128i_t wcn_v128i_min_i64(wcn_v128i_t a, wcn_v128i_t b) {
    // ä½¿ç”¨cmpgt_i64 + blend
    // æˆ–æ ‡é‡å›žé€€
}

/* 5. Multiplications */
WCN_INLINE wcn_v128i_t wcn_v128i_mullo_i8(wcn_v128i_t a, wcn_v128i_t b) {
    // å¦‚æžœæœ‰åŽŸç”ŸæŒ‡ä»¤æœ€å¥½
    // å¦åˆ™: unpack to 16-bit, multiply, pack back
}

/* 6. Horizontal operations */
WCN_INLINE wcn_v128f_t wcn_v128f_hadd(wcn_v128f_t a, wcn_v128f_t b) {
    // ä¼˜å…ˆä½¿ç”¨pairwise addæŒ‡ä»¤
    // å¦åˆ™: shuffle + addç»„åˆ
}

/* 7. Sign operations */
WCN_INLINE wcn_v128i_t wcn_v128i_sign_i8(wcn_v128i_t a, wcn_v128i_t b) {
    // é€»è¾‘: if b[i] < 0: -a[i], elif b[i] == 0: 0, else: a[i]
    // ä½¿ç”¨æ¯”è¾ƒ + blend/selectæŒ‡ä»¤
}

/* 8. Absolute difference */
WCN_INLINE wcn_v128i_t wcn_v128i_absdiff_u8(wcn_v128i_t a, wcn_v128i_t b) {
    // å¤§å¤šæ•°å¹³å°æœ‰vabdæŒ‡ä»¤
    // å¦åˆ™: max(a,b) - min(a,b)
}

/* 9. Shuffle/Reverse */
WCN_INLINE wcn_v128f_t wcn_v128f_shuffle(wcn_v128f_t a, wcn_v128f_t b, int imm) {
    // ä½¿ç”¨å¹³å°çš„shuffle/permuteæŒ‡ä»¤
    // æœ€åæƒ…å†µ: æ ‡é‡load/storeå›žé€€
}

/* 10. Dot product */
WCN_INLINE wcn_v128f_t wcn_v128f_dp(wcn_v128f_t a, wcn_v128f_t b, int imm) {
    // å¦‚æžœæœ‰dot productæŒ‡ä»¤æœ€å¥½
    // å¦åˆ™: multiply + horizontal sum
}
```

---

## å®žçŽ°ä¼˜å…ˆçº§å»ºè®®

### é«˜ä¼˜å…ˆçº§ï¼ˆç«‹å³å®žçŽ°ï¼‰
1. âœ… **x86 SSE2** - å·²å®Œæˆï¼Œæœ€å¹¿æ³›ä½¿ç”¨
2. âœ… **ARM NEON** - å·²å®Œæˆï¼Œç§»åŠ¨ç«¯ä¸»æµ

### ä¸­ä¼˜å…ˆçº§ï¼ˆæŽ¨èå®žçŽ°ï¼‰
3. **LoongArch LSX** - å›½äº§é¾™èŠ¯å¹³å°ï¼ŒæŒ‡ä»¤é›†å‹å¥½
4. **PowerPC VSX** - æœåŠ¡å™¨å¸‚åœºï¼ˆIBM Powerï¼‰
5. **RISC-V RVV** - æ–°å…´å¼€æºæž¶æž„ï¼Œé•¿æœŸå‰æ™¯å¥½

### ä½Žä¼˜å…ˆçº§ï¼ˆå¯é€‰å®žçŽ°ï¼‰
6. **MIPS MSA** - ä½¿ç”¨è¾ƒå°‘ï¼Œä½†å®žçŽ°ç®€å•
7. **WebAssembly SIMD** - é™åˆ¶è¾ƒå¤šï¼Œæ€§èƒ½ä¾èµ–æµè§ˆå™¨

---

## æµ‹è¯•å»ºè®®

æ¯ä¸ªå¹³å°å®žçŽ°åŽï¼Œåº”åˆ›å»ºå•å…ƒæµ‹è¯•ï¼š

```c
// test/test_extended_ops.c
void test_cmpgt_i64_platform() {
    wcn_v128i_t a = wcn_simd_set1_i64(10);
    wcn_v128i_t b = wcn_simd_set1_i64(5);
    wcn_v128i_t result = wcn_simd_cmpgt_i64(a, b);
    
    int64_t vals[2];
    wcn_simd_store_i128(vals, result);
    
    assert(vals[0] == -1); // all bits set
    assert(vals[1] == -1);
}
```

---

## æ€§èƒ½è€ƒè™‘

### åŽŸç”ŸæŒ‡ä»¤ vs è½¯ä»¶å›žé€€

| æ“ä½œç±»åž‹ | åŽŸç”ŸæŒ‡ä»¤æ€§èƒ½ | è½¯ä»¶å›žé€€æ€§èƒ½ | æ€§èƒ½å·®è· |
|---------|------------|------------|---------|
| 64ä½æ¯”è¾ƒ | 1 cycle | 5-10 cycles | 5-10x |
| æ— ç¬¦å·min/max | 1 cycle | 3-5 cycles | 3-5x |
| æ°´å¹³æ“ä½œ | 3 cycles | 5-8 cycles | 2-3x |
| ç¬¦å·æ“ä½œ | 2 cycles | 4-6 cycles | 2-3x |
| ç‚¹ç§¯ | 3-5 cycles | 8-12 cycles | 2-4x |

**å»ºè®®**: æ€§èƒ½å…³é”®ä»£ç åº”æä¾›å¤šä¸ªä»£ç è·¯å¾„ï¼Œè¿è¡Œæ—¶æ£€æµ‹CPUç‰¹æ€§é€‰æ‹©æœ€ä¼˜å®žçŽ°ã€‚

---

## ç¼–è¯‘æµ‹è¯•å‘½ä»¤

### x86
```bash
gcc -msse2 -DWCN_X86_SSE2 test.c
gcc -msse4.1 -DWCN_X86_SSE4_1 test.c
```

### ARM
```bash
gcc -march=armv7-a -mfpu=neon test.c
gcc -march=armv8-a test.c
```

### LoongArch
```bash
gcc -march=loongarch64 -mlsx test.c
```

### RISC-V
```bash
riscv64-unknown-linux-gnu-gcc -march=rv64gcv test.c
```

### PowerPC
```bash
powerpc64-linux-gnu-gcc -maltivec -mvsx test.c
```

---

## æ€»ç»“

å½“å‰çŠ¶æ€:
- âœ… **SSE2å¹³å°**: 100%å®Œæˆï¼ˆ456è¡Œï¼‰
- âœ… **ARM NEONå¹³å°**: 100%å®Œæˆï¼ˆ510è¡Œï¼‰
- â³ **å‰©ä½™5ä¸ªå¹³å°**: å‚è€ƒå·²å®Œæˆå¹³å°å®žçŽ°ï¼Œé¢„è®¡æ€»è®¡1500-2000è¡Œä»£ç 

æ‰€æœ‰æ‰©å±•APIå·²åœ¨`WCN_SIMD.h`ä¸­å®šä¹‰ï¼Œå‰©ä½™å·¥ä½œæ˜¯ä¸ºå…¶ä»–å¹³å°è¡¥å……åº•å±‚å®žçŽ°ã€‚é‡‡ç”¨ç›¸åŒçš„å®žçŽ°æ¨¡å¼å¯ç¡®ä¿ä»£ç ä¸€è‡´æ€§å’Œå¯ç»´æŠ¤æ€§ã€‚
