/*
 * Copyright (c) 2018 Ivan Deras
 * Use of this source code is governed by the GPL v3 license
 * that can be found in the LICENSE file.
 */

/**
 * Verilog intermediate code representation classes for expressions
 */
package de.neemann.digital.hdl.verilog.ir.expr;
