MO npu_proc_eng NULL I:/GitHub/forbidden_architecture/NPU/npu_proc_eng.v vlg3B/npu__proc__eng.bin 1398812772
MO IOport_dummy NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/IO_port_dummy.v vlg68/_i_oport__dummy.bin 1398812772
MO display NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/top_display_rom.v vlg1E/display.bin 1398812771
MO spart NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/spart.v vlg1A/spart.bin 1398812771
MO ddr2_idelay_ctrl NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_idelay_ctrl.v vlg53/ddr2__idelay__ctrl.bin 1398812771
MO npu_mul_add_dsp NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_mul_add_dsp.v vlg3A/npu__mul__add__dsp.bin 1398812770
MO npu_fixed2float NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_fixed2float.v vlg02/npu__fixed2float.bin 1398812770
MO vgamult NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/vgamult.v vlg00/vgamult.bin 1398812772
MO ddr2_usr_top NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_top.v vlg47/ddr2__usr__top.bin 1398812771
MO npu_sigmoid_unit NULL I:/GitHub/forbidden_architecture/NPU/npu_sigmoid_unit.v vlg3D/npu__sigmoid__unit.bin 1398812772
MO brg NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/brg.v vlg33/brg.bin 1398812771
MO npu_circ_buf_fifo_large NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_circ_buf_fifo_large.v vlg5C/npu__circ__buf__fifo__large.bin 1398812769
MO ddr2_usr_rd NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_rd.v vlg16/ddr2__usr__rd.bin 1398812770
MO npu_circ_buf_large NULL I:/GitHub/forbidden_architecture/NPU/npu_circ_buf_large.v vlg0D/npu__circ__buf__large.bin 1398812772
MO npu_float2fixed NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_float2fixed.v vlg12/npu__float2fixed.bin 1398812770
MO ddr2_mem_if_top NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_mem_if_top.v vlg36/ddr2__mem__if__top.bin 1398812771
MO RD_FIFO NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/RD_FIFO.v vlg61/_r_d___f_i_f_o.bin 1398812771
MO ddr2_phy_dq_iob NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_dq_iob.v vlg55/ddr2__phy__dq__iob.bin 1398812770
MO vio_async_in96 NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_chipscope.v vlg60/vio__async__in96.bin 1398812771
MO mig_user NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/mig_user.v vlg63/mig__user.bin 1398812771
MO IO_map_address_block NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/IO_map_block.v vlg70/_i_o__map__address__block.bin 1398812772
MO ddr2_phy_dm_iob NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_dm_iob.v vlg11/ddr2__phy__dm__iob.bin 1398812770
MO top_module NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/top_module_withoutchipscope_npu_specific.v vlg2C/top__module.bin 1398812772
MO output_ram NULL I:/GitHub/forbidden_architecture/Npu_640_480/output_ram.v vlg38/output__ram.bin 1398812769
MO ddr2_usr_wr NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_wr.v vlg3D/ddr2__usr__wr.bin 1398812770
MO data_rd_wr NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/data_rd_wr.v vlg5F/data__rd__wr.bin 1398812771
MO Dcache_dummy NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Dcache_dummy_read_npu_rom.v vlg4B/_dcache__dummy.bin 1398812772
MO npu_io_fifo NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_io_fifo.v vlg4D/npu__io__fifo.bin 1398812770
MO ddr2_phy_write NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_write.v vlg1E/ddr2__phy__write.bin 1398812770
MO input_handling NULL I:/GitHub/forbidden_architecture/Npu_640_480/input_handler.v vlg50/input__handling.bin 1398812772
MO ddr2_usr_addr_fifo NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_usr_addr_fifo.v vlg76/ddr2__usr__addr__fifo.bin 1398812770
MO npu_scheduler NULL I:/GitHub/forbidden_architecture/NPU/npu_scheduler.v vlg0D/npu__scheduler.bin 1398812772
MO npu_compute_unit NULL I:/GitHub/forbidden_architecture/NPU/npu_compute_unit.v vlg6A/npu__compute__unit.bin 1398812772
MO npu_circ_buf_fifo_small NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_circ_buf_fifo_small.v vlg46/npu__circ__buf__fifo__small.bin 1398812769
MO output_handling NULL I:/GitHub/forbidden_architecture/Npu_640_480/output_handler.v vlg39/output__handling.bin 1398812772
MO npu_config_fifo NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_config_fifo.v vlg77/npu__config__fifo.bin 1398812770
MO npu_circ_buf_small NULL I:/GitHub/forbidden_architecture/NPU/npu_circ_buf_small.v vlg77/npu__circ__buf__small.bin 1398812772
MO icon4 NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_chipscope.v vlg61/icon4.bin 1398812771
MO vio_async_in100 NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_chipscope.v vlg2A/vio__async__in100.bin 1398812771
MO npu_config_interface NULL I:/GitHub/forbidden_architecture/NPU/npu_config_interface.v vlg00/npu__config__interface.bin 1398812772
MO vga_clk NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/vga_clk.v vlg5F/vga__clk.bin 1398812771
MO npu_sigmoid_fifo NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_sigmoid_fifo.v vlg59/npu__sigmoid__fifo.bin 1398812770
MO ddr2_infrastructure NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_infrastructure.v vlg60/ddr2__infrastructure.bin 1398812771
MO receiver NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/receiver.v vlg61/receiver.bin 1398812771
MO Icache_dummy NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Icache_dummy_write_afterward_read.v vlg1C/_icache__dummy.bin 1398812772
MO tansig NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/tansig.v vlg3A/tansig.bin 1398812770
MO Arbiter NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Arbiter.v vlg29/_arbiter.bin 1398812772
MO npu NULL I:/GitHub/forbidden_architecture/NPU/npu.v vlg63/npu.bin 1398812772
MO xfifo_1 NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/xfifo_1.v vlg60/xfifo__1.bin 1398812771
MO npu_state_machine NULL I:/GitHub/forbidden_architecture/NPU/npu_state_machine.v vlg33/npu__state__machine.bin 1398812772
MO vga_logic NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/vga_logic.v vlg43/vga__logic.bin 1398812771
MO ddr2_phy_calib NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_calib.v vlg0E/ddr2__phy__calib.bin 1398812770
MO dvi_ifc NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/dvi_ifc.v vlg50/dvi__ifc.bin 1398812771
MO ddr2_phy_init NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_init.v vlg6B/ddr2__phy__init.bin 1398812770
MO ddr2_ctrl NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_ctrl.v vlg14/ddr2__ctrl.bin 1398812771
MO npu_accum_fifo NULL I:/GitHub/forbidden_architecture/NPU_Reduced/coregens/npu_accum_fifo.v vlg26/npu__accum__fifo.bin 1398812769
MO main_logic NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/DVI/main_logic.v vlg1E/main__logic.bin 1398812771
MO mig_top_module NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/mig_top_module.v vlg28/mig__top__module.bin 1398812771
MO interface NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/interface.v vlg09/interface.bin 1398812772
MO driver NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/driver.v vlg3C/driver.bin 1398812771
MO rom64x38400 NULL I:/GitHub/forbidden_architecture/MMU/Emma_ROM/rom64x38400.v vlg33/rom64x38400.bin 1398812770
MO npu_input_interface NULL I:/GitHub/forbidden_architecture/NPU/npu_input_interface.v vlg56/npu__input__interface.bin 1398812772
MO ddr2_phy_ctl_io NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_ctl_io.v vlg41/ddr2__phy__ctl__io.bin 1398812770
MO npu_output_interface NULL I:/GitHub/forbidden_architecture/NPU/npu_output_interface.v vlg3B/npu__output__interface.bin 1398812772
MO Config_fifo NULL I:/GitHub/forbidden_architecture/Npu_640_480/config/Config_fifo.v vlg01/_config__fifo.bin 1398812769
MO vio_async_in192 NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_chipscope.v vlg59/vio__async__in192.bin 1398812771
MO ddr2_top NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_top.v vlg16/ddr2__top.bin 1398812771
MO Reg_clk_Gen NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/Top_level_files/Reg_clk_Gen.v vlg20/_reg__clk___gen.bin 1398812771
MO ddr2_phy_top NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_top.v vlg6A/ddr2__phy__top.bin 1398812771
MO ddr2_phy_dqs_iob NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_dqs_iob.v vlg28/ddr2__phy__dqs__iob.bin 1398812770
MO spart_top_level NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/spart_top_level.v vlg3F/spart__top__level.bin 1398812772
MO transmit NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/SPART/transmit.v vlg56/transmit.bin 1398812771
MO ddr2_phy_io NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_phy_io.v vlg7B/ddr2__phy__io.bin 1398812770
MO vio_sync_out32 NULL I:/GitHub/forbidden_architecture/Top_level_Block_FPGA/user_design/rtl/ddr2_chipscope.v vlg7A/vio__sync__out32.bin 1398812771
