// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : xilinx_kc705.v
// Device     : xc7k325t-ffg900-2
// LiteX sha1 : a1106b99
// Date       : 2023-06-06 00:52:45
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module xilinx_kc705 (
    (* dont_touch = "true" *)
    input  wire          clk200_p,
    input  wire          clk200_n,
    input  wire          cpu_reset,
    input  wire          serial_cts,
    input  wire          serial_rts,
    output reg           serial_tx,
    input  wire          serial_rx,
    output wire   [15:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_ras_n,
    output wire          ddram_cas_n,
    output wire          ddram_we_n,
    output wire          ddram_cs_n,
    output wire    [7:0] ddram_dm,
    inout  wire   [63:0] ddram_dq,
    inout  wire    [7:0] ddram_dqs_p,
    inout  wire    [7:0] ddram_dqs_n,
    output wire          ddram_clk_p,
    output wire          ddram_clk_n,
    output wire          ddram_cke,
    output wire          ddram_odt,
    output wire          ddram_reset_n,
    output wire          user_led0,
    output wire          user_led1,
    output wire          user_led2,
    output wire          user_led3,
    output wire          user_led4,
    output wire          user_led5,
    output wire          user_led6,
    output wire          user_led7
);


//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg           main_crg_rst = 1'd0;
(* dont_touch = "true" *)
wire          sys_clk;
wire          sys_rst;
wire          sys4x_clk;
wire          sys4x_rst;
wire          idelay_clk;
wire          idelay_rst;
wire          main_crg_reset;
reg           main_crg_power_down = 1'd0;
wire          main_crg_locked;
(* dont_touch = "true" *)
wire          main_crg_clkin;
wire          main_crg_clkout0;
wire          main_crg_clkout_buf0;
wire          main_crg_clkout1;
wire          main_crg_clkout_buf1;
wire          main_crg_clkout2;
wire          main_crg_clkout_buf2;
reg     [3:0] main_crg_reset_counter = 4'd15;
reg           main_crg_ic_reset = 1'd1;
reg           main_basesoc_soc_rst = 1'd0;
wire          main_basesoc_cpu_rst;
reg     [1:0] main_basesoc_reset_storage = 2'd0;
reg           main_basesoc_reset_re = 1'd0;
reg    [31:0] main_basesoc_scratch_storage = 32'd305419896;
reg           main_basesoc_scratch_re = 1'd0;
wire   [31:0] main_basesoc_bus_errors_status;
wire          main_basesoc_bus_errors_we;
reg           main_basesoc_bus_errors_re = 1'd0;
wire          main_basesoc_bus_error;
reg    [31:0] main_basesoc_bus_errors = 32'd0;
wire          main_basesoc_reset;
reg    [31:0] main_basesoc_interrupt = 32'd0;
wire   [29:0] main_basesoc_ibus_adr;
wire   [31:0] main_basesoc_ibus_dat_w;
wire   [31:0] main_basesoc_ibus_dat_r;
wire    [3:0] main_basesoc_ibus_sel;
wire          main_basesoc_ibus_cyc;
wire          main_basesoc_ibus_stb;
wire          main_basesoc_ibus_ack;
wire          main_basesoc_ibus_we;
wire    [2:0] main_basesoc_ibus_cti;
wire    [1:0] main_basesoc_ibus_bte;
wire          main_basesoc_ibus_err;
wire   [29:0] main_basesoc_dbus_adr;
wire   [31:0] main_basesoc_dbus_dat_w;
wire   [31:0] main_basesoc_dbus_dat_r;
wire    [3:0] main_basesoc_dbus_sel;
wire          main_basesoc_dbus_cyc;
wire          main_basesoc_dbus_stb;
wire          main_basesoc_dbus_ack;
wire          main_basesoc_dbus_we;
wire    [2:0] main_basesoc_dbus_cti;
wire    [1:0] main_basesoc_dbus_bte;
wire          main_basesoc_dbus_err;
reg    [31:0] main_basesoc_vexriscv = 32'd0;
wire   [29:0] main_basesoc_basesoc_ram_bus_adr;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_w;
wire   [31:0] main_basesoc_basesoc_ram_bus_dat_r;
wire    [3:0] main_basesoc_basesoc_ram_bus_sel;
wire          main_basesoc_basesoc_ram_bus_cyc;
wire          main_basesoc_basesoc_ram_bus_stb;
reg           main_basesoc_basesoc_ram_bus_ack = 1'd0;
wire          main_basesoc_basesoc_ram_bus_we;
wire    [2:0] main_basesoc_basesoc_ram_bus_cti;
wire    [1:0] main_basesoc_basesoc_ram_bus_bte;
reg           main_basesoc_basesoc_ram_bus_err = 1'd0;
reg           main_basesoc_basesoc_adr_burst = 1'd0;
wire   [14:0] main_basesoc_basesoc_adr;
wire   [31:0] main_basesoc_basesoc_dat_r;
wire   [29:0] main_basesoc_ram_bus_ram_bus_adr;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_w;
wire   [31:0] main_basesoc_ram_bus_ram_bus_dat_r;
wire    [3:0] main_basesoc_ram_bus_ram_bus_sel;
wire          main_basesoc_ram_bus_ram_bus_cyc;
wire          main_basesoc_ram_bus_ram_bus_stb;
reg           main_basesoc_ram_bus_ram_bus_ack = 1'd0;
wire          main_basesoc_ram_bus_ram_bus_we;
wire    [2:0] main_basesoc_ram_bus_ram_bus_cti;
wire    [1:0] main_basesoc_ram_bus_ram_bus_bte;
reg           main_basesoc_ram_bus_ram_bus_err = 1'd0;
reg           main_basesoc_ram_adr_burst = 1'd0;
wire   [10:0] main_basesoc_ram_adr;
wire   [31:0] main_basesoc_ram_dat_r;
reg     [3:0] main_basesoc_ram_we = 4'd0;
wire   [31:0] main_basesoc_ram_dat_w;
wire          main_basesoc_tx_sink_valid;
reg           main_basesoc_tx_sink_ready = 1'd0;
wire          main_basesoc_tx_sink_first;
wire          main_basesoc_tx_sink_last;
wire    [7:0] main_basesoc_tx_sink_payload_data;
reg     [7:0] main_basesoc_tx_data = 8'd0;
reg     [3:0] main_basesoc_tx_count = 4'd0;
reg           main_basesoc_tx_enable = 1'd0;
reg           main_basesoc_tx_tick = 1'd0;
reg    [31:0] main_basesoc_tx_phase = 32'd0;
reg           main_basesoc_rx_source_valid = 1'd0;
wire          main_basesoc_rx_source_ready;
reg           main_basesoc_rx_source_first = 1'd0;
reg           main_basesoc_rx_source_last = 1'd0;
reg     [7:0] main_basesoc_rx_source_payload_data = 8'd0;
reg     [7:0] main_basesoc_rx_data = 8'd0;
reg     [3:0] main_basesoc_rx_count = 4'd0;
reg           main_basesoc_rx_enable = 1'd0;
reg           main_basesoc_rx_tick = 1'd0;
reg    [31:0] main_basesoc_rx_phase = 32'd0;
wire          main_basesoc_rx_rx;
reg           main_basesoc_rx_rx_d = 1'd0;
reg           main_basesoc_uart_rxtx_re = 1'd0;
wire    [7:0] main_basesoc_uart_rxtx_r;
reg           main_basesoc_uart_rxtx_we = 1'd0;
wire    [7:0] main_basesoc_uart_rxtx_w;
wire          main_basesoc_uart_txfull_status;
wire          main_basesoc_uart_txfull_we;
reg           main_basesoc_uart_txfull_re = 1'd0;
wire          main_basesoc_uart_rxempty_status;
wire          main_basesoc_uart_rxempty_we;
reg           main_basesoc_uart_rxempty_re = 1'd0;
wire          main_basesoc_uart_irq;
wire          main_basesoc_uart_tx_status;
reg           main_basesoc_uart_tx_pending = 1'd0;
wire          main_basesoc_uart_tx_trigger;
reg           main_basesoc_uart_tx_clear = 1'd0;
reg           main_basesoc_uart_tx_trigger_d = 1'd0;
wire          main_basesoc_uart_rx_status;
reg           main_basesoc_uart_rx_pending = 1'd0;
wire          main_basesoc_uart_rx_trigger;
reg           main_basesoc_uart_rx_clear = 1'd0;
reg           main_basesoc_uart_rx_trigger_d = 1'd0;
wire          main_basesoc_uart_tx0;
wire          main_basesoc_uart_rx0;
reg     [1:0] main_basesoc_uart_status_status = 2'd0;
wire          main_basesoc_uart_status_we;
reg           main_basesoc_uart_status_re = 1'd0;
wire          main_basesoc_uart_tx1;
wire          main_basesoc_uart_rx1;
reg     [1:0] main_basesoc_uart_pending_status = 2'd0;
wire          main_basesoc_uart_pending_we;
reg           main_basesoc_uart_pending_re = 1'd0;
reg     [1:0] main_basesoc_uart_pending_r = 2'd0;
wire          main_basesoc_uart_tx2;
wire          main_basesoc_uart_rx2;
reg     [1:0] main_basesoc_uart_enable_storage = 2'd0;
reg           main_basesoc_uart_enable_re = 1'd0;
wire          main_basesoc_uart_txempty_status;
wire          main_basesoc_uart_txempty_we;
reg           main_basesoc_uart_txempty_re = 1'd0;
wire          main_basesoc_uart_rxfull_status;
wire          main_basesoc_uart_rxfull_we;
reg           main_basesoc_uart_rxfull_re = 1'd0;
wire          main_basesoc_uart_uart_sink_valid;
wire          main_basesoc_uart_uart_sink_ready;
wire          main_basesoc_uart_uart_sink_first;
wire          main_basesoc_uart_uart_sink_last;
wire    [7:0] main_basesoc_uart_uart_sink_payload_data;
wire          main_basesoc_uart_uart_source_valid;
wire          main_basesoc_uart_uart_source_ready;
wire          main_basesoc_uart_uart_source_first;
wire          main_basesoc_uart_uart_source_last;
wire    [7:0] main_basesoc_uart_uart_source_payload_data;
wire          main_basesoc_uart_tx_fifo_sink_valid;
wire          main_basesoc_uart_tx_fifo_sink_ready;
reg           main_basesoc_uart_tx_fifo_sink_first = 1'd0;
reg           main_basesoc_uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] main_basesoc_uart_tx_fifo_sink_payload_data;
wire          main_basesoc_uart_tx_fifo_source_valid;
wire          main_basesoc_uart_tx_fifo_source_ready;
wire          main_basesoc_uart_tx_fifo_source_first;
wire          main_basesoc_uart_tx_fifo_source_last;
wire    [7:0] main_basesoc_uart_tx_fifo_source_payload_data;
wire          main_basesoc_uart_tx_fifo_re;
reg           main_basesoc_uart_tx_fifo_readable = 1'd0;
wire          main_basesoc_uart_tx_fifo_syncfifo_we;
wire          main_basesoc_uart_tx_fifo_syncfifo_writable;
wire          main_basesoc_uart_tx_fifo_syncfifo_re;
wire          main_basesoc_uart_tx_fifo_syncfifo_readable;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_tx_fifo_syncfifo_dout;
reg     [4:0] main_basesoc_uart_tx_fifo_level0 = 5'd0;
reg           main_basesoc_uart_tx_fifo_replace = 1'd0;
reg     [3:0] main_basesoc_uart_tx_fifo_produce = 4'd0;
reg     [3:0] main_basesoc_uart_tx_fifo_consume = 4'd0;
reg     [3:0] main_basesoc_uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_r;
wire          main_basesoc_uart_tx_fifo_wrport_we;
wire    [9:0] main_basesoc_uart_tx_fifo_wrport_dat_w;
wire          main_basesoc_uart_tx_fifo_do_read;
wire    [3:0] main_basesoc_uart_tx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_tx_fifo_rdport_dat_r;
wire          main_basesoc_uart_tx_fifo_rdport_re;
wire    [4:0] main_basesoc_uart_tx_fifo_level1;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_tx_fifo_fifo_in_first;
wire          main_basesoc_uart_tx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_tx_fifo_fifo_out_payload_data;
wire          main_basesoc_uart_tx_fifo_fifo_out_first;
wire          main_basesoc_uart_tx_fifo_fifo_out_last;
wire          main_basesoc_uart_rx_fifo_sink_valid;
wire          main_basesoc_uart_rx_fifo_sink_ready;
wire          main_basesoc_uart_rx_fifo_sink_first;
wire          main_basesoc_uart_rx_fifo_sink_last;
wire    [7:0] main_basesoc_uart_rx_fifo_sink_payload_data;
wire          main_basesoc_uart_rx_fifo_source_valid;
wire          main_basesoc_uart_rx_fifo_source_ready;
wire          main_basesoc_uart_rx_fifo_source_first;
wire          main_basesoc_uart_rx_fifo_source_last;
wire    [7:0] main_basesoc_uart_rx_fifo_source_payload_data;
wire          main_basesoc_uart_rx_fifo_re;
reg           main_basesoc_uart_rx_fifo_readable = 1'd0;
wire          main_basesoc_uart_rx_fifo_syncfifo_we;
wire          main_basesoc_uart_rx_fifo_syncfifo_writable;
wire          main_basesoc_uart_rx_fifo_syncfifo_re;
wire          main_basesoc_uart_rx_fifo_syncfifo_readable;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_din;
wire    [9:0] main_basesoc_uart_rx_fifo_syncfifo_dout;
reg     [4:0] main_basesoc_uart_rx_fifo_level0 = 5'd0;
reg           main_basesoc_uart_rx_fifo_replace = 1'd0;
reg     [3:0] main_basesoc_uart_rx_fifo_produce = 4'd0;
reg     [3:0] main_basesoc_uart_rx_fifo_consume = 4'd0;
reg     [3:0] main_basesoc_uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_r;
wire          main_basesoc_uart_rx_fifo_wrport_we;
wire    [9:0] main_basesoc_uart_rx_fifo_wrport_dat_w;
wire          main_basesoc_uart_rx_fifo_do_read;
wire    [3:0] main_basesoc_uart_rx_fifo_rdport_adr;
wire    [9:0] main_basesoc_uart_rx_fifo_rdport_dat_r;
wire          main_basesoc_uart_rx_fifo_rdport_re;
wire    [4:0] main_basesoc_uart_rx_fifo_level1;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_in_payload_data;
wire          main_basesoc_uart_rx_fifo_fifo_in_first;
wire          main_basesoc_uart_rx_fifo_fifo_in_last;
wire    [7:0] main_basesoc_uart_rx_fifo_fifo_out_payload_data;
wire          main_basesoc_uart_rx_fifo_fifo_out_first;
wire          main_basesoc_uart_rx_fifo_fifo_out_last;
reg    [31:0] main_basesoc_timer_load_storage = 32'd0;
reg           main_basesoc_timer_load_re = 1'd0;
reg    [31:0] main_basesoc_timer_reload_storage = 32'd0;
reg           main_basesoc_timer_reload_re = 1'd0;
reg           main_basesoc_timer_en_storage = 1'd0;
reg           main_basesoc_timer_en_re = 1'd0;
reg           main_basesoc_timer_update_value_storage = 1'd0;
reg           main_basesoc_timer_update_value_re = 1'd0;
reg    [31:0] main_basesoc_timer_value_status = 32'd0;
wire          main_basesoc_timer_value_we;
reg           main_basesoc_timer_value_re = 1'd0;
wire          main_basesoc_timer_irq;
wire          main_basesoc_timer_zero_status;
reg           main_basesoc_timer_zero_pending = 1'd0;
wire          main_basesoc_timer_zero_trigger;
reg           main_basesoc_timer_zero_clear = 1'd0;
reg           main_basesoc_timer_zero_trigger_d = 1'd0;
wire          main_basesoc_timer_zero0;
wire          main_basesoc_timer_status_status;
wire          main_basesoc_timer_status_we;
reg           main_basesoc_timer_status_re = 1'd0;
wire          main_basesoc_timer_zero1;
wire          main_basesoc_timer_pending_status;
wire          main_basesoc_timer_pending_we;
reg           main_basesoc_timer_pending_re = 1'd0;
reg           main_basesoc_timer_pending_r = 1'd0;
wire          main_basesoc_timer_zero2;
reg           main_basesoc_timer_enable_storage = 1'd0;
reg           main_basesoc_timer_enable_re = 1'd0;
reg    [31:0] main_basesoc_timer_value = 32'd0;
reg           main_k7ddrphy_rst_storage = 1'd0;
reg           main_k7ddrphy_rst_re = 1'd0;
reg     [7:0] main_k7ddrphy_dly_sel_storage = 8'd0;
reg           main_k7ddrphy_dly_sel_re = 1'd0;
reg     [4:0] main_k7ddrphy_half_sys8x_taps_storage = 5'd6;
reg           main_k7ddrphy_half_sys8x_taps_re = 1'd0;
reg           main_k7ddrphy_wlevel_en_storage = 1'd0;
reg           main_k7ddrphy_wlevel_en_re = 1'd0;
reg           main_k7ddrphy_wlevel_strobe_re = 1'd0;
wire          main_k7ddrphy_wlevel_strobe_r;
reg           main_k7ddrphy_wlevel_strobe_we = 1'd0;
reg           main_k7ddrphy_wlevel_strobe_w = 1'd0;
reg           main_k7ddrphy_cdly_rst_re = 1'd0;
wire          main_k7ddrphy_cdly_rst_r;
reg           main_k7ddrphy_cdly_rst_we = 1'd0;
reg           main_k7ddrphy_cdly_rst_w = 1'd0;
reg           main_k7ddrphy_cdly_inc_re = 1'd0;
wire          main_k7ddrphy_cdly_inc_r;
reg           main_k7ddrphy_cdly_inc_we = 1'd0;
reg           main_k7ddrphy_cdly_inc_w = 1'd0;
reg           main_k7ddrphy_rdly_dq_rst_re = 1'd0;
wire          main_k7ddrphy_rdly_dq_rst_r;
reg           main_k7ddrphy_rdly_dq_rst_we = 1'd0;
reg           main_k7ddrphy_rdly_dq_rst_w = 1'd0;
reg           main_k7ddrphy_rdly_dq_inc_re = 1'd0;
wire          main_k7ddrphy_rdly_dq_inc_r;
reg           main_k7ddrphy_rdly_dq_inc_we = 1'd0;
reg           main_k7ddrphy_rdly_dq_inc_w = 1'd0;
reg           main_k7ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
wire          main_k7ddrphy_rdly_dq_bitslip_rst_r;
reg           main_k7ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           main_k7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           main_k7ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          main_k7ddrphy_rdly_dq_bitslip_r;
reg           main_k7ddrphy_rdly_dq_bitslip_we = 1'd0;
reg           main_k7ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           main_k7ddrphy_wdly_dq_rst_re = 1'd0;
wire          main_k7ddrphy_wdly_dq_rst_r;
reg           main_k7ddrphy_wdly_dq_rst_we = 1'd0;
reg           main_k7ddrphy_wdly_dq_rst_w = 1'd0;
reg           main_k7ddrphy_wdly_dq_inc_re = 1'd0;
wire          main_k7ddrphy_wdly_dq_inc_r;
reg           main_k7ddrphy_wdly_dq_inc_we = 1'd0;
reg           main_k7ddrphy_wdly_dq_inc_w = 1'd0;
reg           main_k7ddrphy_wdly_dqs_rst_re = 1'd0;
wire          main_k7ddrphy_wdly_dqs_rst_r;
reg           main_k7ddrphy_wdly_dqs_rst_we = 1'd0;
reg           main_k7ddrphy_wdly_dqs_rst_w = 1'd0;
reg           main_k7ddrphy_wdly_dqs_inc_re = 1'd0;
wire          main_k7ddrphy_wdly_dqs_inc_r;
reg           main_k7ddrphy_wdly_dqs_inc_we = 1'd0;
reg           main_k7ddrphy_wdly_dqs_inc_w = 1'd0;
reg           main_k7ddrphy_wdly_dq_bitslip_rst_re = 1'd0;
wire          main_k7ddrphy_wdly_dq_bitslip_rst_r;
reg           main_k7ddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           main_k7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           main_k7ddrphy_wdly_dq_bitslip_re = 1'd0;
wire          main_k7ddrphy_wdly_dq_bitslip_r;
reg           main_k7ddrphy_wdly_dq_bitslip_we = 1'd0;
reg           main_k7ddrphy_wdly_dq_bitslip_w = 1'd0;
reg     [1:0] main_k7ddrphy_rdphase_storage = 2'd1;
reg           main_k7ddrphy_rdphase_re = 1'd0;
reg     [1:0] main_k7ddrphy_wrphase_storage = 2'd2;
reg           main_k7ddrphy_wrphase_re = 1'd0;
wire   [15:0] main_k7ddrphy_dfi_p0_address;
wire    [2:0] main_k7ddrphy_dfi_p0_bank;
wire          main_k7ddrphy_dfi_p0_cas_n;
wire          main_k7ddrphy_dfi_p0_cs_n;
wire          main_k7ddrphy_dfi_p0_ras_n;
wire          main_k7ddrphy_dfi_p0_we_n;
wire          main_k7ddrphy_dfi_p0_cke;
wire          main_k7ddrphy_dfi_p0_odt;
wire          main_k7ddrphy_dfi_p0_reset_n;
wire          main_k7ddrphy_dfi_p0_act_n;
wire  [127:0] main_k7ddrphy_dfi_p0_wrdata;
wire          main_k7ddrphy_dfi_p0_wrdata_en;
wire   [15:0] main_k7ddrphy_dfi_p0_wrdata_mask;
wire          main_k7ddrphy_dfi_p0_rddata_en;
reg   [127:0] main_k7ddrphy_dfi_p0_rddata = 128'd0;
wire          main_k7ddrphy_dfi_p0_rddata_valid;
wire   [15:0] main_k7ddrphy_dfi_p1_address;
wire    [2:0] main_k7ddrphy_dfi_p1_bank;
wire          main_k7ddrphy_dfi_p1_cas_n;
wire          main_k7ddrphy_dfi_p1_cs_n;
wire          main_k7ddrphy_dfi_p1_ras_n;
wire          main_k7ddrphy_dfi_p1_we_n;
wire          main_k7ddrphy_dfi_p1_cke;
wire          main_k7ddrphy_dfi_p1_odt;
wire          main_k7ddrphy_dfi_p1_reset_n;
wire          main_k7ddrphy_dfi_p1_act_n;
wire  [127:0] main_k7ddrphy_dfi_p1_wrdata;
wire          main_k7ddrphy_dfi_p1_wrdata_en;
wire   [15:0] main_k7ddrphy_dfi_p1_wrdata_mask;
wire          main_k7ddrphy_dfi_p1_rddata_en;
reg   [127:0] main_k7ddrphy_dfi_p1_rddata = 128'd0;
wire          main_k7ddrphy_dfi_p1_rddata_valid;
wire   [15:0] main_k7ddrphy_dfi_p2_address;
wire    [2:0] main_k7ddrphy_dfi_p2_bank;
wire          main_k7ddrphy_dfi_p2_cas_n;
wire          main_k7ddrphy_dfi_p2_cs_n;
wire          main_k7ddrphy_dfi_p2_ras_n;
wire          main_k7ddrphy_dfi_p2_we_n;
wire          main_k7ddrphy_dfi_p2_cke;
wire          main_k7ddrphy_dfi_p2_odt;
wire          main_k7ddrphy_dfi_p2_reset_n;
wire          main_k7ddrphy_dfi_p2_act_n;
wire  [127:0] main_k7ddrphy_dfi_p2_wrdata;
wire          main_k7ddrphy_dfi_p2_wrdata_en;
wire   [15:0] main_k7ddrphy_dfi_p2_wrdata_mask;
wire          main_k7ddrphy_dfi_p2_rddata_en;
reg   [127:0] main_k7ddrphy_dfi_p2_rddata = 128'd0;
wire          main_k7ddrphy_dfi_p2_rddata_valid;
wire   [15:0] main_k7ddrphy_dfi_p3_address;
wire    [2:0] main_k7ddrphy_dfi_p3_bank;
wire          main_k7ddrphy_dfi_p3_cas_n;
wire          main_k7ddrphy_dfi_p3_cs_n;
wire          main_k7ddrphy_dfi_p3_ras_n;
wire          main_k7ddrphy_dfi_p3_we_n;
wire          main_k7ddrphy_dfi_p3_cke;
wire          main_k7ddrphy_dfi_p3_odt;
wire          main_k7ddrphy_dfi_p3_reset_n;
wire          main_k7ddrphy_dfi_p3_act_n;
wire  [127:0] main_k7ddrphy_dfi_p3_wrdata;
wire          main_k7ddrphy_dfi_p3_wrdata_en;
wire   [15:0] main_k7ddrphy_dfi_p3_wrdata_mask;
wire          main_k7ddrphy_dfi_p3_rddata_en;
reg   [127:0] main_k7ddrphy_dfi_p3_rddata = 128'd0;
wire          main_k7ddrphy_dfi_p3_rddata_valid;
wire          main_k7ddrphy_sd_clk_se_nodelay;
wire          main_k7ddrphy_sd_clk_se_delayed;
wire    [2:0] main_k7ddrphy_pads_ba;
wire          main_k7ddrphy_oq0;
wire          main_k7ddrphy_oq1;
wire          main_k7ddrphy_oq2;
wire          main_k7ddrphy_oq3;
wire          main_k7ddrphy_oq4;
wire          main_k7ddrphy_oq5;
wire          main_k7ddrphy_oq6;
wire          main_k7ddrphy_oq7;
wire          main_k7ddrphy_oq8;
wire          main_k7ddrphy_oq9;
wire          main_k7ddrphy_oq10;
wire          main_k7ddrphy_oq11;
wire          main_k7ddrphy_oq12;
wire          main_k7ddrphy_oq13;
wire          main_k7ddrphy_oq14;
wire          main_k7ddrphy_oq15;
wire          main_k7ddrphy_oq16;
wire          main_k7ddrphy_oq17;
wire          main_k7ddrphy_oq18;
wire          main_k7ddrphy_oq19;
wire          main_k7ddrphy_oq20;
wire          main_k7ddrphy_oq21;
wire          main_k7ddrphy_oq22;
wire          main_k7ddrphy_oq23;
wire          main_k7ddrphy_oq24;
wire          main_k7ddrphy_oq25;
reg           main_k7ddrphy_dqs_oe = 1'd0;
wire          main_k7ddrphy_dqs_preamble;
wire          main_k7ddrphy_dqs_postamble;
wire          main_k7ddrphy_dqs_oe_delay_tappeddelayline;
reg           main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
reg           main_k7ddrphy_dqspattern0 = 1'd0;
reg           main_k7ddrphy_dqspattern1 = 1'd0;
reg     [7:0] main_k7ddrphy_dqspattern_o = 8'd0;
wire          main_k7ddrphy_dqs_o_no_delay0;
wire          main_k7ddrphy_dqs_o_delayed0;
wire          main_k7ddrphy_dqs_t0;
reg     [7:0] main_k7ddrphy_bitslip00 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip0_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip0_r0 = 16'd0;
wire          main_k7ddrphy0;
wire          main_k7ddrphy_dqs_o_no_delay1;
wire          main_k7ddrphy_dqs_o_delayed1;
wire          main_k7ddrphy_dqs_t1;
reg     [7:0] main_k7ddrphy_bitslip10 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip1_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip1_r0 = 16'd0;
wire          main_k7ddrphy1;
wire          main_k7ddrphy_dqs_o_no_delay2;
wire          main_k7ddrphy_dqs_o_delayed2;
wire          main_k7ddrphy_dqs_t2;
reg     [7:0] main_k7ddrphy_bitslip20 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip2_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip2_r0 = 16'd0;
wire          main_k7ddrphy2;
wire          main_k7ddrphy_dqs_o_no_delay3;
wire          main_k7ddrphy_dqs_o_delayed3;
wire          main_k7ddrphy_dqs_t3;
reg     [7:0] main_k7ddrphy_bitslip30 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip3_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip3_r0 = 16'd0;
wire          main_k7ddrphy3;
wire          main_k7ddrphy_dqs_o_no_delay4;
wire          main_k7ddrphy_dqs_o_delayed4;
wire          main_k7ddrphy_dqs_t4;
reg     [7:0] main_k7ddrphy_bitslip40 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip4_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip4_r0 = 16'd0;
wire          main_k7ddrphy4;
wire          main_k7ddrphy_dqs_o_no_delay5;
wire          main_k7ddrphy_dqs_o_delayed5;
wire          main_k7ddrphy_dqs_t5;
reg     [7:0] main_k7ddrphy_bitslip50 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip5_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip5_r0 = 16'd0;
wire          main_k7ddrphy5;
wire          main_k7ddrphy_dqs_o_no_delay6;
wire          main_k7ddrphy_dqs_o_delayed6;
wire          main_k7ddrphy_dqs_t6;
reg     [7:0] main_k7ddrphy_bitslip60 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip6_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip6_r0 = 16'd0;
wire          main_k7ddrphy6;
wire          main_k7ddrphy_dqs_o_no_delay7;
wire          main_k7ddrphy_dqs_o_delayed7;
wire          main_k7ddrphy_dqs_t7;
reg     [7:0] main_k7ddrphy_bitslip70 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip7_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip7_r0 = 16'd0;
wire          main_k7ddrphy7;
wire          main_k7ddrphy_dm_o_nodelay0;
reg     [7:0] main_k7ddrphy_bitslip01 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip0_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip0_r1 = 16'd0;
wire          main_k7ddrphy_dm_o_nodelay1;
reg     [7:0] main_k7ddrphy_bitslip11 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip1_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip1_r1 = 16'd0;
wire          main_k7ddrphy_dm_o_nodelay2;
reg     [7:0] main_k7ddrphy_bitslip21 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip2_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip2_r1 = 16'd0;
wire          main_k7ddrphy_dm_o_nodelay3;
reg     [7:0] main_k7ddrphy_bitslip31 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip3_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip3_r1 = 16'd0;
wire          main_k7ddrphy_dm_o_nodelay4;
reg     [7:0] main_k7ddrphy_bitslip41 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip4_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip4_r1 = 16'd0;
wire          main_k7ddrphy_dm_o_nodelay5;
reg     [7:0] main_k7ddrphy_bitslip51 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip5_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip5_r1 = 16'd0;
wire          main_k7ddrphy_dm_o_nodelay6;
reg     [7:0] main_k7ddrphy_bitslip61 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip6_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip6_r1 = 16'd0;
wire          main_k7ddrphy_dm_o_nodelay7;
reg     [7:0] main_k7ddrphy_bitslip71 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip7_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip7_r1 = 16'd0;
wire          main_k7ddrphy_dq_oe;
wire          main_k7ddrphy_dq_oe_delay_tappeddelayline;
reg           main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 = 1'd0;
reg           main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 = 1'd0;
wire          main_k7ddrphy_dq_o_nodelay0;
wire          main_k7ddrphy_dq_o_delayed0;
wire          main_k7ddrphy_dq_i_nodelay0;
wire          main_k7ddrphy_dq_i_delayed0;
wire          main_k7ddrphy_dq_t0;
reg     [7:0] main_k7ddrphy_bitslip02 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip0_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip0_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip03;
reg     [7:0] main_k7ddrphy_bitslip04 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip0_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip0_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay1;
wire          main_k7ddrphy_dq_o_delayed1;
wire          main_k7ddrphy_dq_i_nodelay1;
wire          main_k7ddrphy_dq_i_delayed1;
wire          main_k7ddrphy_dq_t1;
reg     [7:0] main_k7ddrphy_bitslip12 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip1_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip1_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip13;
reg     [7:0] main_k7ddrphy_bitslip14 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip1_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip1_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay2;
wire          main_k7ddrphy_dq_o_delayed2;
wire          main_k7ddrphy_dq_i_nodelay2;
wire          main_k7ddrphy_dq_i_delayed2;
wire          main_k7ddrphy_dq_t2;
reg     [7:0] main_k7ddrphy_bitslip22 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip2_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip2_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip23;
reg     [7:0] main_k7ddrphy_bitslip24 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip2_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip2_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay3;
wire          main_k7ddrphy_dq_o_delayed3;
wire          main_k7ddrphy_dq_i_nodelay3;
wire          main_k7ddrphy_dq_i_delayed3;
wire          main_k7ddrphy_dq_t3;
reg     [7:0] main_k7ddrphy_bitslip32 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip3_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip3_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip33;
reg     [7:0] main_k7ddrphy_bitslip34 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip3_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip3_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay4;
wire          main_k7ddrphy_dq_o_delayed4;
wire          main_k7ddrphy_dq_i_nodelay4;
wire          main_k7ddrphy_dq_i_delayed4;
wire          main_k7ddrphy_dq_t4;
reg     [7:0] main_k7ddrphy_bitslip42 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip4_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip4_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip43;
reg     [7:0] main_k7ddrphy_bitslip44 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip4_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip4_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay5;
wire          main_k7ddrphy_dq_o_delayed5;
wire          main_k7ddrphy_dq_i_nodelay5;
wire          main_k7ddrphy_dq_i_delayed5;
wire          main_k7ddrphy_dq_t5;
reg     [7:0] main_k7ddrphy_bitslip52 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip5_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip5_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip53;
reg     [7:0] main_k7ddrphy_bitslip54 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip5_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip5_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay6;
wire          main_k7ddrphy_dq_o_delayed6;
wire          main_k7ddrphy_dq_i_nodelay6;
wire          main_k7ddrphy_dq_i_delayed6;
wire          main_k7ddrphy_dq_t6;
reg     [7:0] main_k7ddrphy_bitslip62 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip6_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip6_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip63;
reg     [7:0] main_k7ddrphy_bitslip64 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip6_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip6_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay7;
wire          main_k7ddrphy_dq_o_delayed7;
wire          main_k7ddrphy_dq_i_nodelay7;
wire          main_k7ddrphy_dq_i_delayed7;
wire          main_k7ddrphy_dq_t7;
reg     [7:0] main_k7ddrphy_bitslip72 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip7_value2 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip7_r2 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip73;
reg     [7:0] main_k7ddrphy_bitslip74 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip7_value3 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip7_r3 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay8;
wire          main_k7ddrphy_dq_o_delayed8;
wire          main_k7ddrphy_dq_i_nodelay8;
wire          main_k7ddrphy_dq_i_delayed8;
wire          main_k7ddrphy_dq_t8;
reg     [7:0] main_k7ddrphy_bitslip80 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip8_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip8_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip81;
reg     [7:0] main_k7ddrphy_bitslip82 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip8_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip8_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay9;
wire          main_k7ddrphy_dq_o_delayed9;
wire          main_k7ddrphy_dq_i_nodelay9;
wire          main_k7ddrphy_dq_i_delayed9;
wire          main_k7ddrphy_dq_t9;
reg     [7:0] main_k7ddrphy_bitslip90 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip9_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip9_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip91;
reg     [7:0] main_k7ddrphy_bitslip92 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip9_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip9_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay10;
wire          main_k7ddrphy_dq_o_delayed10;
wire          main_k7ddrphy_dq_i_nodelay10;
wire          main_k7ddrphy_dq_i_delayed10;
wire          main_k7ddrphy_dq_t10;
reg     [7:0] main_k7ddrphy_bitslip100 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip10_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip10_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip101;
reg     [7:0] main_k7ddrphy_bitslip102 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip10_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip10_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay11;
wire          main_k7ddrphy_dq_o_delayed11;
wire          main_k7ddrphy_dq_i_nodelay11;
wire          main_k7ddrphy_dq_i_delayed11;
wire          main_k7ddrphy_dq_t11;
reg     [7:0] main_k7ddrphy_bitslip110 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip11_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip11_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip111;
reg     [7:0] main_k7ddrphy_bitslip112 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip11_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip11_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay12;
wire          main_k7ddrphy_dq_o_delayed12;
wire          main_k7ddrphy_dq_i_nodelay12;
wire          main_k7ddrphy_dq_i_delayed12;
wire          main_k7ddrphy_dq_t12;
reg     [7:0] main_k7ddrphy_bitslip120 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip12_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip12_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip121;
reg     [7:0] main_k7ddrphy_bitslip122 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip12_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip12_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay13;
wire          main_k7ddrphy_dq_o_delayed13;
wire          main_k7ddrphy_dq_i_nodelay13;
wire          main_k7ddrphy_dq_i_delayed13;
wire          main_k7ddrphy_dq_t13;
reg     [7:0] main_k7ddrphy_bitslip130 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip13_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip13_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip131;
reg     [7:0] main_k7ddrphy_bitslip132 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip13_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip13_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay14;
wire          main_k7ddrphy_dq_o_delayed14;
wire          main_k7ddrphy_dq_i_nodelay14;
wire          main_k7ddrphy_dq_i_delayed14;
wire          main_k7ddrphy_dq_t14;
reg     [7:0] main_k7ddrphy_bitslip140 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip14_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip14_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip141;
reg     [7:0] main_k7ddrphy_bitslip142 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip14_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip14_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay15;
wire          main_k7ddrphy_dq_o_delayed15;
wire          main_k7ddrphy_dq_i_nodelay15;
wire          main_k7ddrphy_dq_i_delayed15;
wire          main_k7ddrphy_dq_t15;
reg     [7:0] main_k7ddrphy_bitslip150 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip15_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip15_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip151;
reg     [7:0] main_k7ddrphy_bitslip152 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip15_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip15_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay16;
wire          main_k7ddrphy_dq_o_delayed16;
wire          main_k7ddrphy_dq_i_nodelay16;
wire          main_k7ddrphy_dq_i_delayed16;
wire          main_k7ddrphy_dq_t16;
reg     [7:0] main_k7ddrphy_bitslip160 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip16_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip16_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip161;
reg     [7:0] main_k7ddrphy_bitslip162 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip16_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip16_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay17;
wire          main_k7ddrphy_dq_o_delayed17;
wire          main_k7ddrphy_dq_i_nodelay17;
wire          main_k7ddrphy_dq_i_delayed17;
wire          main_k7ddrphy_dq_t17;
reg     [7:0] main_k7ddrphy_bitslip170 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip17_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip17_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip171;
reg     [7:0] main_k7ddrphy_bitslip172 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip17_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip17_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay18;
wire          main_k7ddrphy_dq_o_delayed18;
wire          main_k7ddrphy_dq_i_nodelay18;
wire          main_k7ddrphy_dq_i_delayed18;
wire          main_k7ddrphy_dq_t18;
reg     [7:0] main_k7ddrphy_bitslip180 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip18_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip18_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip181;
reg     [7:0] main_k7ddrphy_bitslip182 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip18_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip18_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay19;
wire          main_k7ddrphy_dq_o_delayed19;
wire          main_k7ddrphy_dq_i_nodelay19;
wire          main_k7ddrphy_dq_i_delayed19;
wire          main_k7ddrphy_dq_t19;
reg     [7:0] main_k7ddrphy_bitslip190 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip19_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip19_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip191;
reg     [7:0] main_k7ddrphy_bitslip192 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip19_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip19_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay20;
wire          main_k7ddrphy_dq_o_delayed20;
wire          main_k7ddrphy_dq_i_nodelay20;
wire          main_k7ddrphy_dq_i_delayed20;
wire          main_k7ddrphy_dq_t20;
reg     [7:0] main_k7ddrphy_bitslip200 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip20_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip20_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip201;
reg     [7:0] main_k7ddrphy_bitslip202 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip20_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip20_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay21;
wire          main_k7ddrphy_dq_o_delayed21;
wire          main_k7ddrphy_dq_i_nodelay21;
wire          main_k7ddrphy_dq_i_delayed21;
wire          main_k7ddrphy_dq_t21;
reg     [7:0] main_k7ddrphy_bitslip210 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip21_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip21_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip211;
reg     [7:0] main_k7ddrphy_bitslip212 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip21_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip21_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay22;
wire          main_k7ddrphy_dq_o_delayed22;
wire          main_k7ddrphy_dq_i_nodelay22;
wire          main_k7ddrphy_dq_i_delayed22;
wire          main_k7ddrphy_dq_t22;
reg     [7:0] main_k7ddrphy_bitslip220 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip22_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip22_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip221;
reg     [7:0] main_k7ddrphy_bitslip222 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip22_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip22_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay23;
wire          main_k7ddrphy_dq_o_delayed23;
wire          main_k7ddrphy_dq_i_nodelay23;
wire          main_k7ddrphy_dq_i_delayed23;
wire          main_k7ddrphy_dq_t23;
reg     [7:0] main_k7ddrphy_bitslip230 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip23_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip23_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip231;
reg     [7:0] main_k7ddrphy_bitslip232 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip23_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip23_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay24;
wire          main_k7ddrphy_dq_o_delayed24;
wire          main_k7ddrphy_dq_i_nodelay24;
wire          main_k7ddrphy_dq_i_delayed24;
wire          main_k7ddrphy_dq_t24;
reg     [7:0] main_k7ddrphy_bitslip240 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip24_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip24_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip241;
reg     [7:0] main_k7ddrphy_bitslip242 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip24_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip24_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay25;
wire          main_k7ddrphy_dq_o_delayed25;
wire          main_k7ddrphy_dq_i_nodelay25;
wire          main_k7ddrphy_dq_i_delayed25;
wire          main_k7ddrphy_dq_t25;
reg     [7:0] main_k7ddrphy_bitslip250 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip25_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip25_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip251;
reg     [7:0] main_k7ddrphy_bitslip252 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip25_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip25_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay26;
wire          main_k7ddrphy_dq_o_delayed26;
wire          main_k7ddrphy_dq_i_nodelay26;
wire          main_k7ddrphy_dq_i_delayed26;
wire          main_k7ddrphy_dq_t26;
reg     [7:0] main_k7ddrphy_bitslip260 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip26_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip26_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip261;
reg     [7:0] main_k7ddrphy_bitslip262 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip26_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip26_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay27;
wire          main_k7ddrphy_dq_o_delayed27;
wire          main_k7ddrphy_dq_i_nodelay27;
wire          main_k7ddrphy_dq_i_delayed27;
wire          main_k7ddrphy_dq_t27;
reg     [7:0] main_k7ddrphy_bitslip270 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip27_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip27_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip271;
reg     [7:0] main_k7ddrphy_bitslip272 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip27_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip27_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay28;
wire          main_k7ddrphy_dq_o_delayed28;
wire          main_k7ddrphy_dq_i_nodelay28;
wire          main_k7ddrphy_dq_i_delayed28;
wire          main_k7ddrphy_dq_t28;
reg     [7:0] main_k7ddrphy_bitslip280 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip28_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip28_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip281;
reg     [7:0] main_k7ddrphy_bitslip282 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip28_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip28_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay29;
wire          main_k7ddrphy_dq_o_delayed29;
wire          main_k7ddrphy_dq_i_nodelay29;
wire          main_k7ddrphy_dq_i_delayed29;
wire          main_k7ddrphy_dq_t29;
reg     [7:0] main_k7ddrphy_bitslip290 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip29_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip29_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip291;
reg     [7:0] main_k7ddrphy_bitslip292 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip29_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip29_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay30;
wire          main_k7ddrphy_dq_o_delayed30;
wire          main_k7ddrphy_dq_i_nodelay30;
wire          main_k7ddrphy_dq_i_delayed30;
wire          main_k7ddrphy_dq_t30;
reg     [7:0] main_k7ddrphy_bitslip300 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip30_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip30_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip301;
reg     [7:0] main_k7ddrphy_bitslip302 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip30_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip30_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay31;
wire          main_k7ddrphy_dq_o_delayed31;
wire          main_k7ddrphy_dq_i_nodelay31;
wire          main_k7ddrphy_dq_i_delayed31;
wire          main_k7ddrphy_dq_t31;
reg     [7:0] main_k7ddrphy_bitslip310 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip31_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip31_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip311;
reg     [7:0] main_k7ddrphy_bitslip312 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip31_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip31_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay32;
wire          main_k7ddrphy_dq_o_delayed32;
wire          main_k7ddrphy_dq_i_nodelay32;
wire          main_k7ddrphy_dq_i_delayed32;
wire          main_k7ddrphy_dq_t32;
reg     [7:0] main_k7ddrphy_bitslip320 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip32_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip32_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip321;
reg     [7:0] main_k7ddrphy_bitslip322 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip32_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip32_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay33;
wire          main_k7ddrphy_dq_o_delayed33;
wire          main_k7ddrphy_dq_i_nodelay33;
wire          main_k7ddrphy_dq_i_delayed33;
wire          main_k7ddrphy_dq_t33;
reg     [7:0] main_k7ddrphy_bitslip330 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip33_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip33_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip331;
reg     [7:0] main_k7ddrphy_bitslip332 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip33_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip33_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay34;
wire          main_k7ddrphy_dq_o_delayed34;
wire          main_k7ddrphy_dq_i_nodelay34;
wire          main_k7ddrphy_dq_i_delayed34;
wire          main_k7ddrphy_dq_t34;
reg     [7:0] main_k7ddrphy_bitslip340 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip34_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip34_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip341;
reg     [7:0] main_k7ddrphy_bitslip342 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip34_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip34_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay35;
wire          main_k7ddrphy_dq_o_delayed35;
wire          main_k7ddrphy_dq_i_nodelay35;
wire          main_k7ddrphy_dq_i_delayed35;
wire          main_k7ddrphy_dq_t35;
reg     [7:0] main_k7ddrphy_bitslip350 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip35_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip35_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip351;
reg     [7:0] main_k7ddrphy_bitslip352 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip35_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip35_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay36;
wire          main_k7ddrphy_dq_o_delayed36;
wire          main_k7ddrphy_dq_i_nodelay36;
wire          main_k7ddrphy_dq_i_delayed36;
wire          main_k7ddrphy_dq_t36;
reg     [7:0] main_k7ddrphy_bitslip360 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip36_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip36_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip361;
reg     [7:0] main_k7ddrphy_bitslip362 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip36_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip36_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay37;
wire          main_k7ddrphy_dq_o_delayed37;
wire          main_k7ddrphy_dq_i_nodelay37;
wire          main_k7ddrphy_dq_i_delayed37;
wire          main_k7ddrphy_dq_t37;
reg     [7:0] main_k7ddrphy_bitslip370 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip37_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip37_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip371;
reg     [7:0] main_k7ddrphy_bitslip372 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip37_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip37_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay38;
wire          main_k7ddrphy_dq_o_delayed38;
wire          main_k7ddrphy_dq_i_nodelay38;
wire          main_k7ddrphy_dq_i_delayed38;
wire          main_k7ddrphy_dq_t38;
reg     [7:0] main_k7ddrphy_bitslip380 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip38_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip38_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip381;
reg     [7:0] main_k7ddrphy_bitslip382 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip38_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip38_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay39;
wire          main_k7ddrphy_dq_o_delayed39;
wire          main_k7ddrphy_dq_i_nodelay39;
wire          main_k7ddrphy_dq_i_delayed39;
wire          main_k7ddrphy_dq_t39;
reg     [7:0] main_k7ddrphy_bitslip390 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip39_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip39_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip391;
reg     [7:0] main_k7ddrphy_bitslip392 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip39_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip39_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay40;
wire          main_k7ddrphy_dq_o_delayed40;
wire          main_k7ddrphy_dq_i_nodelay40;
wire          main_k7ddrphy_dq_i_delayed40;
wire          main_k7ddrphy_dq_t40;
reg     [7:0] main_k7ddrphy_bitslip400 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip40_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip40_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip401;
reg     [7:0] main_k7ddrphy_bitslip402 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip40_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip40_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay41;
wire          main_k7ddrphy_dq_o_delayed41;
wire          main_k7ddrphy_dq_i_nodelay41;
wire          main_k7ddrphy_dq_i_delayed41;
wire          main_k7ddrphy_dq_t41;
reg     [7:0] main_k7ddrphy_bitslip410 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip41_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip41_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip411;
reg     [7:0] main_k7ddrphy_bitslip412 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip41_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip41_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay42;
wire          main_k7ddrphy_dq_o_delayed42;
wire          main_k7ddrphy_dq_i_nodelay42;
wire          main_k7ddrphy_dq_i_delayed42;
wire          main_k7ddrphy_dq_t42;
reg     [7:0] main_k7ddrphy_bitslip420 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip42_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip42_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip421;
reg     [7:0] main_k7ddrphy_bitslip422 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip42_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip42_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay43;
wire          main_k7ddrphy_dq_o_delayed43;
wire          main_k7ddrphy_dq_i_nodelay43;
wire          main_k7ddrphy_dq_i_delayed43;
wire          main_k7ddrphy_dq_t43;
reg     [7:0] main_k7ddrphy_bitslip430 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip43_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip43_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip431;
reg     [7:0] main_k7ddrphy_bitslip432 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip43_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip43_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay44;
wire          main_k7ddrphy_dq_o_delayed44;
wire          main_k7ddrphy_dq_i_nodelay44;
wire          main_k7ddrphy_dq_i_delayed44;
wire          main_k7ddrphy_dq_t44;
reg     [7:0] main_k7ddrphy_bitslip440 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip44_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip44_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip441;
reg     [7:0] main_k7ddrphy_bitslip442 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip44_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip44_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay45;
wire          main_k7ddrphy_dq_o_delayed45;
wire          main_k7ddrphy_dq_i_nodelay45;
wire          main_k7ddrphy_dq_i_delayed45;
wire          main_k7ddrphy_dq_t45;
reg     [7:0] main_k7ddrphy_bitslip450 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip45_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip45_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip451;
reg     [7:0] main_k7ddrphy_bitslip452 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip45_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip45_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay46;
wire          main_k7ddrphy_dq_o_delayed46;
wire          main_k7ddrphy_dq_i_nodelay46;
wire          main_k7ddrphy_dq_i_delayed46;
wire          main_k7ddrphy_dq_t46;
reg     [7:0] main_k7ddrphy_bitslip460 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip46_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip46_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip461;
reg     [7:0] main_k7ddrphy_bitslip462 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip46_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip46_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay47;
wire          main_k7ddrphy_dq_o_delayed47;
wire          main_k7ddrphy_dq_i_nodelay47;
wire          main_k7ddrphy_dq_i_delayed47;
wire          main_k7ddrphy_dq_t47;
reg     [7:0] main_k7ddrphy_bitslip470 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip47_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip47_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip471;
reg     [7:0] main_k7ddrphy_bitslip472 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip47_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip47_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay48;
wire          main_k7ddrphy_dq_o_delayed48;
wire          main_k7ddrphy_dq_i_nodelay48;
wire          main_k7ddrphy_dq_i_delayed48;
wire          main_k7ddrphy_dq_t48;
reg     [7:0] main_k7ddrphy_bitslip480 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip48_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip48_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip481;
reg     [7:0] main_k7ddrphy_bitslip482 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip48_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip48_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay49;
wire          main_k7ddrphy_dq_o_delayed49;
wire          main_k7ddrphy_dq_i_nodelay49;
wire          main_k7ddrphy_dq_i_delayed49;
wire          main_k7ddrphy_dq_t49;
reg     [7:0] main_k7ddrphy_bitslip490 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip49_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip49_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip491;
reg     [7:0] main_k7ddrphy_bitslip492 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip49_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip49_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay50;
wire          main_k7ddrphy_dq_o_delayed50;
wire          main_k7ddrphy_dq_i_nodelay50;
wire          main_k7ddrphy_dq_i_delayed50;
wire          main_k7ddrphy_dq_t50;
reg     [7:0] main_k7ddrphy_bitslip500 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip50_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip50_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip501;
reg     [7:0] main_k7ddrphy_bitslip502 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip50_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip50_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay51;
wire          main_k7ddrphy_dq_o_delayed51;
wire          main_k7ddrphy_dq_i_nodelay51;
wire          main_k7ddrphy_dq_i_delayed51;
wire          main_k7ddrphy_dq_t51;
reg     [7:0] main_k7ddrphy_bitslip510 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip51_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip51_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip511;
reg     [7:0] main_k7ddrphy_bitslip512 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip51_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip51_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay52;
wire          main_k7ddrphy_dq_o_delayed52;
wire          main_k7ddrphy_dq_i_nodelay52;
wire          main_k7ddrphy_dq_i_delayed52;
wire          main_k7ddrphy_dq_t52;
reg     [7:0] main_k7ddrphy_bitslip520 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip52_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip52_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip521;
reg     [7:0] main_k7ddrphy_bitslip522 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip52_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip52_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay53;
wire          main_k7ddrphy_dq_o_delayed53;
wire          main_k7ddrphy_dq_i_nodelay53;
wire          main_k7ddrphy_dq_i_delayed53;
wire          main_k7ddrphy_dq_t53;
reg     [7:0] main_k7ddrphy_bitslip530 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip53_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip53_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip531;
reg     [7:0] main_k7ddrphy_bitslip532 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip53_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip53_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay54;
wire          main_k7ddrphy_dq_o_delayed54;
wire          main_k7ddrphy_dq_i_nodelay54;
wire          main_k7ddrphy_dq_i_delayed54;
wire          main_k7ddrphy_dq_t54;
reg     [7:0] main_k7ddrphy_bitslip540 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip54_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip54_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip541;
reg     [7:0] main_k7ddrphy_bitslip542 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip54_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip54_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay55;
wire          main_k7ddrphy_dq_o_delayed55;
wire          main_k7ddrphy_dq_i_nodelay55;
wire          main_k7ddrphy_dq_i_delayed55;
wire          main_k7ddrphy_dq_t55;
reg     [7:0] main_k7ddrphy_bitslip550 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip55_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip55_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip551;
reg     [7:0] main_k7ddrphy_bitslip552 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip55_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip55_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay56;
wire          main_k7ddrphy_dq_o_delayed56;
wire          main_k7ddrphy_dq_i_nodelay56;
wire          main_k7ddrphy_dq_i_delayed56;
wire          main_k7ddrphy_dq_t56;
reg     [7:0] main_k7ddrphy_bitslip560 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip56_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip56_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip561;
reg     [7:0] main_k7ddrphy_bitslip562 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip56_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip56_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay57;
wire          main_k7ddrphy_dq_o_delayed57;
wire          main_k7ddrphy_dq_i_nodelay57;
wire          main_k7ddrphy_dq_i_delayed57;
wire          main_k7ddrphy_dq_t57;
reg     [7:0] main_k7ddrphy_bitslip570 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip57_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip57_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip571;
reg     [7:0] main_k7ddrphy_bitslip572 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip57_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip57_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay58;
wire          main_k7ddrphy_dq_o_delayed58;
wire          main_k7ddrphy_dq_i_nodelay58;
wire          main_k7ddrphy_dq_i_delayed58;
wire          main_k7ddrphy_dq_t58;
reg     [7:0] main_k7ddrphy_bitslip580 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip58_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip58_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip581;
reg     [7:0] main_k7ddrphy_bitslip582 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip58_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip58_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay59;
wire          main_k7ddrphy_dq_o_delayed59;
wire          main_k7ddrphy_dq_i_nodelay59;
wire          main_k7ddrphy_dq_i_delayed59;
wire          main_k7ddrphy_dq_t59;
reg     [7:0] main_k7ddrphy_bitslip590 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip59_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip59_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip591;
reg     [7:0] main_k7ddrphy_bitslip592 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip59_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip59_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay60;
wire          main_k7ddrphy_dq_o_delayed60;
wire          main_k7ddrphy_dq_i_nodelay60;
wire          main_k7ddrphy_dq_i_delayed60;
wire          main_k7ddrphy_dq_t60;
reg     [7:0] main_k7ddrphy_bitslip600 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip60_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip60_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip601;
reg     [7:0] main_k7ddrphy_bitslip602 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip60_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip60_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay61;
wire          main_k7ddrphy_dq_o_delayed61;
wire          main_k7ddrphy_dq_i_nodelay61;
wire          main_k7ddrphy_dq_i_delayed61;
wire          main_k7ddrphy_dq_t61;
reg     [7:0] main_k7ddrphy_bitslip610 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip61_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip61_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip611;
reg     [7:0] main_k7ddrphy_bitslip612 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip61_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip61_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay62;
wire          main_k7ddrphy_dq_o_delayed62;
wire          main_k7ddrphy_dq_i_nodelay62;
wire          main_k7ddrphy_dq_i_delayed62;
wire          main_k7ddrphy_dq_t62;
reg     [7:0] main_k7ddrphy_bitslip620 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip62_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip62_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip621;
reg     [7:0] main_k7ddrphy_bitslip622 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip62_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip62_r1 = 16'd0;
wire          main_k7ddrphy_dq_o_nodelay63;
wire          main_k7ddrphy_dq_o_delayed63;
wire          main_k7ddrphy_dq_i_nodelay63;
wire          main_k7ddrphy_dq_i_delayed63;
wire          main_k7ddrphy_dq_t63;
reg     [7:0] main_k7ddrphy_bitslip630 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip63_value0 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip63_r0 = 16'd0;
wire    [7:0] main_k7ddrphy_bitslip631;
reg     [7:0] main_k7ddrphy_bitslip632 = 8'd0;
reg     [2:0] main_k7ddrphy_bitslip63_value1 = 3'd7;
reg    [15:0] main_k7ddrphy_bitslip63_r1 = 16'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline0 = 1'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline1 = 1'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline2 = 1'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline3 = 1'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline4 = 1'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline5 = 1'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline6 = 1'd0;
reg           main_k7ddrphy_dqs_bitslip_tappeddelayline7 = 1'd0;
reg           main_k7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           main_k7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           main_k7ddrphy_wrdata_en_tappeddelayline2 = 1'd0;
wire   [13:0] main_basesoc_sdram_slave_p0_address;
wire    [2:0] main_basesoc_sdram_slave_p0_bank;
wire          main_basesoc_sdram_slave_p0_cas_n;
wire          main_basesoc_sdram_slave_p0_cs_n;
wire          main_basesoc_sdram_slave_p0_ras_n;
wire          main_basesoc_sdram_slave_p0_we_n;
wire          main_basesoc_sdram_slave_p0_cke;
wire          main_basesoc_sdram_slave_p0_odt;
wire          main_basesoc_sdram_slave_p0_reset_n;
wire          main_basesoc_sdram_slave_p0_act_n;
wire  [127:0] main_basesoc_sdram_slave_p0_wrdata;
wire          main_basesoc_sdram_slave_p0_wrdata_en;
wire   [15:0] main_basesoc_sdram_slave_p0_wrdata_mask;
wire          main_basesoc_sdram_slave_p0_rddata_en;
reg   [127:0] main_basesoc_sdram_slave_p0_rddata = 128'd0;
reg           main_basesoc_sdram_slave_p0_rddata_valid = 1'd0;
wire   [13:0] main_basesoc_sdram_slave_p1_address;
wire    [2:0] main_basesoc_sdram_slave_p1_bank;
wire          main_basesoc_sdram_slave_p1_cas_n;
wire          main_basesoc_sdram_slave_p1_cs_n;
wire          main_basesoc_sdram_slave_p1_ras_n;
wire          main_basesoc_sdram_slave_p1_we_n;
wire          main_basesoc_sdram_slave_p1_cke;
wire          main_basesoc_sdram_slave_p1_odt;
wire          main_basesoc_sdram_slave_p1_reset_n;
wire          main_basesoc_sdram_slave_p1_act_n;
wire  [127:0] main_basesoc_sdram_slave_p1_wrdata;
wire          main_basesoc_sdram_slave_p1_wrdata_en;
wire   [15:0] main_basesoc_sdram_slave_p1_wrdata_mask;
wire          main_basesoc_sdram_slave_p1_rddata_en;
reg   [127:0] main_basesoc_sdram_slave_p1_rddata = 128'd0;
reg           main_basesoc_sdram_slave_p1_rddata_valid = 1'd0;
wire   [13:0] main_basesoc_sdram_slave_p2_address;
wire    [2:0] main_basesoc_sdram_slave_p2_bank;
wire          main_basesoc_sdram_slave_p2_cas_n;
wire          main_basesoc_sdram_slave_p2_cs_n;
wire          main_basesoc_sdram_slave_p2_ras_n;
wire          main_basesoc_sdram_slave_p2_we_n;
wire          main_basesoc_sdram_slave_p2_cke;
wire          main_basesoc_sdram_slave_p2_odt;
wire          main_basesoc_sdram_slave_p2_reset_n;
wire          main_basesoc_sdram_slave_p2_act_n;
wire  [127:0] main_basesoc_sdram_slave_p2_wrdata;
wire          main_basesoc_sdram_slave_p2_wrdata_en;
wire   [15:0] main_basesoc_sdram_slave_p2_wrdata_mask;
wire          main_basesoc_sdram_slave_p2_rddata_en;
reg   [127:0] main_basesoc_sdram_slave_p2_rddata = 128'd0;
reg           main_basesoc_sdram_slave_p2_rddata_valid = 1'd0;
wire   [13:0] main_basesoc_sdram_slave_p3_address;
wire    [2:0] main_basesoc_sdram_slave_p3_bank;
wire          main_basesoc_sdram_slave_p3_cas_n;
wire          main_basesoc_sdram_slave_p3_cs_n;
wire          main_basesoc_sdram_slave_p3_ras_n;
wire          main_basesoc_sdram_slave_p3_we_n;
wire          main_basesoc_sdram_slave_p3_cke;
wire          main_basesoc_sdram_slave_p3_odt;
wire          main_basesoc_sdram_slave_p3_reset_n;
wire          main_basesoc_sdram_slave_p3_act_n;
wire  [127:0] main_basesoc_sdram_slave_p3_wrdata;
wire          main_basesoc_sdram_slave_p3_wrdata_en;
wire   [15:0] main_basesoc_sdram_slave_p3_wrdata_mask;
wire          main_basesoc_sdram_slave_p3_rddata_en;
reg   [127:0] main_basesoc_sdram_slave_p3_rddata = 128'd0;
reg           main_basesoc_sdram_slave_p3_rddata_valid = 1'd0;
reg    [13:0] main_basesoc_sdram_master_p0_address = 14'd0;
reg     [2:0] main_basesoc_sdram_master_p0_bank = 3'd0;
reg           main_basesoc_sdram_master_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_master_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_master_p0_ras_n = 1'd1;
reg           main_basesoc_sdram_master_p0_we_n = 1'd1;
reg           main_basesoc_sdram_master_p0_cke = 1'd0;
reg           main_basesoc_sdram_master_p0_odt = 1'd0;
reg           main_basesoc_sdram_master_p0_reset_n = 1'd0;
reg           main_basesoc_sdram_master_p0_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_master_p0_wrdata = 128'd0;
reg           main_basesoc_sdram_master_p0_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_master_p0_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_master_p0_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_master_p0_rddata;
wire          main_basesoc_sdram_master_p0_rddata_valid;
reg    [13:0] main_basesoc_sdram_master_p1_address = 14'd0;
reg     [2:0] main_basesoc_sdram_master_p1_bank = 3'd0;
reg           main_basesoc_sdram_master_p1_cas_n = 1'd1;
reg           main_basesoc_sdram_master_p1_cs_n = 1'd1;
reg           main_basesoc_sdram_master_p1_ras_n = 1'd1;
reg           main_basesoc_sdram_master_p1_we_n = 1'd1;
reg           main_basesoc_sdram_master_p1_cke = 1'd0;
reg           main_basesoc_sdram_master_p1_odt = 1'd0;
reg           main_basesoc_sdram_master_p1_reset_n = 1'd0;
reg           main_basesoc_sdram_master_p1_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_master_p1_wrdata = 128'd0;
reg           main_basesoc_sdram_master_p1_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_master_p1_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_master_p1_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_master_p1_rddata;
wire          main_basesoc_sdram_master_p1_rddata_valid;
reg    [13:0] main_basesoc_sdram_master_p2_address = 14'd0;
reg     [2:0] main_basesoc_sdram_master_p2_bank = 3'd0;
reg           main_basesoc_sdram_master_p2_cas_n = 1'd1;
reg           main_basesoc_sdram_master_p2_cs_n = 1'd1;
reg           main_basesoc_sdram_master_p2_ras_n = 1'd1;
reg           main_basesoc_sdram_master_p2_we_n = 1'd1;
reg           main_basesoc_sdram_master_p2_cke = 1'd0;
reg           main_basesoc_sdram_master_p2_odt = 1'd0;
reg           main_basesoc_sdram_master_p2_reset_n = 1'd0;
reg           main_basesoc_sdram_master_p2_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_master_p2_wrdata = 128'd0;
reg           main_basesoc_sdram_master_p2_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_master_p2_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_master_p2_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_master_p2_rddata;
wire          main_basesoc_sdram_master_p2_rddata_valid;
reg    [13:0] main_basesoc_sdram_master_p3_address = 14'd0;
reg     [2:0] main_basesoc_sdram_master_p3_bank = 3'd0;
reg           main_basesoc_sdram_master_p3_cas_n = 1'd1;
reg           main_basesoc_sdram_master_p3_cs_n = 1'd1;
reg           main_basesoc_sdram_master_p3_ras_n = 1'd1;
reg           main_basesoc_sdram_master_p3_we_n = 1'd1;
reg           main_basesoc_sdram_master_p3_cke = 1'd0;
reg           main_basesoc_sdram_master_p3_odt = 1'd0;
reg           main_basesoc_sdram_master_p3_reset_n = 1'd0;
reg           main_basesoc_sdram_master_p3_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_master_p3_wrdata = 128'd0;
reg           main_basesoc_sdram_master_p3_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_master_p3_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_master_p3_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_master_p3_rddata;
wire          main_basesoc_sdram_master_p3_rddata_valid;
wire   [13:0] main_basesoc_sdram_csr_dfi_p0_address;
wire    [2:0] main_basesoc_sdram_csr_dfi_p0_bank;
reg           main_basesoc_sdram_csr_dfi_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p0_ras_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p0_we_n = 1'd1;
wire          main_basesoc_sdram_csr_dfi_p0_cke;
wire          main_basesoc_sdram_csr_dfi_p0_odt;
wire          main_basesoc_sdram_csr_dfi_p0_reset_n;
reg           main_basesoc_sdram_csr_dfi_p0_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_csr_dfi_p0_wrdata;
wire          main_basesoc_sdram_csr_dfi_p0_wrdata_en;
wire   [15:0] main_basesoc_sdram_csr_dfi_p0_wrdata_mask;
wire          main_basesoc_sdram_csr_dfi_p0_rddata_en;
reg   [127:0] main_basesoc_sdram_csr_dfi_p0_rddata = 128'd0;
reg           main_basesoc_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire   [13:0] main_basesoc_sdram_csr_dfi_p1_address;
wire    [2:0] main_basesoc_sdram_csr_dfi_p1_bank;
reg           main_basesoc_sdram_csr_dfi_p1_cas_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p1_cs_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p1_ras_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p1_we_n = 1'd1;
wire          main_basesoc_sdram_csr_dfi_p1_cke;
wire          main_basesoc_sdram_csr_dfi_p1_odt;
wire          main_basesoc_sdram_csr_dfi_p1_reset_n;
reg           main_basesoc_sdram_csr_dfi_p1_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_csr_dfi_p1_wrdata;
wire          main_basesoc_sdram_csr_dfi_p1_wrdata_en;
wire   [15:0] main_basesoc_sdram_csr_dfi_p1_wrdata_mask;
wire          main_basesoc_sdram_csr_dfi_p1_rddata_en;
reg   [127:0] main_basesoc_sdram_csr_dfi_p1_rddata = 128'd0;
reg           main_basesoc_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire   [13:0] main_basesoc_sdram_csr_dfi_p2_address;
wire    [2:0] main_basesoc_sdram_csr_dfi_p2_bank;
reg           main_basesoc_sdram_csr_dfi_p2_cas_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p2_cs_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p2_ras_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p2_we_n = 1'd1;
wire          main_basesoc_sdram_csr_dfi_p2_cke;
wire          main_basesoc_sdram_csr_dfi_p2_odt;
wire          main_basesoc_sdram_csr_dfi_p2_reset_n;
reg           main_basesoc_sdram_csr_dfi_p2_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_csr_dfi_p2_wrdata;
wire          main_basesoc_sdram_csr_dfi_p2_wrdata_en;
wire   [15:0] main_basesoc_sdram_csr_dfi_p2_wrdata_mask;
wire          main_basesoc_sdram_csr_dfi_p2_rddata_en;
reg   [127:0] main_basesoc_sdram_csr_dfi_p2_rddata = 128'd0;
reg           main_basesoc_sdram_csr_dfi_p2_rddata_valid = 1'd0;
wire   [13:0] main_basesoc_sdram_csr_dfi_p3_address;
wire    [2:0] main_basesoc_sdram_csr_dfi_p3_bank;
reg           main_basesoc_sdram_csr_dfi_p3_cas_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p3_cs_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p3_ras_n = 1'd1;
reg           main_basesoc_sdram_csr_dfi_p3_we_n = 1'd1;
wire          main_basesoc_sdram_csr_dfi_p3_cke;
wire          main_basesoc_sdram_csr_dfi_p3_odt;
wire          main_basesoc_sdram_csr_dfi_p3_reset_n;
reg           main_basesoc_sdram_csr_dfi_p3_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_csr_dfi_p3_wrdata;
wire          main_basesoc_sdram_csr_dfi_p3_wrdata_en;
wire   [15:0] main_basesoc_sdram_csr_dfi_p3_wrdata_mask;
wire          main_basesoc_sdram_csr_dfi_p3_rddata_en;
reg   [127:0] main_basesoc_sdram_csr_dfi_p3_rddata = 128'd0;
reg           main_basesoc_sdram_csr_dfi_p3_rddata_valid = 1'd0;
reg    [13:0] main_basesoc_sdram_ext_dfi_p0_address = 14'd0;
reg     [2:0] main_basesoc_sdram_ext_dfi_p0_bank = 3'd0;
reg           main_basesoc_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_ras_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_we_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p0_cke = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_odt = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p0_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p0_wrdata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_ext_dfi_p0_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg   [127:0] main_basesoc_sdram_ext_dfi_p0_rddata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg    [13:0] main_basesoc_sdram_ext_dfi_p1_address = 14'd0;
reg     [2:0] main_basesoc_sdram_ext_dfi_p1_bank = 3'd0;
reg           main_basesoc_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p1_ras_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p1_we_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p1_cke = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_odt = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p1_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p1_wrdata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_ext_dfi_p1_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg   [127:0] main_basesoc_sdram_ext_dfi_p1_rddata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg    [13:0] main_basesoc_sdram_ext_dfi_p2_address = 14'd0;
reg     [2:0] main_basesoc_sdram_ext_dfi_p2_bank = 3'd0;
reg           main_basesoc_sdram_ext_dfi_p2_cas_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p2_cs_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p2_ras_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p2_we_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p2_cke = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p2_odt = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p2_reset_n = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p2_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p2_wrdata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p2_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_ext_dfi_p2_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_ext_dfi_p2_rddata_en = 1'd0;
reg   [127:0] main_basesoc_sdram_ext_dfi_p2_rddata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p2_rddata_valid = 1'd0;
reg    [13:0] main_basesoc_sdram_ext_dfi_p3_address = 14'd0;
reg     [2:0] main_basesoc_sdram_ext_dfi_p3_bank = 3'd0;
reg           main_basesoc_sdram_ext_dfi_p3_cas_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p3_cs_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p3_ras_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p3_we_n = 1'd1;
reg           main_basesoc_sdram_ext_dfi_p3_cke = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p3_odt = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p3_reset_n = 1'd0;
reg           main_basesoc_sdram_ext_dfi_p3_act_n = 1'd1;
reg   [127:0] main_basesoc_sdram_ext_dfi_p3_wrdata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p3_wrdata_en = 1'd0;
reg    [15:0] main_basesoc_sdram_ext_dfi_p3_wrdata_mask = 16'd0;
reg           main_basesoc_sdram_ext_dfi_p3_rddata_en = 1'd0;
reg   [127:0] main_basesoc_sdram_ext_dfi_p3_rddata = 128'd0;
reg           main_basesoc_sdram_ext_dfi_p3_rddata_valid = 1'd0;
reg           main_basesoc_sdram_ext_dfi_sel = 1'd0;
wire          main_basesoc_sdram_sel;
wire          main_basesoc_sdram_cke;
wire          main_basesoc_sdram_odt;
wire          main_basesoc_sdram_reset_n;
reg     [3:0] main_basesoc_sdram_storage = 4'd1;
reg           main_basesoc_sdram_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cs;
wire          main_basesoc_sdram_phaseinjector0_csrfield_we;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cas;
wire          main_basesoc_sdram_phaseinjector0_csrfield_ras;
wire          main_basesoc_sdram_phaseinjector0_csrfield_wren;
wire          main_basesoc_sdram_phaseinjector0_csrfield_rden;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cs_top;
wire          main_basesoc_sdram_phaseinjector0_csrfield_cs_bottom;
reg     [7:0] main_basesoc_sdram_phaseinjector0_command_storage = 8'd0;
reg           main_basesoc_sdram_phaseinjector0_command_re = 1'd0;
reg           main_basesoc_sdram_phaseinjector0_command_issue_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector0_command_issue_r;
reg           main_basesoc_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           main_basesoc_sdram_phaseinjector0_command_issue_w = 1'd0;
reg    [13:0] main_basesoc_sdram_phaseinjector0_address_storage = 14'd0;
reg           main_basesoc_sdram_phaseinjector0_address_re = 1'd0;
reg     [2:0] main_basesoc_sdram_phaseinjector0_baddress_storage = 3'd0;
reg           main_basesoc_sdram_phaseinjector0_baddress_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector0_wrdata_storage = 128'd0;
reg           main_basesoc_sdram_phaseinjector0_wrdata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector0_rddata_status = 128'd0;
wire          main_basesoc_sdram_phaseinjector0_rddata_we;
reg           main_basesoc_sdram_phaseinjector0_rddata_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cs;
wire          main_basesoc_sdram_phaseinjector1_csrfield_we;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cas;
wire          main_basesoc_sdram_phaseinjector1_csrfield_ras;
wire          main_basesoc_sdram_phaseinjector1_csrfield_wren;
wire          main_basesoc_sdram_phaseinjector1_csrfield_rden;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cs_top;
wire          main_basesoc_sdram_phaseinjector1_csrfield_cs_bottom;
reg     [7:0] main_basesoc_sdram_phaseinjector1_command_storage = 8'd0;
reg           main_basesoc_sdram_phaseinjector1_command_re = 1'd0;
reg           main_basesoc_sdram_phaseinjector1_command_issue_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector1_command_issue_r;
reg           main_basesoc_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           main_basesoc_sdram_phaseinjector1_command_issue_w = 1'd0;
reg    [13:0] main_basesoc_sdram_phaseinjector1_address_storage = 14'd0;
reg           main_basesoc_sdram_phaseinjector1_address_re = 1'd0;
reg     [2:0] main_basesoc_sdram_phaseinjector1_baddress_storage = 3'd0;
reg           main_basesoc_sdram_phaseinjector1_baddress_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector1_wrdata_storage = 128'd0;
reg           main_basesoc_sdram_phaseinjector1_wrdata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector1_rddata_status = 128'd0;
wire          main_basesoc_sdram_phaseinjector1_rddata_we;
reg           main_basesoc_sdram_phaseinjector1_rddata_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector2_csrfield_cs;
wire          main_basesoc_sdram_phaseinjector2_csrfield_we;
wire          main_basesoc_sdram_phaseinjector2_csrfield_cas;
wire          main_basesoc_sdram_phaseinjector2_csrfield_ras;
wire          main_basesoc_sdram_phaseinjector2_csrfield_wren;
wire          main_basesoc_sdram_phaseinjector2_csrfield_rden;
wire          main_basesoc_sdram_phaseinjector2_csrfield_cs_top;
wire          main_basesoc_sdram_phaseinjector2_csrfield_cs_bottom;
reg     [7:0] main_basesoc_sdram_phaseinjector2_command_storage = 8'd0;
reg           main_basesoc_sdram_phaseinjector2_command_re = 1'd0;
reg           main_basesoc_sdram_phaseinjector2_command_issue_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector2_command_issue_r;
reg           main_basesoc_sdram_phaseinjector2_command_issue_we = 1'd0;
reg           main_basesoc_sdram_phaseinjector2_command_issue_w = 1'd0;
reg    [13:0] main_basesoc_sdram_phaseinjector2_address_storage = 14'd0;
reg           main_basesoc_sdram_phaseinjector2_address_re = 1'd0;
reg     [2:0] main_basesoc_sdram_phaseinjector2_baddress_storage = 3'd0;
reg           main_basesoc_sdram_phaseinjector2_baddress_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector2_wrdata_storage = 128'd0;
reg           main_basesoc_sdram_phaseinjector2_wrdata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector2_rddata_status = 128'd0;
wire          main_basesoc_sdram_phaseinjector2_rddata_we;
reg           main_basesoc_sdram_phaseinjector2_rddata_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector3_csrfield_cs;
wire          main_basesoc_sdram_phaseinjector3_csrfield_we;
wire          main_basesoc_sdram_phaseinjector3_csrfield_cas;
wire          main_basesoc_sdram_phaseinjector3_csrfield_ras;
wire          main_basesoc_sdram_phaseinjector3_csrfield_wren;
wire          main_basesoc_sdram_phaseinjector3_csrfield_rden;
wire          main_basesoc_sdram_phaseinjector3_csrfield_cs_top;
wire          main_basesoc_sdram_phaseinjector3_csrfield_cs_bottom;
reg     [7:0] main_basesoc_sdram_phaseinjector3_command_storage = 8'd0;
reg           main_basesoc_sdram_phaseinjector3_command_re = 1'd0;
reg           main_basesoc_sdram_phaseinjector3_command_issue_re = 1'd0;
wire          main_basesoc_sdram_phaseinjector3_command_issue_r;
reg           main_basesoc_sdram_phaseinjector3_command_issue_we = 1'd0;
reg           main_basesoc_sdram_phaseinjector3_command_issue_w = 1'd0;
reg    [13:0] main_basesoc_sdram_phaseinjector3_address_storage = 14'd0;
reg           main_basesoc_sdram_phaseinjector3_address_re = 1'd0;
reg     [2:0] main_basesoc_sdram_phaseinjector3_baddress_storage = 3'd0;
reg           main_basesoc_sdram_phaseinjector3_baddress_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector3_wrdata_storage = 128'd0;
reg           main_basesoc_sdram_phaseinjector3_wrdata_re = 1'd0;
reg   [127:0] main_basesoc_sdram_phaseinjector3_rddata_status = 128'd0;
wire          main_basesoc_sdram_phaseinjector3_rddata_we;
reg           main_basesoc_sdram_phaseinjector3_rddata_re = 1'd0;
wire          main_basesoc_sdram_interface_bank0_valid;
wire          main_basesoc_sdram_interface_bank0_ready;
wire          main_basesoc_sdram_interface_bank0_we;
wire   [20:0] main_basesoc_sdram_interface_bank0_addr;
wire          main_basesoc_sdram_interface_bank0_lock;
wire          main_basesoc_sdram_interface_bank0_wdata_ready;
wire          main_basesoc_sdram_interface_bank0_rdata_valid;
wire          main_basesoc_sdram_interface_bank1_valid;
wire          main_basesoc_sdram_interface_bank1_ready;
wire          main_basesoc_sdram_interface_bank1_we;
wire   [20:0] main_basesoc_sdram_interface_bank1_addr;
wire          main_basesoc_sdram_interface_bank1_lock;
wire          main_basesoc_sdram_interface_bank1_wdata_ready;
wire          main_basesoc_sdram_interface_bank1_rdata_valid;
wire          main_basesoc_sdram_interface_bank2_valid;
wire          main_basesoc_sdram_interface_bank2_ready;
wire          main_basesoc_sdram_interface_bank2_we;
wire   [20:0] main_basesoc_sdram_interface_bank2_addr;
wire          main_basesoc_sdram_interface_bank2_lock;
wire          main_basesoc_sdram_interface_bank2_wdata_ready;
wire          main_basesoc_sdram_interface_bank2_rdata_valid;
wire          main_basesoc_sdram_interface_bank3_valid;
wire          main_basesoc_sdram_interface_bank3_ready;
wire          main_basesoc_sdram_interface_bank3_we;
wire   [20:0] main_basesoc_sdram_interface_bank3_addr;
wire          main_basesoc_sdram_interface_bank3_lock;
wire          main_basesoc_sdram_interface_bank3_wdata_ready;
wire          main_basesoc_sdram_interface_bank3_rdata_valid;
wire          main_basesoc_sdram_interface_bank4_valid;
wire          main_basesoc_sdram_interface_bank4_ready;
wire          main_basesoc_sdram_interface_bank4_we;
wire   [20:0] main_basesoc_sdram_interface_bank4_addr;
wire          main_basesoc_sdram_interface_bank4_lock;
wire          main_basesoc_sdram_interface_bank4_wdata_ready;
wire          main_basesoc_sdram_interface_bank4_rdata_valid;
wire          main_basesoc_sdram_interface_bank5_valid;
wire          main_basesoc_sdram_interface_bank5_ready;
wire          main_basesoc_sdram_interface_bank5_we;
wire   [20:0] main_basesoc_sdram_interface_bank5_addr;
wire          main_basesoc_sdram_interface_bank5_lock;
wire          main_basesoc_sdram_interface_bank5_wdata_ready;
wire          main_basesoc_sdram_interface_bank5_rdata_valid;
wire          main_basesoc_sdram_interface_bank6_valid;
wire          main_basesoc_sdram_interface_bank6_ready;
wire          main_basesoc_sdram_interface_bank6_we;
wire   [20:0] main_basesoc_sdram_interface_bank6_addr;
wire          main_basesoc_sdram_interface_bank6_lock;
wire          main_basesoc_sdram_interface_bank6_wdata_ready;
wire          main_basesoc_sdram_interface_bank6_rdata_valid;
wire          main_basesoc_sdram_interface_bank7_valid;
wire          main_basesoc_sdram_interface_bank7_ready;
wire          main_basesoc_sdram_interface_bank7_we;
wire   [20:0] main_basesoc_sdram_interface_bank7_addr;
wire          main_basesoc_sdram_interface_bank7_lock;
wire          main_basesoc_sdram_interface_bank7_wdata_ready;
wire          main_basesoc_sdram_interface_bank7_rdata_valid;
reg   [511:0] main_basesoc_sdram_interface_wdata = 512'd0;
reg    [63:0] main_basesoc_sdram_interface_wdata_we = 64'd0;
wire  [511:0] main_basesoc_sdram_interface_rdata;
reg    [13:0] main_basesoc_sdram_dfi_p0_address = 14'd0;
reg     [2:0] main_basesoc_sdram_dfi_p0_bank = 3'd0;
reg           main_basesoc_sdram_dfi_p0_cas_n = 1'd1;
reg           main_basesoc_sdram_dfi_p0_cs_n = 1'd1;
reg           main_basesoc_sdram_dfi_p0_ras_n = 1'd1;
reg           main_basesoc_sdram_dfi_p0_we_n = 1'd1;
wire          main_basesoc_sdram_dfi_p0_cke;
wire          main_basesoc_sdram_dfi_p0_odt;
wire          main_basesoc_sdram_dfi_p0_reset_n;
reg           main_basesoc_sdram_dfi_p0_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p0_wrdata;
reg           main_basesoc_sdram_dfi_p0_wrdata_en = 1'd0;
wire   [15:0] main_basesoc_sdram_dfi_p0_wrdata_mask;
reg           main_basesoc_sdram_dfi_p0_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_dfi_p0_rddata;
wire          main_basesoc_sdram_dfi_p0_rddata_valid;
reg    [13:0] main_basesoc_sdram_dfi_p1_address = 14'd0;
reg     [2:0] main_basesoc_sdram_dfi_p1_bank = 3'd0;
reg           main_basesoc_sdram_dfi_p1_cas_n = 1'd1;
reg           main_basesoc_sdram_dfi_p1_cs_n = 1'd1;
reg           main_basesoc_sdram_dfi_p1_ras_n = 1'd1;
reg           main_basesoc_sdram_dfi_p1_we_n = 1'd1;
wire          main_basesoc_sdram_dfi_p1_cke;
wire          main_basesoc_sdram_dfi_p1_odt;
wire          main_basesoc_sdram_dfi_p1_reset_n;
reg           main_basesoc_sdram_dfi_p1_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p1_wrdata;
reg           main_basesoc_sdram_dfi_p1_wrdata_en = 1'd0;
wire   [15:0] main_basesoc_sdram_dfi_p1_wrdata_mask;
reg           main_basesoc_sdram_dfi_p1_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_dfi_p1_rddata;
wire          main_basesoc_sdram_dfi_p1_rddata_valid;
reg    [13:0] main_basesoc_sdram_dfi_p2_address = 14'd0;
reg     [2:0] main_basesoc_sdram_dfi_p2_bank = 3'd0;
reg           main_basesoc_sdram_dfi_p2_cas_n = 1'd1;
reg           main_basesoc_sdram_dfi_p2_cs_n = 1'd1;
reg           main_basesoc_sdram_dfi_p2_ras_n = 1'd1;
reg           main_basesoc_sdram_dfi_p2_we_n = 1'd1;
wire          main_basesoc_sdram_dfi_p2_cke;
wire          main_basesoc_sdram_dfi_p2_odt;
wire          main_basesoc_sdram_dfi_p2_reset_n;
reg           main_basesoc_sdram_dfi_p2_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p2_wrdata;
reg           main_basesoc_sdram_dfi_p2_wrdata_en = 1'd0;
wire   [15:0] main_basesoc_sdram_dfi_p2_wrdata_mask;
reg           main_basesoc_sdram_dfi_p2_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_dfi_p2_rddata;
wire          main_basesoc_sdram_dfi_p2_rddata_valid;
reg    [13:0] main_basesoc_sdram_dfi_p3_address = 14'd0;
reg     [2:0] main_basesoc_sdram_dfi_p3_bank = 3'd0;
reg           main_basesoc_sdram_dfi_p3_cas_n = 1'd1;
reg           main_basesoc_sdram_dfi_p3_cs_n = 1'd1;
reg           main_basesoc_sdram_dfi_p3_ras_n = 1'd1;
reg           main_basesoc_sdram_dfi_p3_we_n = 1'd1;
wire          main_basesoc_sdram_dfi_p3_cke;
wire          main_basesoc_sdram_dfi_p3_odt;
wire          main_basesoc_sdram_dfi_p3_reset_n;
reg           main_basesoc_sdram_dfi_p3_act_n = 1'd1;
wire  [127:0] main_basesoc_sdram_dfi_p3_wrdata;
reg           main_basesoc_sdram_dfi_p3_wrdata_en = 1'd0;
wire   [15:0] main_basesoc_sdram_dfi_p3_wrdata_mask;
reg           main_basesoc_sdram_dfi_p3_rddata_en = 1'd0;
wire  [127:0] main_basesoc_sdram_dfi_p3_rddata;
wire          main_basesoc_sdram_dfi_p3_rddata_valid;
reg           main_basesoc_sdram_cmd_valid = 1'd0;
reg           main_basesoc_sdram_cmd_ready = 1'd0;
reg           main_basesoc_sdram_cmd_last = 1'd0;
reg    [13:0] main_basesoc_sdram_cmd_payload_a = 14'd0;
reg     [2:0] main_basesoc_sdram_cmd_payload_ba = 3'd0;
reg           main_basesoc_sdram_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_cmd_payload_is_write = 1'd0;
wire          main_basesoc_sdram_wants_refresh;
wire          main_basesoc_sdram_wants_zqcs;
wire          main_basesoc_sdram_timer_wait;
wire          main_basesoc_sdram_timer_done0;
wire    [9:0] main_basesoc_sdram_timer_count0;
wire          main_basesoc_sdram_timer_done1;
reg     [9:0] main_basesoc_sdram_timer_count1 = 10'd976;
wire          main_basesoc_sdram_postponer_req_i;
reg           main_basesoc_sdram_postponer_req_o = 1'd0;
reg           main_basesoc_sdram_postponer_count = 1'd0;
reg           main_basesoc_sdram_sequencer_start0 = 1'd0;
wire          main_basesoc_sdram_sequencer_done0;
wire          main_basesoc_sdram_sequencer_start1;
reg           main_basesoc_sdram_sequencer_done1 = 1'd0;
reg     [4:0] main_basesoc_sdram_sequencer_trigger = 5'd0;
reg           main_basesoc_sdram_sequencer_count = 1'd0;
wire          main_basesoc_sdram_zqcs_timer_wait;
wire          main_basesoc_sdram_zqcs_timer_done0;
wire   [26:0] main_basesoc_sdram_zqcs_timer_count0;
wire          main_basesoc_sdram_zqcs_timer_done1;
reg    [26:0] main_basesoc_sdram_zqcs_timer_count1 = 27'd124999999;
reg           main_basesoc_sdram_zqcs_executer_start = 1'd0;
reg           main_basesoc_sdram_zqcs_executer_done = 1'd0;
reg     [4:0] main_basesoc_sdram_zqcs_executer_trigger = 5'd0;
wire          main_basesoc_sdram_bankmachine0_req_valid;
wire          main_basesoc_sdram_bankmachine0_req_ready;
wire          main_basesoc_sdram_bankmachine0_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_req_addr;
wire          main_basesoc_sdram_bankmachine0_req_lock;
reg           main_basesoc_sdram_bankmachine0_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine0_refresh_req;
reg           main_basesoc_sdram_bankmachine0_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine0_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine0_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine0_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine0_sink_valid;
wire          main_basesoc_sdram_bankmachine0_sink_ready;
reg           main_basesoc_sdram_bankmachine0_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine0_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine0_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_source_valid;
wire          main_basesoc_sdram_bankmachine0_source_ready;
wire          main_basesoc_sdram_bankmachine0_source_first;
wire          main_basesoc_sdram_bankmachine0_source_last;
wire          main_basesoc_sdram_bankmachine0_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_source_payload_addr;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_we;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_writable;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_re;
wire          main_basesoc_sdram_bankmachine0_syncfifo0_readable;
wire   [23:0] main_basesoc_sdram_bankmachine0_syncfifo0_din;
wire   [23:0] main_basesoc_sdram_bankmachine0_syncfifo0_dout;
reg     [3:0] main_basesoc_sdram_bankmachine0_level = 4'd0;
reg           main_basesoc_sdram_bankmachine0_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine0_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine0_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine0_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine0_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine0_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine0_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine0_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine0_fifo_in_first;
wire          main_basesoc_sdram_bankmachine0_fifo_in_last;
wire          main_basesoc_sdram_bankmachine0_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine0_fifo_out_first;
wire          main_basesoc_sdram_bankmachine0_fifo_out_last;
wire          main_basesoc_sdram_bankmachine0_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine0_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine0_sink_sink_first;
wire          main_basesoc_sdram_bankmachine0_sink_sink_last;
wire          main_basesoc_sdram_bankmachine0_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine0_source_source_valid;
wire          main_basesoc_sdram_bankmachine0_source_source_ready;
wire          main_basesoc_sdram_bankmachine0_source_source_first;
wire          main_basesoc_sdram_bankmachine0_source_source_last;
wire          main_basesoc_sdram_bankmachine0_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine0_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine0_row = 14'd0;
reg           main_basesoc_sdram_bankmachine0_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine0_row_hit;
reg           main_basesoc_sdram_bankmachine0_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine0_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine0_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine0_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine0_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine0_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine0_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine0_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine0_trascon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine1_req_valid;
wire          main_basesoc_sdram_bankmachine1_req_ready;
wire          main_basesoc_sdram_bankmachine1_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_req_addr;
wire          main_basesoc_sdram_bankmachine1_req_lock;
reg           main_basesoc_sdram_bankmachine1_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine1_refresh_req;
reg           main_basesoc_sdram_bankmachine1_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine1_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine1_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine1_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine1_sink_valid;
wire          main_basesoc_sdram_bankmachine1_sink_ready;
reg           main_basesoc_sdram_bankmachine1_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine1_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine1_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_source_valid;
wire          main_basesoc_sdram_bankmachine1_source_ready;
wire          main_basesoc_sdram_bankmachine1_source_first;
wire          main_basesoc_sdram_bankmachine1_source_last;
wire          main_basesoc_sdram_bankmachine1_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_source_payload_addr;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_we;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_writable;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_re;
wire          main_basesoc_sdram_bankmachine1_syncfifo1_readable;
wire   [23:0] main_basesoc_sdram_bankmachine1_syncfifo1_din;
wire   [23:0] main_basesoc_sdram_bankmachine1_syncfifo1_dout;
reg     [3:0] main_basesoc_sdram_bankmachine1_level = 4'd0;
reg           main_basesoc_sdram_bankmachine1_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine1_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine1_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine1_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine1_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine1_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine1_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine1_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine1_fifo_in_first;
wire          main_basesoc_sdram_bankmachine1_fifo_in_last;
wire          main_basesoc_sdram_bankmachine1_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine1_fifo_out_first;
wire          main_basesoc_sdram_bankmachine1_fifo_out_last;
wire          main_basesoc_sdram_bankmachine1_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine1_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine1_sink_sink_first;
wire          main_basesoc_sdram_bankmachine1_sink_sink_last;
wire          main_basesoc_sdram_bankmachine1_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine1_source_source_valid;
wire          main_basesoc_sdram_bankmachine1_source_source_ready;
wire          main_basesoc_sdram_bankmachine1_source_source_first;
wire          main_basesoc_sdram_bankmachine1_source_source_last;
wire          main_basesoc_sdram_bankmachine1_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine1_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine1_row = 14'd0;
reg           main_basesoc_sdram_bankmachine1_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine1_row_hit;
reg           main_basesoc_sdram_bankmachine1_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine1_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine1_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine1_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine1_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine1_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine1_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine1_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine1_trascon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine2_req_valid;
wire          main_basesoc_sdram_bankmachine2_req_ready;
wire          main_basesoc_sdram_bankmachine2_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_req_addr;
wire          main_basesoc_sdram_bankmachine2_req_lock;
reg           main_basesoc_sdram_bankmachine2_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine2_refresh_req;
reg           main_basesoc_sdram_bankmachine2_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine2_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine2_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine2_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine2_sink_valid;
wire          main_basesoc_sdram_bankmachine2_sink_ready;
reg           main_basesoc_sdram_bankmachine2_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine2_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine2_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_source_valid;
wire          main_basesoc_sdram_bankmachine2_source_ready;
wire          main_basesoc_sdram_bankmachine2_source_first;
wire          main_basesoc_sdram_bankmachine2_source_last;
wire          main_basesoc_sdram_bankmachine2_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_source_payload_addr;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_we;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_writable;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_re;
wire          main_basesoc_sdram_bankmachine2_syncfifo2_readable;
wire   [23:0] main_basesoc_sdram_bankmachine2_syncfifo2_din;
wire   [23:0] main_basesoc_sdram_bankmachine2_syncfifo2_dout;
reg     [3:0] main_basesoc_sdram_bankmachine2_level = 4'd0;
reg           main_basesoc_sdram_bankmachine2_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine2_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine2_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine2_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine2_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine2_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine2_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine2_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine2_fifo_in_first;
wire          main_basesoc_sdram_bankmachine2_fifo_in_last;
wire          main_basesoc_sdram_bankmachine2_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine2_fifo_out_first;
wire          main_basesoc_sdram_bankmachine2_fifo_out_last;
wire          main_basesoc_sdram_bankmachine2_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine2_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine2_sink_sink_first;
wire          main_basesoc_sdram_bankmachine2_sink_sink_last;
wire          main_basesoc_sdram_bankmachine2_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine2_source_source_valid;
wire          main_basesoc_sdram_bankmachine2_source_source_ready;
wire          main_basesoc_sdram_bankmachine2_source_source_first;
wire          main_basesoc_sdram_bankmachine2_source_source_last;
wire          main_basesoc_sdram_bankmachine2_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine2_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine2_row = 14'd0;
reg           main_basesoc_sdram_bankmachine2_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine2_row_hit;
reg           main_basesoc_sdram_bankmachine2_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine2_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine2_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine2_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine2_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine2_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine2_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine2_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine2_trascon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine3_req_valid;
wire          main_basesoc_sdram_bankmachine3_req_ready;
wire          main_basesoc_sdram_bankmachine3_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_req_addr;
wire          main_basesoc_sdram_bankmachine3_req_lock;
reg           main_basesoc_sdram_bankmachine3_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine3_refresh_req;
reg           main_basesoc_sdram_bankmachine3_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine3_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine3_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine3_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine3_sink_valid;
wire          main_basesoc_sdram_bankmachine3_sink_ready;
reg           main_basesoc_sdram_bankmachine3_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine3_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine3_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_source_valid;
wire          main_basesoc_sdram_bankmachine3_source_ready;
wire          main_basesoc_sdram_bankmachine3_source_first;
wire          main_basesoc_sdram_bankmachine3_source_last;
wire          main_basesoc_sdram_bankmachine3_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_source_payload_addr;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_we;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_writable;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_re;
wire          main_basesoc_sdram_bankmachine3_syncfifo3_readable;
wire   [23:0] main_basesoc_sdram_bankmachine3_syncfifo3_din;
wire   [23:0] main_basesoc_sdram_bankmachine3_syncfifo3_dout;
reg     [3:0] main_basesoc_sdram_bankmachine3_level = 4'd0;
reg           main_basesoc_sdram_bankmachine3_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine3_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine3_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine3_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine3_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine3_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine3_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine3_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine3_fifo_in_first;
wire          main_basesoc_sdram_bankmachine3_fifo_in_last;
wire          main_basesoc_sdram_bankmachine3_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine3_fifo_out_first;
wire          main_basesoc_sdram_bankmachine3_fifo_out_last;
wire          main_basesoc_sdram_bankmachine3_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine3_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine3_sink_sink_first;
wire          main_basesoc_sdram_bankmachine3_sink_sink_last;
wire          main_basesoc_sdram_bankmachine3_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine3_source_source_valid;
wire          main_basesoc_sdram_bankmachine3_source_source_ready;
wire          main_basesoc_sdram_bankmachine3_source_source_first;
wire          main_basesoc_sdram_bankmachine3_source_source_last;
wire          main_basesoc_sdram_bankmachine3_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine3_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine3_row = 14'd0;
reg           main_basesoc_sdram_bankmachine3_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine3_row_hit;
reg           main_basesoc_sdram_bankmachine3_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine3_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine3_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine3_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine3_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine3_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine3_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine3_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine3_trascon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine4_req_valid;
wire          main_basesoc_sdram_bankmachine4_req_ready;
wire          main_basesoc_sdram_bankmachine4_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_req_addr;
wire          main_basesoc_sdram_bankmachine4_req_lock;
reg           main_basesoc_sdram_bankmachine4_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine4_refresh_req;
reg           main_basesoc_sdram_bankmachine4_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine4_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine4_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine4_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine4_sink_valid;
wire          main_basesoc_sdram_bankmachine4_sink_ready;
reg           main_basesoc_sdram_bankmachine4_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine4_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine4_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine4_source_valid;
wire          main_basesoc_sdram_bankmachine4_source_ready;
wire          main_basesoc_sdram_bankmachine4_source_first;
wire          main_basesoc_sdram_bankmachine4_source_last;
wire          main_basesoc_sdram_bankmachine4_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_source_payload_addr;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_we;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_writable;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_re;
wire          main_basesoc_sdram_bankmachine4_syncfifo4_readable;
wire   [23:0] main_basesoc_sdram_bankmachine4_syncfifo4_din;
wire   [23:0] main_basesoc_sdram_bankmachine4_syncfifo4_dout;
reg     [3:0] main_basesoc_sdram_bankmachine4_level = 4'd0;
reg           main_basesoc_sdram_bankmachine4_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine4_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine4_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine4_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine4_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine4_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine4_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine4_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine4_fifo_in_first;
wire          main_basesoc_sdram_bankmachine4_fifo_in_last;
wire          main_basesoc_sdram_bankmachine4_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine4_fifo_out_first;
wire          main_basesoc_sdram_bankmachine4_fifo_out_last;
wire          main_basesoc_sdram_bankmachine4_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine4_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine4_sink_sink_first;
wire          main_basesoc_sdram_bankmachine4_sink_sink_last;
wire          main_basesoc_sdram_bankmachine4_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine4_source_source_valid;
wire          main_basesoc_sdram_bankmachine4_source_source_ready;
wire          main_basesoc_sdram_bankmachine4_source_source_first;
wire          main_basesoc_sdram_bankmachine4_source_source_last;
wire          main_basesoc_sdram_bankmachine4_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine4_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine4_row = 14'd0;
reg           main_basesoc_sdram_bankmachine4_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine4_row_hit;
reg           main_basesoc_sdram_bankmachine4_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine4_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine4_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine4_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine4_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine4_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine4_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine4_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine4_trascon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine5_req_valid;
wire          main_basesoc_sdram_bankmachine5_req_ready;
wire          main_basesoc_sdram_bankmachine5_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_req_addr;
wire          main_basesoc_sdram_bankmachine5_req_lock;
reg           main_basesoc_sdram_bankmachine5_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine5_refresh_req;
reg           main_basesoc_sdram_bankmachine5_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine5_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine5_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine5_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine5_sink_valid;
wire          main_basesoc_sdram_bankmachine5_sink_ready;
reg           main_basesoc_sdram_bankmachine5_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine5_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine5_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine5_source_valid;
wire          main_basesoc_sdram_bankmachine5_source_ready;
wire          main_basesoc_sdram_bankmachine5_source_first;
wire          main_basesoc_sdram_bankmachine5_source_last;
wire          main_basesoc_sdram_bankmachine5_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_source_payload_addr;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_we;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_writable;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_re;
wire          main_basesoc_sdram_bankmachine5_syncfifo5_readable;
wire   [23:0] main_basesoc_sdram_bankmachine5_syncfifo5_din;
wire   [23:0] main_basesoc_sdram_bankmachine5_syncfifo5_dout;
reg     [3:0] main_basesoc_sdram_bankmachine5_level = 4'd0;
reg           main_basesoc_sdram_bankmachine5_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine5_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine5_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine5_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine5_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine5_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine5_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine5_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine5_fifo_in_first;
wire          main_basesoc_sdram_bankmachine5_fifo_in_last;
wire          main_basesoc_sdram_bankmachine5_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine5_fifo_out_first;
wire          main_basesoc_sdram_bankmachine5_fifo_out_last;
wire          main_basesoc_sdram_bankmachine5_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine5_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine5_sink_sink_first;
wire          main_basesoc_sdram_bankmachine5_sink_sink_last;
wire          main_basesoc_sdram_bankmachine5_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine5_source_source_valid;
wire          main_basesoc_sdram_bankmachine5_source_source_ready;
wire          main_basesoc_sdram_bankmachine5_source_source_first;
wire          main_basesoc_sdram_bankmachine5_source_source_last;
wire          main_basesoc_sdram_bankmachine5_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine5_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine5_row = 14'd0;
reg           main_basesoc_sdram_bankmachine5_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine5_row_hit;
reg           main_basesoc_sdram_bankmachine5_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine5_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine5_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine5_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine5_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine5_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine5_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine5_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine5_trascon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine6_req_valid;
wire          main_basesoc_sdram_bankmachine6_req_ready;
wire          main_basesoc_sdram_bankmachine6_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_req_addr;
wire          main_basesoc_sdram_bankmachine6_req_lock;
reg           main_basesoc_sdram_bankmachine6_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine6_refresh_req;
reg           main_basesoc_sdram_bankmachine6_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine6_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine6_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine6_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine6_sink_valid;
wire          main_basesoc_sdram_bankmachine6_sink_ready;
reg           main_basesoc_sdram_bankmachine6_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine6_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine6_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine6_source_valid;
wire          main_basesoc_sdram_bankmachine6_source_ready;
wire          main_basesoc_sdram_bankmachine6_source_first;
wire          main_basesoc_sdram_bankmachine6_source_last;
wire          main_basesoc_sdram_bankmachine6_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_source_payload_addr;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_we;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_writable;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_re;
wire          main_basesoc_sdram_bankmachine6_syncfifo6_readable;
wire   [23:0] main_basesoc_sdram_bankmachine6_syncfifo6_din;
wire   [23:0] main_basesoc_sdram_bankmachine6_syncfifo6_dout;
reg     [3:0] main_basesoc_sdram_bankmachine6_level = 4'd0;
reg           main_basesoc_sdram_bankmachine6_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine6_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine6_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine6_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine6_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine6_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine6_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine6_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine6_fifo_in_first;
wire          main_basesoc_sdram_bankmachine6_fifo_in_last;
wire          main_basesoc_sdram_bankmachine6_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine6_fifo_out_first;
wire          main_basesoc_sdram_bankmachine6_fifo_out_last;
wire          main_basesoc_sdram_bankmachine6_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine6_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine6_sink_sink_first;
wire          main_basesoc_sdram_bankmachine6_sink_sink_last;
wire          main_basesoc_sdram_bankmachine6_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine6_source_source_valid;
wire          main_basesoc_sdram_bankmachine6_source_source_ready;
wire          main_basesoc_sdram_bankmachine6_source_source_first;
wire          main_basesoc_sdram_bankmachine6_source_source_last;
wire          main_basesoc_sdram_bankmachine6_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine6_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine6_row = 14'd0;
reg           main_basesoc_sdram_bankmachine6_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine6_row_hit;
reg           main_basesoc_sdram_bankmachine6_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine6_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine6_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine6_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine6_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine6_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine6_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine6_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine6_trascon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine7_req_valid;
wire          main_basesoc_sdram_bankmachine7_req_ready;
wire          main_basesoc_sdram_bankmachine7_req_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_req_addr;
wire          main_basesoc_sdram_bankmachine7_req_lock;
reg           main_basesoc_sdram_bankmachine7_req_wdata_ready = 1'd0;
reg           main_basesoc_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine7_refresh_req;
reg           main_basesoc_sdram_bankmachine7_refresh_gnt = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_valid = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_ready = 1'd0;
reg    [13:0] main_basesoc_sdram_bankmachine7_cmd_payload_a = 14'd0;
wire    [2:0] main_basesoc_sdram_bankmachine7_cmd_payload_ba;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           main_basesoc_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           main_basesoc_sdram_bankmachine7_auto_precharge = 1'd0;
wire          main_basesoc_sdram_bankmachine7_sink_valid;
wire          main_basesoc_sdram_bankmachine7_sink_ready;
reg           main_basesoc_sdram_bankmachine7_sink_first = 1'd0;
reg           main_basesoc_sdram_bankmachine7_sink_last = 1'd0;
wire          main_basesoc_sdram_bankmachine7_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine7_source_valid;
wire          main_basesoc_sdram_bankmachine7_source_ready;
wire          main_basesoc_sdram_bankmachine7_source_first;
wire          main_basesoc_sdram_bankmachine7_source_last;
wire          main_basesoc_sdram_bankmachine7_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_source_payload_addr;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_we;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_writable;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_re;
wire          main_basesoc_sdram_bankmachine7_syncfifo7_readable;
wire   [23:0] main_basesoc_sdram_bankmachine7_syncfifo7_din;
wire   [23:0] main_basesoc_sdram_bankmachine7_syncfifo7_dout;
reg     [3:0] main_basesoc_sdram_bankmachine7_level = 4'd0;
reg           main_basesoc_sdram_bankmachine7_replace = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_produce = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_consume = 3'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_wrport_adr = 3'd0;
wire   [23:0] main_basesoc_sdram_bankmachine7_wrport_dat_r;
wire          main_basesoc_sdram_bankmachine7_wrport_we;
wire   [23:0] main_basesoc_sdram_bankmachine7_wrport_dat_w;
wire          main_basesoc_sdram_bankmachine7_do_read;
wire    [2:0] main_basesoc_sdram_bankmachine7_rdport_adr;
wire   [23:0] main_basesoc_sdram_bankmachine7_rdport_dat_r;
wire          main_basesoc_sdram_bankmachine7_fifo_in_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_fifo_in_payload_addr;
wire          main_basesoc_sdram_bankmachine7_fifo_in_first;
wire          main_basesoc_sdram_bankmachine7_fifo_in_last;
wire          main_basesoc_sdram_bankmachine7_fifo_out_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_fifo_out_payload_addr;
wire          main_basesoc_sdram_bankmachine7_fifo_out_first;
wire          main_basesoc_sdram_bankmachine7_fifo_out_last;
wire          main_basesoc_sdram_bankmachine7_sink_sink_valid;
wire          main_basesoc_sdram_bankmachine7_sink_sink_ready;
wire          main_basesoc_sdram_bankmachine7_sink_sink_first;
wire          main_basesoc_sdram_bankmachine7_sink_sink_last;
wire          main_basesoc_sdram_bankmachine7_sink_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_sink_sink_payload_addr;
wire          main_basesoc_sdram_bankmachine7_source_source_valid;
wire          main_basesoc_sdram_bankmachine7_source_source_ready;
wire          main_basesoc_sdram_bankmachine7_source_source_first;
wire          main_basesoc_sdram_bankmachine7_source_source_last;
wire          main_basesoc_sdram_bankmachine7_source_source_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_source_source_payload_addr;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_valid;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_first;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_last;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire   [20:0] main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_addr;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
wire          main_basesoc_sdram_bankmachine7_pipe_valid_source_ready;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg           main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
reg    [20:0] main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr = 21'd0;
reg    [13:0] main_basesoc_sdram_bankmachine7_row = 14'd0;
reg           main_basesoc_sdram_bankmachine7_row_opened = 1'd0;
wire          main_basesoc_sdram_bankmachine7_row_hit;
reg           main_basesoc_sdram_bankmachine7_row_open = 1'd0;
reg           main_basesoc_sdram_bankmachine7_row_close = 1'd0;
reg           main_basesoc_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          main_basesoc_sdram_bankmachine7_twtpcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine7_twtpcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_twtpcon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine7_trccon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine7_trccon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_trccon_count = 3'd0;
wire          main_basesoc_sdram_bankmachine7_trascon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_bankmachine7_trascon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_bankmachine7_trascon_count = 3'd0;
wire          main_basesoc_sdram_ras_allowed;
wire          main_basesoc_sdram_cas_allowed;
wire    [1:0] main_basesoc_sdram_refresher;
wire    [1:0] main_basesoc_sdram_rdcmdphase;
reg           main_basesoc_sdram_choose_cmd_want_reads = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_writes = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_cmds = 1'd0;
reg           main_basesoc_sdram_choose_cmd_want_activates = 1'd0;
wire          main_basesoc_sdram_choose_cmd_cmd_valid;
reg           main_basesoc_sdram_choose_cmd_cmd_ready = 1'd0;
wire   [13:0] main_basesoc_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] main_basesoc_sdram_choose_cmd_cmd_payload_ba;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_choose_cmd_cmd_payload_we = 1'd0;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_read;
wire          main_basesoc_sdram_choose_cmd_cmd_payload_is_write;
reg     [7:0] main_basesoc_sdram_choose_cmd_valids = 8'd0;
wire    [7:0] main_basesoc_sdram_choose_cmd_request;
reg     [2:0] main_basesoc_sdram_choose_cmd_grant = 3'd0;
wire          main_basesoc_sdram_choose_cmd_ce;
reg           main_basesoc_sdram_choose_req_want_reads = 1'd0;
reg           main_basesoc_sdram_choose_req_want_writes = 1'd0;
reg           main_basesoc_sdram_choose_req_want_cmds = 1'd0;
reg           main_basesoc_sdram_choose_req_want_activates = 1'd0;
wire          main_basesoc_sdram_choose_req_cmd_valid;
reg           main_basesoc_sdram_choose_req_cmd_ready = 1'd0;
wire   [13:0] main_basesoc_sdram_choose_req_cmd_payload_a;
wire    [2:0] main_basesoc_sdram_choose_req_cmd_payload_ba;
reg           main_basesoc_sdram_choose_req_cmd_payload_cas = 1'd0;
reg           main_basesoc_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           main_basesoc_sdram_choose_req_cmd_payload_we = 1'd0;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_cmd;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_read;
wire          main_basesoc_sdram_choose_req_cmd_payload_is_write;
reg     [7:0] main_basesoc_sdram_choose_req_valids = 8'd0;
wire    [7:0] main_basesoc_sdram_choose_req_request;
reg     [2:0] main_basesoc_sdram_choose_req_grant = 3'd0;
wire          main_basesoc_sdram_choose_req_ce;
reg    [13:0] main_basesoc_sdram_nop_a = 14'd0;
reg     [2:0] main_basesoc_sdram_nop_ba = 3'd0;
reg     [1:0] main_basesoc_sdram_steerer_sel0 = 2'd0;
reg     [1:0] main_basesoc_sdram_steerer_sel1 = 2'd0;
reg     [1:0] main_basesoc_sdram_steerer_sel2 = 2'd0;
reg     [1:0] main_basesoc_sdram_steerer_sel3 = 2'd0;
reg           main_basesoc_sdram_steerer0 = 1'd1;
reg           main_basesoc_sdram_steerer1 = 1'd1;
reg           main_basesoc_sdram_steerer2 = 1'd1;
reg           main_basesoc_sdram_steerer3 = 1'd1;
reg           main_basesoc_sdram_steerer4 = 1'd1;
reg           main_basesoc_sdram_steerer5 = 1'd1;
reg           main_basesoc_sdram_steerer6 = 1'd1;
reg           main_basesoc_sdram_steerer7 = 1'd1;
wire          main_basesoc_sdram_trrdcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_trrdcon_ready = 1'd0;
reg           main_basesoc_sdram_trrdcon_count = 1'd0;
wire          main_basesoc_sdram_tfawcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_tfawcon_ready = 1'd1;
wire    [2:0] main_basesoc_sdram_tfawcon_count;
reg     [4:0] main_basesoc_sdram_tfawcon_window = 5'd0;
wire          main_basesoc_sdram_tccdcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_tccdcon_ready = 1'd0;
reg           main_basesoc_sdram_tccdcon_count = 1'd0;
wire          main_basesoc_sdram_twtrcon_valid;
(* dont_touch = "true" *)
reg           main_basesoc_sdram_twtrcon_ready = 1'd0;
reg     [2:0] main_basesoc_sdram_twtrcon_count = 3'd0;
wire          main_basesoc_sdram_read_available;
wire          main_basesoc_sdram_write_available;
reg           main_basesoc_sdram_en0 = 1'd0;
wire          main_basesoc_sdram_max_time0;
reg     [4:0] main_basesoc_sdram_time0 = 5'd0;
reg           main_basesoc_sdram_en1 = 1'd0;
wire          main_basesoc_sdram_max_time1;
reg     [3:0] main_basesoc_sdram_time1 = 4'd0;
wire          main_basesoc_sdram_go_to_refresh;
wire          main_basesoc_port_flush;
reg           main_basesoc_port_cmd_valid = 1'd0;
wire          main_basesoc_port_cmd_ready;
wire          main_basesoc_port_cmd_last;
wire          main_basesoc_port_cmd_payload_we;
wire   [23:0] main_basesoc_port_cmd_payload_addr;
reg           main_basesoc_port_wdata_valid = 1'd0;
wire          main_basesoc_port_wdata_ready;
wire  [511:0] main_basesoc_port_wdata_payload_data;
wire   [63:0] main_basesoc_port_wdata_payload_we;
wire          main_basesoc_port_rdata_valid;
wire          main_basesoc_port_rdata_ready;
wire  [511:0] main_basesoc_port_rdata_payload_data;
wire   [29:0] main_basesoc_wb_sdram_adr;
wire   [31:0] main_basesoc_wb_sdram_dat_w;
reg    [31:0] main_basesoc_wb_sdram_dat_r = 32'd0;
wire    [3:0] main_basesoc_wb_sdram_sel;
wire          main_basesoc_wb_sdram_cyc;
wire          main_basesoc_wb_sdram_stb;
reg           main_basesoc_wb_sdram_ack = 1'd0;
wire          main_basesoc_wb_sdram_we;
wire    [2:0] main_basesoc_wb_sdram_cti;
wire    [1:0] main_basesoc_wb_sdram_bte;
reg           main_basesoc_wb_sdram_err = 1'd0;
wire   [29:0] main_basesoc_interface_adr;
wire  [511:0] main_basesoc_interface_dat_w;
reg   [511:0] main_basesoc_interface_dat_r = 512'd0;
wire   [63:0] main_basesoc_interface_sel;
reg           main_basesoc_interface_cyc = 1'd0;
reg           main_basesoc_interface_stb = 1'd0;
reg           main_basesoc_interface_ack = 1'd0;
reg           main_basesoc_interface_we = 1'd0;
wire    [6:0] main_basesoc_data_port_adr;
wire  [511:0] main_basesoc_data_port_dat_r;
reg    [63:0] main_basesoc_data_port_we = 64'd0;
reg   [511:0] main_basesoc_data_port_dat_w = 512'd0;
reg           main_basesoc_write_from_slave = 1'd0;
reg     [3:0] main_basesoc_adr_offset_r = 4'd0;
wire    [6:0] main_basesoc_tag_port_adr;
wire   [27:0] main_basesoc_tag_port_dat_r;
reg           main_basesoc_tag_port_we = 1'd0;
wire   [27:0] main_basesoc_tag_port_dat_w;
wire   [26:0] main_basesoc_tag_do_tag;
wire          main_basesoc_tag_do_dirty;
wire   [26:0] main_basesoc_tag_di_tag;
reg           main_basesoc_tag_di_dirty = 1'd0;
reg           main_basesoc_word_clr = 1'd0;
reg           main_basesoc_word_inc = 1'd0;
reg           main_basesoc_aborted = 1'd0;
reg           main_basesoc_is_ongoing = 1'd0;
reg     [7:0] main_storage = 8'd0;
reg           main_re = 1'd0;
reg     [7:0] main_chaser = 8'd0;
reg           main_mode = 1'd0;
wire          main_wait;
wire          main_done;
reg    [22:0] main_count = 23'd7812500;
reg     [7:0] main_leds = 8'd0;
reg    [13:0] builder_basesoc_adr = 14'd0;
reg           builder_basesoc_we = 1'd0;
reg    [31:0] builder_basesoc_dat_w = 32'd0;
wire   [31:0] builder_basesoc_dat_r;
wire   [29:0] builder_basesoc_wishbone_adr;
wire   [31:0] builder_basesoc_wishbone_dat_w;
reg    [31:0] builder_basesoc_wishbone_dat_r = 32'd0;
wire    [3:0] builder_basesoc_wishbone_sel;
wire          builder_basesoc_wishbone_cyc;
wire          builder_basesoc_wishbone_stb;
reg           builder_basesoc_wishbone_ack = 1'd0;
wire          builder_basesoc_wishbone_we;
wire    [2:0] builder_basesoc_wishbone_cti;
wire    [1:0] builder_basesoc_wishbone_bte;
reg           builder_basesoc_wishbone_err = 1'd0;
wire   [29:0] builder_shared_adr;
wire   [31:0] builder_shared_dat_w;
reg    [31:0] builder_shared_dat_r = 32'd0;
wire    [3:0] builder_shared_sel;
wire          builder_shared_cyc;
wire          builder_shared_stb;
reg           builder_shared_ack = 1'd0;
wire          builder_shared_we;
wire    [2:0] builder_shared_cti;
wire    [1:0] builder_shared_bte;
wire          builder_shared_err;
wire    [1:0] builder_request;
reg           builder_grant = 1'd0;
reg     [3:0] builder_master = 4'd0;
reg     [3:0] builder_slaves = 4'd0;
reg           builder_error = 1'd0;
wire          builder_wait;
wire          builder_done;
reg    [19:0] builder_count = 20'd1000000;
wire   [13:0] builder_csr_bankarray_interface0_bank_bus_adr;
wire          builder_csr_bankarray_interface0_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface0_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank0_reset0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_r;
reg           builder_csr_bankarray_csrbank0_reset0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank0_reset0_w;
reg           builder_csr_bankarray_csrbank0_scratch0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_r;
reg           builder_csr_bankarray_csrbank0_scratch0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_scratch0_w;
reg           builder_csr_bankarray_csrbank0_bus_errors_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_r;
reg           builder_csr_bankarray_csrbank0_bus_errors_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank0_bus_errors_w;
wire          builder_csr_bankarray_csrbank0_sel;
wire   [13:0] builder_csr_bankarray_interface1_bank_bus_adr;
wire          builder_csr_bankarray_interface1_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface1_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank1_rst0_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_rst0_r;
reg           builder_csr_bankarray_csrbank1_rst0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_rst0_w;
reg           builder_csr_bankarray_csrbank1_dly_sel0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank1_dly_sel0_r;
reg           builder_csr_bankarray_csrbank1_dly_sel0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank1_dly_sel0_w;
reg           builder_csr_bankarray_csrbank1_half_sys8x_taps0_re = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank1_half_sys8x_taps0_r;
reg           builder_csr_bankarray_csrbank1_half_sys8x_taps0_we = 1'd0;
wire    [4:0] builder_csr_bankarray_csrbank1_half_sys8x_taps0_w;
reg           builder_csr_bankarray_csrbank1_wlevel_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank1_wlevel_en0_r;
reg           builder_csr_bankarray_csrbank1_wlevel_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank1_wlevel_en0_w;
reg           builder_csr_bankarray_csrbank1_rdphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_rdphase0_r;
reg           builder_csr_bankarray_csrbank1_rdphase0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_rdphase0_w;
reg           builder_csr_bankarray_csrbank1_wrphase0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_wrphase0_r;
reg           builder_csr_bankarray_csrbank1_wrphase0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank1_wrphase0_w;
wire          builder_csr_bankarray_csrbank1_sel;
wire   [13:0] builder_csr_bankarray_sram_bus_adr;
wire          builder_csr_bankarray_sram_bus_we;
wire   [31:0] builder_csr_bankarray_sram_bus_dat_w;
reg    [31:0] builder_csr_bankarray_sram_bus_dat_r = 32'd0;
wire    [5:0] builder_csr_bankarray_adr;
wire    [7:0] builder_csr_bankarray_dat_r;
wire          builder_csr_bankarray_sel;
reg           builder_csr_bankarray_sel_r = 1'd0;
wire   [13:0] builder_csr_bankarray_interface2_bank_bus_adr;
wire          builder_csr_bankarray_interface2_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface2_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank2_out0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_r;
reg           builder_csr_bankarray_csrbank2_out0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank2_out0_w;
wire          builder_csr_bankarray_csrbank2_sel;
wire   [13:0] builder_csr_bankarray_interface3_bank_bus_adr;
wire          builder_csr_bankarray_interface3_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface3_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank3_dfii_control0_re = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_r;
reg           builder_csr_bankarray_csrbank3_dfii_control0_we = 1'd0;
wire    [3:0] builder_csr_bankarray_csrbank3_dfii_control0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_command0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi1_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_command0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi1_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi1_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi1_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi2_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_command0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi2_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi2_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi2_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_command0_re = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi3_command0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_command0_we = 1'd0;
wire    [7:0] builder_csr_bankarray_csrbank3_dfii_pi3_command0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_address0_re = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi3_address0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_address0_we = 1'd0;
wire   [13:0] builder_csr_bankarray_csrbank3_dfii_pi3_address0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_we = 1'd0;
wire    [2:0] builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_w;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_r;
reg           builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_w;
wire          builder_csr_bankarray_csrbank3_sel;
wire   [13:0] builder_csr_bankarray_interface4_bank_bus_adr;
wire          builder_csr_bankarray_interface4_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface4_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank4_load0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_load0_r;
reg           builder_csr_bankarray_csrbank4_load0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_load0_w;
reg           builder_csr_bankarray_csrbank4_reload0_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_reload0_r;
reg           builder_csr_bankarray_csrbank4_reload0_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_reload0_w;
reg           builder_csr_bankarray_csrbank4_en0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_en0_r;
reg           builder_csr_bankarray_csrbank4_en0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_en0_w;
reg           builder_csr_bankarray_csrbank4_update_value0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_update_value0_r;
reg           builder_csr_bankarray_csrbank4_update_value0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_update_value0_w;
reg           builder_csr_bankarray_csrbank4_value_re = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_value_r;
reg           builder_csr_bankarray_csrbank4_value_we = 1'd0;
wire   [31:0] builder_csr_bankarray_csrbank4_value_w;
reg           builder_csr_bankarray_csrbank4_ev_status_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_status_r;
reg           builder_csr_bankarray_csrbank4_ev_status_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_status_w;
reg           builder_csr_bankarray_csrbank4_ev_pending_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_pending_r;
reg           builder_csr_bankarray_csrbank4_ev_pending_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_pending_w;
reg           builder_csr_bankarray_csrbank4_ev_enable0_re = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_enable0_r;
reg           builder_csr_bankarray_csrbank4_ev_enable0_we = 1'd0;
wire          builder_csr_bankarray_csrbank4_ev_enable0_w;
wire          builder_csr_bankarray_csrbank4_sel;
wire   [13:0] builder_csr_bankarray_interface5_bank_bus_adr;
wire          builder_csr_bankarray_interface5_bank_bus_we;
wire   [31:0] builder_csr_bankarray_interface5_bank_bus_dat_w;
reg    [31:0] builder_csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
reg           builder_csr_bankarray_csrbank5_txfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_txfull_r;
reg           builder_csr_bankarray_csrbank5_txfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_txfull_w;
reg           builder_csr_bankarray_csrbank5_rxempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxempty_r;
reg           builder_csr_bankarray_csrbank5_rxempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxempty_w;
reg           builder_csr_bankarray_csrbank5_ev_status_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_status_r;
reg           builder_csr_bankarray_csrbank5_ev_status_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_status_w;
reg           builder_csr_bankarray_csrbank5_ev_pending_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_pending_r;
reg           builder_csr_bankarray_csrbank5_ev_pending_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_pending_w;
reg           builder_csr_bankarray_csrbank5_ev_enable0_re = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_enable0_r;
reg           builder_csr_bankarray_csrbank5_ev_enable0_we = 1'd0;
wire    [1:0] builder_csr_bankarray_csrbank5_ev_enable0_w;
reg           builder_csr_bankarray_csrbank5_txempty_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_txempty_r;
reg           builder_csr_bankarray_csrbank5_txempty_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_txempty_w;
reg           builder_csr_bankarray_csrbank5_rxfull_re = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxfull_r;
reg           builder_csr_bankarray_csrbank5_rxfull_we = 1'd0;
wire          builder_csr_bankarray_csrbank5_rxfull_w;
wire          builder_csr_bankarray_csrbank5_sel;
wire   [13:0] builder_csr_interconnect_adr;
wire          builder_csr_interconnect_we;
wire   [31:0] builder_csr_interconnect_dat_w;
wire   [31:0] builder_csr_interconnect_dat_r;
wire          builder_basesoc_reset0;
wire          builder_basesoc_reset1;
wire          builder_basesoc_reset2;
wire          builder_basesoc_reset3;
wire          builder_basesoc_reset4;
wire          builder_basesoc_reset5;
wire          builder_basesoc_reset6;
wire          builder_basesoc_reset7;
wire          builder_basesoc_pll_fb;
reg           builder_basesoc_rs232phytx_state = 1'd0;
reg           builder_basesoc_rs232phytx_next_state = 1'd0;
reg     [3:0] main_basesoc_tx_count_rs232phytx_next_value0 = 4'd0;
reg           main_basesoc_tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg           main_basesoc_serial_tx_rs232phytx_next_value1 = 1'd0;
reg           main_basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'd0;
reg     [7:0] main_basesoc_tx_data_rs232phytx_next_value2 = 8'd0;
reg           main_basesoc_tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           builder_basesoc_rs232phyrx_state = 1'd0;
reg           builder_basesoc_rs232phyrx_next_state = 1'd0;
reg     [3:0] main_basesoc_rx_count_rs232phyrx_next_value0 = 4'd0;
reg           main_basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] main_basesoc_rx_data_rs232phyrx_next_value1 = 8'd0;
reg           main_basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg     [1:0] builder_basesoc_refresher_state = 2'd0;
reg     [1:0] builder_basesoc_refresher_next_state = 2'd0;
reg     [3:0] builder_basesoc_bankmachine0_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine0_next_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine1_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine1_next_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine2_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine2_next_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine3_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine3_next_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine4_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine4_next_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine5_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine5_next_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine6_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine6_next_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine7_state = 4'd0;
reg     [3:0] builder_basesoc_bankmachine7_next_state = 4'd0;
reg     [3:0] builder_basesoc_multiplexer_state = 4'd0;
reg     [3:0] builder_basesoc_multiplexer_next_state = 4'd0;
wire          builder_basesoc_roundrobin0_request;
wire          builder_basesoc_roundrobin0_grant;
wire          builder_basesoc_roundrobin0_ce;
wire          builder_basesoc_roundrobin1_request;
wire          builder_basesoc_roundrobin1_grant;
wire          builder_basesoc_roundrobin1_ce;
wire          builder_basesoc_roundrobin2_request;
wire          builder_basesoc_roundrobin2_grant;
wire          builder_basesoc_roundrobin2_ce;
wire          builder_basesoc_roundrobin3_request;
wire          builder_basesoc_roundrobin3_grant;
wire          builder_basesoc_roundrobin3_ce;
wire          builder_basesoc_roundrobin4_request;
wire          builder_basesoc_roundrobin4_grant;
wire          builder_basesoc_roundrobin4_ce;
wire          builder_basesoc_roundrobin5_request;
wire          builder_basesoc_roundrobin5_grant;
wire          builder_basesoc_roundrobin5_ce;
wire          builder_basesoc_roundrobin6_request;
wire          builder_basesoc_roundrobin6_grant;
wire          builder_basesoc_roundrobin6_ce;
wire          builder_basesoc_roundrobin7_request;
wire          builder_basesoc_roundrobin7_grant;
wire          builder_basesoc_roundrobin7_ce;
reg           builder_basesoc_locked0 = 1'd0;
reg           builder_basesoc_locked1 = 1'd0;
reg           builder_basesoc_locked2 = 1'd0;
reg           builder_basesoc_locked3 = 1'd0;
reg           builder_basesoc_locked4 = 1'd0;
reg           builder_basesoc_locked5 = 1'd0;
reg           builder_basesoc_locked6 = 1'd0;
reg           builder_basesoc_locked7 = 1'd0;
reg           builder_basesoc_new_master_wdata_ready0 = 1'd0;
reg           builder_basesoc_new_master_wdata_ready1 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid0 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid1 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid2 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid3 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid4 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid5 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid6 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid7 = 1'd0;
reg           builder_basesoc_new_master_rdata_valid8 = 1'd0;
reg     [1:0] builder_basesoc_fullmemorywe_state = 2'd0;
reg     [1:0] builder_basesoc_fullmemorywe_next_state = 2'd0;
reg     [1:0] builder_basesoc_litedramwishbone2native_state = 2'd0;
reg     [1:0] builder_basesoc_litedramwishbone2native_next_state = 2'd0;
reg           main_basesoc_aborted_litedramwishbone2native_next_value = 1'd0;
reg           main_basesoc_aborted_litedramwishbone2native_next_value_ce = 1'd0;
reg     [1:0] builder_basesoc_wishbone2csr_state = 2'd0;
reg     [1:0] builder_basesoc_wishbone2csr_next_state = 2'd0;
reg    [31:0] builder_basesoc_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           builder_basesoc_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg    [13:0] builder_basesoc_adr_wishbone2csr_next_value1 = 14'd0;
reg           builder_basesoc_adr_wishbone2csr_next_value_ce1 = 1'd0;
reg           builder_basesoc_we_wishbone2csr_next_value2 = 1'd0;
reg           builder_basesoc_we_wishbone2csr_next_value_ce2 = 1'd0;
reg    [29:0] builder_rhs_self0 = 30'd0;
reg    [31:0] builder_rhs_self1 = 32'd0;
reg     [3:0] builder_rhs_self2 = 4'd0;
reg           builder_rhs_self3 = 1'd0;
reg           builder_rhs_self4 = 1'd0;
reg           builder_rhs_self5 = 1'd0;
reg     [2:0] builder_rhs_self6 = 3'd0;
reg     [1:0] builder_rhs_self7 = 2'd0;
reg           builder_rhs_self8 = 1'd0;
reg    [13:0] builder_rhs_self9 = 14'd0;
reg     [2:0] builder_rhs_self10 = 3'd0;
reg           builder_rhs_self11 = 1'd0;
reg           builder_rhs_self12 = 1'd0;
reg           builder_rhs_self13 = 1'd0;
reg           builder_t_self0 = 1'd0;
reg           builder_t_self1 = 1'd0;
reg           builder_t_self2 = 1'd0;
reg           builder_rhs_self14 = 1'd0;
reg    [13:0] builder_rhs_self15 = 14'd0;
reg     [2:0] builder_rhs_self16 = 3'd0;
reg           builder_rhs_self17 = 1'd0;
reg           builder_rhs_self18 = 1'd0;
reg           builder_rhs_self19 = 1'd0;
reg           builder_t_self3 = 1'd0;
reg           builder_t_self4 = 1'd0;
reg           builder_t_self5 = 1'd0;
reg    [20:0] builder_rhs_self20 = 21'd0;
reg           builder_rhs_self21 = 1'd0;
reg           builder_rhs_self22 = 1'd0;
reg    [20:0] builder_rhs_self23 = 21'd0;
reg           builder_rhs_self24 = 1'd0;
reg           builder_rhs_self25 = 1'd0;
reg    [20:0] builder_rhs_self26 = 21'd0;
reg           builder_rhs_self27 = 1'd0;
reg           builder_rhs_self28 = 1'd0;
reg    [20:0] builder_rhs_self29 = 21'd0;
reg           builder_rhs_self30 = 1'd0;
reg           builder_rhs_self31 = 1'd0;
reg    [20:0] builder_rhs_self32 = 21'd0;
reg           builder_rhs_self33 = 1'd0;
reg           builder_rhs_self34 = 1'd0;
reg    [20:0] builder_rhs_self35 = 21'd0;
reg           builder_rhs_self36 = 1'd0;
reg           builder_rhs_self37 = 1'd0;
reg    [20:0] builder_rhs_self38 = 21'd0;
reg           builder_rhs_self39 = 1'd0;
reg           builder_rhs_self40 = 1'd0;
reg    [20:0] builder_rhs_self41 = 21'd0;
reg           builder_rhs_self42 = 1'd0;
reg           builder_rhs_self43 = 1'd0;
reg     [2:0] builder_self0 = 3'd0;
reg    [13:0] builder_self1 = 14'd0;
reg           builder_self2 = 1'd0;
reg           builder_self3 = 1'd0;
reg           builder_self4 = 1'd0;
reg           builder_self5 = 1'd0;
reg           builder_self6 = 1'd0;
reg     [2:0] builder_self7 = 3'd0;
reg    [13:0] builder_self8 = 14'd0;
reg           builder_self9 = 1'd0;
reg           builder_self10 = 1'd0;
reg           builder_self11 = 1'd0;
reg           builder_self12 = 1'd0;
reg           builder_self13 = 1'd0;
reg     [2:0] builder_self14 = 3'd0;
reg    [13:0] builder_self15 = 14'd0;
reg           builder_self16 = 1'd0;
reg           builder_self17 = 1'd0;
reg           builder_self18 = 1'd0;
reg           builder_self19 = 1'd0;
reg           builder_self20 = 1'd0;
reg     [2:0] builder_self21 = 3'd0;
reg    [13:0] builder_self22 = 14'd0;
reg           builder_self23 = 1'd0;
reg           builder_self24 = 1'd0;
reg           builder_self25 = 1'd0;
reg           builder_self26 = 1'd0;
reg           builder_self27 = 1'd0;
wire          builder_xilinxasyncresetsynchronizerimpl0_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl1_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          builder_xilinxasyncresetsynchronizerimpl2_async_reset;
wire          builder_xilinxasyncresetsynchronizerimpl2_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           builder_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           builder_regs1 = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign main_basesoc_reset = (main_basesoc_soc_rst | main_basesoc_cpu_rst);
always @(*) begin
    main_crg_rst <= 1'd0;
    if (main_basesoc_soc_rst) begin
        main_crg_rst <= 1'd1;
    end
end
assign main_basesoc_bus_error = builder_error;
always @(*) begin
    main_basesoc_interrupt <= 32'd0;
    main_basesoc_interrupt[1] <= main_basesoc_timer_irq;
    main_basesoc_interrupt[0] <= main_basesoc_uart_irq;
end
assign main_crg_reset = (cpu_reset | main_crg_rst);
assign sys_clk = main_crg_clkout_buf0;
assign sys4x_clk = main_crg_clkout_buf1;
assign idelay_clk = main_crg_clkout_buf2;
assign builder_shared_adr = builder_rhs_self0;
assign builder_shared_dat_w = builder_rhs_self1;
assign builder_shared_sel = builder_rhs_self2;
assign builder_shared_cyc = builder_rhs_self3;
assign builder_shared_stb = builder_rhs_self4;
assign builder_shared_we = builder_rhs_self5;
assign builder_shared_cti = builder_rhs_self6;
assign builder_shared_bte = builder_rhs_self7;
assign main_basesoc_ibus_dat_r = builder_shared_dat_r;
assign main_basesoc_dbus_dat_r = builder_shared_dat_r;
assign main_basesoc_ibus_ack = (builder_shared_ack & (builder_grant == 1'd0));
assign main_basesoc_dbus_ack = (builder_shared_ack & (builder_grant == 1'd1));
assign main_basesoc_ibus_err = (builder_shared_err & (builder_grant == 1'd0));
assign main_basesoc_dbus_err = (builder_shared_err & (builder_grant == 1'd1));
assign builder_request = {main_basesoc_dbus_cyc, main_basesoc_ibus_cyc};
always @(*) begin
    builder_master <= 4'd0;
    builder_master[0] <= (builder_shared_adr[29:15] == 1'd0);
    builder_master[1] <= (builder_shared_adr[29:11] == 16'd32768);
    builder_master[2] <= (builder_shared_adr[29:28] == 1'd1);
    builder_master[3] <= (builder_shared_adr[29:14] == 16'd61440);
end
assign main_basesoc_basesoc_ram_bus_adr = builder_shared_adr;
assign main_basesoc_basesoc_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_basesoc_ram_bus_sel = builder_shared_sel;
assign main_basesoc_basesoc_ram_bus_stb = builder_shared_stb;
assign main_basesoc_basesoc_ram_bus_we = builder_shared_we;
assign main_basesoc_basesoc_ram_bus_cti = builder_shared_cti;
assign main_basesoc_basesoc_ram_bus_bte = builder_shared_bte;
assign main_basesoc_ram_bus_ram_bus_adr = builder_shared_adr;
assign main_basesoc_ram_bus_ram_bus_dat_w = builder_shared_dat_w;
assign main_basesoc_ram_bus_ram_bus_sel = builder_shared_sel;
assign main_basesoc_ram_bus_ram_bus_stb = builder_shared_stb;
assign main_basesoc_ram_bus_ram_bus_we = builder_shared_we;
assign main_basesoc_ram_bus_ram_bus_cti = builder_shared_cti;
assign main_basesoc_ram_bus_ram_bus_bte = builder_shared_bte;
assign main_basesoc_wb_sdram_adr = builder_shared_adr;
assign main_basesoc_wb_sdram_dat_w = builder_shared_dat_w;
assign main_basesoc_wb_sdram_sel = builder_shared_sel;
assign main_basesoc_wb_sdram_stb = builder_shared_stb;
assign main_basesoc_wb_sdram_we = builder_shared_we;
assign main_basesoc_wb_sdram_cti = builder_shared_cti;
assign main_basesoc_wb_sdram_bte = builder_shared_bte;
assign builder_basesoc_wishbone_adr = builder_shared_adr;
assign builder_basesoc_wishbone_dat_w = builder_shared_dat_w;
assign builder_basesoc_wishbone_sel = builder_shared_sel;
assign builder_basesoc_wishbone_stb = builder_shared_stb;
assign builder_basesoc_wishbone_we = builder_shared_we;
assign builder_basesoc_wishbone_cti = builder_shared_cti;
assign builder_basesoc_wishbone_bte = builder_shared_bte;
assign main_basesoc_basesoc_ram_bus_cyc = (builder_shared_cyc & builder_master[0]);
assign main_basesoc_ram_bus_ram_bus_cyc = (builder_shared_cyc & builder_master[1]);
assign main_basesoc_wb_sdram_cyc = (builder_shared_cyc & builder_master[2]);
assign builder_basesoc_wishbone_cyc = (builder_shared_cyc & builder_master[3]);
assign builder_shared_err = (((main_basesoc_basesoc_ram_bus_err | main_basesoc_ram_bus_ram_bus_err) | main_basesoc_wb_sdram_err) | builder_basesoc_wishbone_err);
assign builder_wait = ((builder_shared_stb & builder_shared_cyc) & (~builder_shared_ack));
always @(*) begin
    builder_shared_ack <= 1'd0;
    builder_error <= 1'd0;
    builder_shared_dat_r <= 32'd0;
    builder_shared_ack <= (((main_basesoc_basesoc_ram_bus_ack | main_basesoc_ram_bus_ram_bus_ack) | main_basesoc_wb_sdram_ack) | builder_basesoc_wishbone_ack);
    builder_shared_dat_r <= (((({32{builder_slaves[0]}} & main_basesoc_basesoc_ram_bus_dat_r) | ({32{builder_slaves[1]}} & main_basesoc_ram_bus_ram_bus_dat_r)) | ({32{builder_slaves[2]}} & main_basesoc_wb_sdram_dat_r)) | ({32{builder_slaves[3]}} & builder_basesoc_wishbone_dat_r));
    if (builder_done) begin
        builder_shared_dat_r <= 32'd4294967295;
        builder_shared_ack <= 1'd1;
        builder_error <= 1'd1;
    end
end
assign builder_done = (builder_count == 1'd0);
assign main_basesoc_bus_errors_status = main_basesoc_bus_errors;
always @(*) begin
    main_basesoc_soc_rst <= 1'd0;
    if (main_basesoc_reset_re) begin
        main_basesoc_soc_rst <= main_basesoc_reset_storage[0];
    end
end
assign main_basesoc_cpu_rst = main_basesoc_reset_storage[1];
assign builder_csr_bankarray_csrbank0_reset0_w = main_basesoc_reset_storage[1:0];
assign builder_csr_bankarray_csrbank0_scratch0_w = main_basesoc_scratch_storage[31:0];
assign builder_csr_bankarray_csrbank0_bus_errors_w = main_basesoc_bus_errors_status[31:0];
assign main_basesoc_bus_errors_we = builder_csr_bankarray_csrbank0_bus_errors_we;
assign main_basesoc_basesoc_adr = main_basesoc_basesoc_ram_bus_adr[14:0];
assign main_basesoc_basesoc_ram_bus_dat_r = main_basesoc_basesoc_dat_r;
always @(*) begin
    main_basesoc_ram_we <= 4'd0;
    main_basesoc_ram_we[0] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[0]);
    main_basesoc_ram_we[1] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[1]);
    main_basesoc_ram_we[2] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[2]);
    main_basesoc_ram_we[3] <= (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & main_basesoc_ram_bus_ram_bus_we) & main_basesoc_ram_bus_ram_bus_sel[3]);
end
assign main_basesoc_ram_adr = main_basesoc_ram_bus_ram_bus_adr[10:0];
assign main_basesoc_ram_bus_ram_bus_dat_r = main_basesoc_ram_dat_r;
assign main_basesoc_ram_dat_w = main_basesoc_ram_bus_ram_bus_dat_w;
always @(*) begin
    builder_basesoc_rs232phytx_next_state <= 1'd0;
    main_basesoc_tx_count_rs232phytx_next_value0 <= 4'd0;
    main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    main_basesoc_tx_sink_ready <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
    main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd0;
    main_basesoc_tx_data_rs232phytx_next_value2 <= 8'd0;
    main_basesoc_tx_enable <= 1'd0;
    main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    builder_basesoc_rs232phytx_next_state <= builder_basesoc_rs232phytx_state;
    case (builder_basesoc_rs232phytx_state)
        1'd1: begin
            main_basesoc_tx_enable <= 1'd1;
            if (main_basesoc_tx_tick) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= main_basesoc_tx_data;
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_count_rs232phytx_next_value0 <= (main_basesoc_tx_count + 1'd1);
                main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= {1'd1, main_basesoc_tx_data[7:1]};
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                if ((main_basesoc_tx_count == 4'd9)) begin
                    main_basesoc_tx_sink_ready <= 1'd1;
                    builder_basesoc_rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_tx_count_rs232phytx_next_value0 <= 1'd0;
            main_basesoc_tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd1;
            main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (main_basesoc_tx_sink_valid) begin
                main_basesoc_serial_tx_rs232phytx_next_value1 <= 1'd0;
                main_basesoc_serial_tx_rs232phytx_next_value_ce1 <= 1'd1;
                main_basesoc_tx_data_rs232phytx_next_value2 <= main_basesoc_tx_sink_payload_data;
                main_basesoc_tx_data_rs232phytx_next_value_ce2 <= 1'd1;
                builder_basesoc_rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    builder_basesoc_rs232phyrx_next_state <= 1'd0;
    main_basesoc_rx_count_rs232phyrx_next_value0 <= 4'd0;
    main_basesoc_rx_source_valid <= 1'd0;
    main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    main_basesoc_rx_source_payload_data <= 8'd0;
    main_basesoc_rx_data_rs232phyrx_next_value1 <= 8'd0;
    main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    main_basesoc_rx_enable <= 1'd0;
    builder_basesoc_rs232phyrx_next_state <= builder_basesoc_rs232phyrx_state;
    case (builder_basesoc_rs232phyrx_state)
        1'd1: begin
            main_basesoc_rx_enable <= 1'd1;
            if (main_basesoc_rx_tick) begin
                main_basesoc_rx_count_rs232phyrx_next_value0 <= (main_basesoc_rx_count + 1'd1);
                main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
                main_basesoc_rx_data_rs232phyrx_next_value1 <= {main_basesoc_rx_rx, main_basesoc_rx_data[7:1]};
                main_basesoc_rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
                if ((main_basesoc_rx_count == 4'd9)) begin
                    main_basesoc_rx_source_valid <= (main_basesoc_rx_rx == 1'd1);
                    main_basesoc_rx_source_payload_data <= main_basesoc_rx_data;
                    builder_basesoc_rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            main_basesoc_rx_count_rs232phyrx_next_value0 <= 1'd0;
            main_basesoc_rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            if (((main_basesoc_rx_rx == 1'd0) & (main_basesoc_rx_rx_d == 1'd1))) begin
                builder_basesoc_rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_uart_uart_sink_valid = main_basesoc_rx_source_valid;
assign main_basesoc_rx_source_ready = main_basesoc_uart_uart_sink_ready;
assign main_basesoc_uart_uart_sink_first = main_basesoc_rx_source_first;
assign main_basesoc_uart_uart_sink_last = main_basesoc_rx_source_last;
assign main_basesoc_uart_uart_sink_payload_data = main_basesoc_rx_source_payload_data;
assign main_basesoc_tx_sink_valid = main_basesoc_uart_uart_source_valid;
assign main_basesoc_uart_uart_source_ready = main_basesoc_tx_sink_ready;
assign main_basesoc_tx_sink_first = main_basesoc_uart_uart_source_first;
assign main_basesoc_tx_sink_last = main_basesoc_uart_uart_source_last;
assign main_basesoc_tx_sink_payload_data = main_basesoc_uart_uart_source_payload_data;
assign main_basesoc_uart_tx_fifo_sink_valid = main_basesoc_uart_rxtx_re;
assign main_basesoc_uart_tx_fifo_sink_payload_data = main_basesoc_uart_rxtx_r;
assign main_basesoc_uart_uart_source_valid = main_basesoc_uart_tx_fifo_source_valid;
assign main_basesoc_uart_tx_fifo_source_ready = main_basesoc_uart_uart_source_ready;
assign main_basesoc_uart_uart_source_first = main_basesoc_uart_tx_fifo_source_first;
assign main_basesoc_uart_uart_source_last = main_basesoc_uart_tx_fifo_source_last;
assign main_basesoc_uart_uart_source_payload_data = main_basesoc_uart_tx_fifo_source_payload_data;
assign main_basesoc_uart_txfull_status = (~main_basesoc_uart_tx_fifo_sink_ready);
assign main_basesoc_uart_txempty_status = (~main_basesoc_uart_tx_fifo_source_valid);
assign main_basesoc_uart_tx_trigger = main_basesoc_uart_tx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_valid = main_basesoc_uart_uart_sink_valid;
assign main_basesoc_uart_uart_sink_ready = main_basesoc_uart_rx_fifo_sink_ready;
assign main_basesoc_uart_rx_fifo_sink_first = main_basesoc_uart_uart_sink_first;
assign main_basesoc_uart_rx_fifo_sink_last = main_basesoc_uart_uart_sink_last;
assign main_basesoc_uart_rx_fifo_sink_payload_data = main_basesoc_uart_uart_sink_payload_data;
assign main_basesoc_uart_rxtx_w = main_basesoc_uart_rx_fifo_source_payload_data;
assign main_basesoc_uart_rx_fifo_source_ready = (main_basesoc_uart_rx_clear | (1'd0 & main_basesoc_uart_rxtx_we));
assign main_basesoc_uart_rxempty_status = (~main_basesoc_uart_rx_fifo_source_valid);
assign main_basesoc_uart_rxfull_status = (~main_basesoc_uart_rx_fifo_sink_ready);
assign main_basesoc_uart_rx_trigger = main_basesoc_uart_rx_fifo_source_valid;
assign main_basesoc_uart_tx0 = main_basesoc_uart_tx_status;
assign main_basesoc_uart_tx1 = main_basesoc_uart_tx_pending;
always @(*) begin
    main_basesoc_uart_tx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[0])) begin
        main_basesoc_uart_tx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_rx0 = main_basesoc_uart_rx_status;
assign main_basesoc_uart_rx1 = main_basesoc_uart_rx_pending;
always @(*) begin
    main_basesoc_uart_rx_clear <= 1'd0;
    if ((main_basesoc_uart_pending_re & main_basesoc_uart_pending_r[1])) begin
        main_basesoc_uart_rx_clear <= 1'd1;
    end
end
assign main_basesoc_uart_irq = ((main_basesoc_uart_pending_status[0] & main_basesoc_uart_enable_storage[0]) | (main_basesoc_uart_pending_status[1] & main_basesoc_uart_enable_storage[1]));
assign main_basesoc_uart_tx_status = main_basesoc_uart_tx_trigger;
assign main_basesoc_uart_rx_status = main_basesoc_uart_rx_trigger;
assign main_basesoc_uart_tx_fifo_syncfifo_din = {main_basesoc_uart_tx_fifo_fifo_in_last, main_basesoc_uart_tx_fifo_fifo_in_first, main_basesoc_uart_tx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_tx_fifo_fifo_out_last, main_basesoc_uart_tx_fifo_fifo_out_first, main_basesoc_uart_tx_fifo_fifo_out_payload_data} = main_basesoc_uart_tx_fifo_syncfifo_dout;
assign main_basesoc_uart_tx_fifo_sink_ready = main_basesoc_uart_tx_fifo_syncfifo_writable;
assign main_basesoc_uart_tx_fifo_syncfifo_we = main_basesoc_uart_tx_fifo_sink_valid;
assign main_basesoc_uart_tx_fifo_fifo_in_first = main_basesoc_uart_tx_fifo_sink_first;
assign main_basesoc_uart_tx_fifo_fifo_in_last = main_basesoc_uart_tx_fifo_sink_last;
assign main_basesoc_uart_tx_fifo_fifo_in_payload_data = main_basesoc_uart_tx_fifo_sink_payload_data;
assign main_basesoc_uart_tx_fifo_source_valid = main_basesoc_uart_tx_fifo_readable;
assign main_basesoc_uart_tx_fifo_source_first = main_basesoc_uart_tx_fifo_fifo_out_first;
assign main_basesoc_uart_tx_fifo_source_last = main_basesoc_uart_tx_fifo_fifo_out_last;
assign main_basesoc_uart_tx_fifo_source_payload_data = main_basesoc_uart_tx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_tx_fifo_re = main_basesoc_uart_tx_fifo_source_ready;
assign main_basesoc_uart_tx_fifo_syncfifo_re = (main_basesoc_uart_tx_fifo_syncfifo_readable & ((~main_basesoc_uart_tx_fifo_readable) | main_basesoc_uart_tx_fifo_re));
assign main_basesoc_uart_tx_fifo_level1 = (main_basesoc_uart_tx_fifo_level0 + main_basesoc_uart_tx_fifo_readable);
always @(*) begin
    main_basesoc_uart_tx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_tx_fifo_replace) begin
        main_basesoc_uart_tx_fifo_wrport_adr <= (main_basesoc_uart_tx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_tx_fifo_wrport_adr <= main_basesoc_uart_tx_fifo_produce;
    end
end
assign main_basesoc_uart_tx_fifo_wrport_dat_w = main_basesoc_uart_tx_fifo_syncfifo_din;
assign main_basesoc_uart_tx_fifo_wrport_we = (main_basesoc_uart_tx_fifo_syncfifo_we & (main_basesoc_uart_tx_fifo_syncfifo_writable | main_basesoc_uart_tx_fifo_replace));
assign main_basesoc_uart_tx_fifo_do_read = (main_basesoc_uart_tx_fifo_syncfifo_readable & main_basesoc_uart_tx_fifo_syncfifo_re);
assign main_basesoc_uart_tx_fifo_rdport_adr = main_basesoc_uart_tx_fifo_consume;
assign main_basesoc_uart_tx_fifo_syncfifo_dout = main_basesoc_uart_tx_fifo_rdport_dat_r;
assign main_basesoc_uart_tx_fifo_rdport_re = main_basesoc_uart_tx_fifo_do_read;
assign main_basesoc_uart_tx_fifo_syncfifo_writable = (main_basesoc_uart_tx_fifo_level0 != 5'd16);
assign main_basesoc_uart_tx_fifo_syncfifo_readable = (main_basesoc_uart_tx_fifo_level0 != 1'd0);
assign main_basesoc_uart_rx_fifo_syncfifo_din = {main_basesoc_uart_rx_fifo_fifo_in_last, main_basesoc_uart_rx_fifo_fifo_in_first, main_basesoc_uart_rx_fifo_fifo_in_payload_data};
assign {main_basesoc_uart_rx_fifo_fifo_out_last, main_basesoc_uart_rx_fifo_fifo_out_first, main_basesoc_uart_rx_fifo_fifo_out_payload_data} = main_basesoc_uart_rx_fifo_syncfifo_dout;
assign main_basesoc_uart_rx_fifo_sink_ready = main_basesoc_uart_rx_fifo_syncfifo_writable;
assign main_basesoc_uart_rx_fifo_syncfifo_we = main_basesoc_uart_rx_fifo_sink_valid;
assign main_basesoc_uart_rx_fifo_fifo_in_first = main_basesoc_uart_rx_fifo_sink_first;
assign main_basesoc_uart_rx_fifo_fifo_in_last = main_basesoc_uart_rx_fifo_sink_last;
assign main_basesoc_uart_rx_fifo_fifo_in_payload_data = main_basesoc_uart_rx_fifo_sink_payload_data;
assign main_basesoc_uart_rx_fifo_source_valid = main_basesoc_uart_rx_fifo_readable;
assign main_basesoc_uart_rx_fifo_source_first = main_basesoc_uart_rx_fifo_fifo_out_first;
assign main_basesoc_uart_rx_fifo_source_last = main_basesoc_uart_rx_fifo_fifo_out_last;
assign main_basesoc_uart_rx_fifo_source_payload_data = main_basesoc_uart_rx_fifo_fifo_out_payload_data;
assign main_basesoc_uart_rx_fifo_re = main_basesoc_uart_rx_fifo_source_ready;
assign main_basesoc_uart_rx_fifo_syncfifo_re = (main_basesoc_uart_rx_fifo_syncfifo_readable & ((~main_basesoc_uart_rx_fifo_readable) | main_basesoc_uart_rx_fifo_re));
assign main_basesoc_uart_rx_fifo_level1 = (main_basesoc_uart_rx_fifo_level0 + main_basesoc_uart_rx_fifo_readable);
always @(*) begin
    main_basesoc_uart_rx_fifo_wrport_adr <= 4'd0;
    if (main_basesoc_uart_rx_fifo_replace) begin
        main_basesoc_uart_rx_fifo_wrport_adr <= (main_basesoc_uart_rx_fifo_produce - 1'd1);
    end else begin
        main_basesoc_uart_rx_fifo_wrport_adr <= main_basesoc_uart_rx_fifo_produce;
    end
end
assign main_basesoc_uart_rx_fifo_wrport_dat_w = main_basesoc_uart_rx_fifo_syncfifo_din;
assign main_basesoc_uart_rx_fifo_wrport_we = (main_basesoc_uart_rx_fifo_syncfifo_we & (main_basesoc_uart_rx_fifo_syncfifo_writable | main_basesoc_uart_rx_fifo_replace));
assign main_basesoc_uart_rx_fifo_do_read = (main_basesoc_uart_rx_fifo_syncfifo_readable & main_basesoc_uart_rx_fifo_syncfifo_re);
assign main_basesoc_uart_rx_fifo_rdport_adr = main_basesoc_uart_rx_fifo_consume;
assign main_basesoc_uart_rx_fifo_syncfifo_dout = main_basesoc_uart_rx_fifo_rdport_dat_r;
assign main_basesoc_uart_rx_fifo_rdport_re = main_basesoc_uart_rx_fifo_do_read;
assign main_basesoc_uart_rx_fifo_syncfifo_writable = (main_basesoc_uart_rx_fifo_level0 != 5'd16);
assign main_basesoc_uart_rx_fifo_syncfifo_readable = (main_basesoc_uart_rx_fifo_level0 != 1'd0);
assign main_basesoc_timer_zero_trigger = (main_basesoc_timer_value == 1'd0);
assign main_basesoc_timer_zero0 = main_basesoc_timer_zero_status;
assign main_basesoc_timer_zero1 = main_basesoc_timer_zero_pending;
always @(*) begin
    main_basesoc_timer_zero_clear <= 1'd0;
    if ((main_basesoc_timer_pending_re & main_basesoc_timer_pending_r)) begin
        main_basesoc_timer_zero_clear <= 1'd1;
    end
end
assign main_basesoc_timer_irq = (main_basesoc_timer_pending_status & main_basesoc_timer_enable_storage);
assign main_basesoc_timer_zero_status = main_basesoc_timer_zero_trigger;
assign ddram_ba = main_k7ddrphy_pads_ba;
assign main_k7ddrphy_dqs_oe_delay_tappeddelayline = ((main_k7ddrphy_dqs_preamble | main_k7ddrphy_dqs_oe) | main_k7ddrphy_dqs_postamble);
assign main_k7ddrphy_dq_oe_delay_tappeddelayline = ((main_k7ddrphy_dqs_preamble | main_k7ddrphy_dq_oe) | main_k7ddrphy_dqs_postamble);
always @(*) begin
    main_k7ddrphy_dfi_p0_rddata <= 128'd0;
    main_k7ddrphy_dfi_p0_rddata[0] <= main_k7ddrphy_bitslip04[0];
    main_k7ddrphy_dfi_p0_rddata[64] <= main_k7ddrphy_bitslip04[1];
    main_k7ddrphy_dfi_p0_rddata[1] <= main_k7ddrphy_bitslip14[0];
    main_k7ddrphy_dfi_p0_rddata[65] <= main_k7ddrphy_bitslip14[1];
    main_k7ddrphy_dfi_p0_rddata[2] <= main_k7ddrphy_bitslip24[0];
    main_k7ddrphy_dfi_p0_rddata[66] <= main_k7ddrphy_bitslip24[1];
    main_k7ddrphy_dfi_p0_rddata[3] <= main_k7ddrphy_bitslip34[0];
    main_k7ddrphy_dfi_p0_rddata[67] <= main_k7ddrphy_bitslip34[1];
    main_k7ddrphy_dfi_p0_rddata[4] <= main_k7ddrphy_bitslip44[0];
    main_k7ddrphy_dfi_p0_rddata[68] <= main_k7ddrphy_bitslip44[1];
    main_k7ddrphy_dfi_p0_rddata[5] <= main_k7ddrphy_bitslip54[0];
    main_k7ddrphy_dfi_p0_rddata[69] <= main_k7ddrphy_bitslip54[1];
    main_k7ddrphy_dfi_p0_rddata[6] <= main_k7ddrphy_bitslip64[0];
    main_k7ddrphy_dfi_p0_rddata[70] <= main_k7ddrphy_bitslip64[1];
    main_k7ddrphy_dfi_p0_rddata[7] <= main_k7ddrphy_bitslip74[0];
    main_k7ddrphy_dfi_p0_rddata[71] <= main_k7ddrphy_bitslip74[1];
    main_k7ddrphy_dfi_p0_rddata[8] <= main_k7ddrphy_bitslip82[0];
    main_k7ddrphy_dfi_p0_rddata[72] <= main_k7ddrphy_bitslip82[1];
    main_k7ddrphy_dfi_p0_rddata[9] <= main_k7ddrphy_bitslip92[0];
    main_k7ddrphy_dfi_p0_rddata[73] <= main_k7ddrphy_bitslip92[1];
    main_k7ddrphy_dfi_p0_rddata[10] <= main_k7ddrphy_bitslip102[0];
    main_k7ddrphy_dfi_p0_rddata[74] <= main_k7ddrphy_bitslip102[1];
    main_k7ddrphy_dfi_p0_rddata[11] <= main_k7ddrphy_bitslip112[0];
    main_k7ddrphy_dfi_p0_rddata[75] <= main_k7ddrphy_bitslip112[1];
    main_k7ddrphy_dfi_p0_rddata[12] <= main_k7ddrphy_bitslip122[0];
    main_k7ddrphy_dfi_p0_rddata[76] <= main_k7ddrphy_bitslip122[1];
    main_k7ddrphy_dfi_p0_rddata[13] <= main_k7ddrphy_bitslip132[0];
    main_k7ddrphy_dfi_p0_rddata[77] <= main_k7ddrphy_bitslip132[1];
    main_k7ddrphy_dfi_p0_rddata[14] <= main_k7ddrphy_bitslip142[0];
    main_k7ddrphy_dfi_p0_rddata[78] <= main_k7ddrphy_bitslip142[1];
    main_k7ddrphy_dfi_p0_rddata[15] <= main_k7ddrphy_bitslip152[0];
    main_k7ddrphy_dfi_p0_rddata[79] <= main_k7ddrphy_bitslip152[1];
    main_k7ddrphy_dfi_p0_rddata[16] <= main_k7ddrphy_bitslip162[0];
    main_k7ddrphy_dfi_p0_rddata[80] <= main_k7ddrphy_bitslip162[1];
    main_k7ddrphy_dfi_p0_rddata[17] <= main_k7ddrphy_bitslip172[0];
    main_k7ddrphy_dfi_p0_rddata[81] <= main_k7ddrphy_bitslip172[1];
    main_k7ddrphy_dfi_p0_rddata[18] <= main_k7ddrphy_bitslip182[0];
    main_k7ddrphy_dfi_p0_rddata[82] <= main_k7ddrphy_bitslip182[1];
    main_k7ddrphy_dfi_p0_rddata[19] <= main_k7ddrphy_bitslip192[0];
    main_k7ddrphy_dfi_p0_rddata[83] <= main_k7ddrphy_bitslip192[1];
    main_k7ddrphy_dfi_p0_rddata[20] <= main_k7ddrphy_bitslip202[0];
    main_k7ddrphy_dfi_p0_rddata[84] <= main_k7ddrphy_bitslip202[1];
    main_k7ddrphy_dfi_p0_rddata[21] <= main_k7ddrphy_bitslip212[0];
    main_k7ddrphy_dfi_p0_rddata[85] <= main_k7ddrphy_bitslip212[1];
    main_k7ddrphy_dfi_p0_rddata[22] <= main_k7ddrphy_bitslip222[0];
    main_k7ddrphy_dfi_p0_rddata[86] <= main_k7ddrphy_bitslip222[1];
    main_k7ddrphy_dfi_p0_rddata[23] <= main_k7ddrphy_bitslip232[0];
    main_k7ddrphy_dfi_p0_rddata[87] <= main_k7ddrphy_bitslip232[1];
    main_k7ddrphy_dfi_p0_rddata[24] <= main_k7ddrphy_bitslip242[0];
    main_k7ddrphy_dfi_p0_rddata[88] <= main_k7ddrphy_bitslip242[1];
    main_k7ddrphy_dfi_p0_rddata[25] <= main_k7ddrphy_bitslip252[0];
    main_k7ddrphy_dfi_p0_rddata[89] <= main_k7ddrphy_bitslip252[1];
    main_k7ddrphy_dfi_p0_rddata[26] <= main_k7ddrphy_bitslip262[0];
    main_k7ddrphy_dfi_p0_rddata[90] <= main_k7ddrphy_bitslip262[1];
    main_k7ddrphy_dfi_p0_rddata[27] <= main_k7ddrphy_bitslip272[0];
    main_k7ddrphy_dfi_p0_rddata[91] <= main_k7ddrphy_bitslip272[1];
    main_k7ddrphy_dfi_p0_rddata[28] <= main_k7ddrphy_bitslip282[0];
    main_k7ddrphy_dfi_p0_rddata[92] <= main_k7ddrphy_bitslip282[1];
    main_k7ddrphy_dfi_p0_rddata[29] <= main_k7ddrphy_bitslip292[0];
    main_k7ddrphy_dfi_p0_rddata[93] <= main_k7ddrphy_bitslip292[1];
    main_k7ddrphy_dfi_p0_rddata[30] <= main_k7ddrphy_bitslip302[0];
    main_k7ddrphy_dfi_p0_rddata[94] <= main_k7ddrphy_bitslip302[1];
    main_k7ddrphy_dfi_p0_rddata[31] <= main_k7ddrphy_bitslip312[0];
    main_k7ddrphy_dfi_p0_rddata[95] <= main_k7ddrphy_bitslip312[1];
    main_k7ddrphy_dfi_p0_rddata[32] <= main_k7ddrphy_bitslip322[0];
    main_k7ddrphy_dfi_p0_rddata[96] <= main_k7ddrphy_bitslip322[1];
    main_k7ddrphy_dfi_p0_rddata[33] <= main_k7ddrphy_bitslip332[0];
    main_k7ddrphy_dfi_p0_rddata[97] <= main_k7ddrphy_bitslip332[1];
    main_k7ddrphy_dfi_p0_rddata[34] <= main_k7ddrphy_bitslip342[0];
    main_k7ddrphy_dfi_p0_rddata[98] <= main_k7ddrphy_bitslip342[1];
    main_k7ddrphy_dfi_p0_rddata[35] <= main_k7ddrphy_bitslip352[0];
    main_k7ddrphy_dfi_p0_rddata[99] <= main_k7ddrphy_bitslip352[1];
    main_k7ddrphy_dfi_p0_rddata[36] <= main_k7ddrphy_bitslip362[0];
    main_k7ddrphy_dfi_p0_rddata[100] <= main_k7ddrphy_bitslip362[1];
    main_k7ddrphy_dfi_p0_rddata[37] <= main_k7ddrphy_bitslip372[0];
    main_k7ddrphy_dfi_p0_rddata[101] <= main_k7ddrphy_bitslip372[1];
    main_k7ddrphy_dfi_p0_rddata[38] <= main_k7ddrphy_bitslip382[0];
    main_k7ddrphy_dfi_p0_rddata[102] <= main_k7ddrphy_bitslip382[1];
    main_k7ddrphy_dfi_p0_rddata[39] <= main_k7ddrphy_bitslip392[0];
    main_k7ddrphy_dfi_p0_rddata[103] <= main_k7ddrphy_bitslip392[1];
    main_k7ddrphy_dfi_p0_rddata[40] <= main_k7ddrphy_bitslip402[0];
    main_k7ddrphy_dfi_p0_rddata[104] <= main_k7ddrphy_bitslip402[1];
    main_k7ddrphy_dfi_p0_rddata[41] <= main_k7ddrphy_bitslip412[0];
    main_k7ddrphy_dfi_p0_rddata[105] <= main_k7ddrphy_bitslip412[1];
    main_k7ddrphy_dfi_p0_rddata[42] <= main_k7ddrphy_bitslip422[0];
    main_k7ddrphy_dfi_p0_rddata[106] <= main_k7ddrphy_bitslip422[1];
    main_k7ddrphy_dfi_p0_rddata[43] <= main_k7ddrphy_bitslip432[0];
    main_k7ddrphy_dfi_p0_rddata[107] <= main_k7ddrphy_bitslip432[1];
    main_k7ddrphy_dfi_p0_rddata[44] <= main_k7ddrphy_bitslip442[0];
    main_k7ddrphy_dfi_p0_rddata[108] <= main_k7ddrphy_bitslip442[1];
    main_k7ddrphy_dfi_p0_rddata[45] <= main_k7ddrphy_bitslip452[0];
    main_k7ddrphy_dfi_p0_rddata[109] <= main_k7ddrphy_bitslip452[1];
    main_k7ddrphy_dfi_p0_rddata[46] <= main_k7ddrphy_bitslip462[0];
    main_k7ddrphy_dfi_p0_rddata[110] <= main_k7ddrphy_bitslip462[1];
    main_k7ddrphy_dfi_p0_rddata[47] <= main_k7ddrphy_bitslip472[0];
    main_k7ddrphy_dfi_p0_rddata[111] <= main_k7ddrphy_bitslip472[1];
    main_k7ddrphy_dfi_p0_rddata[48] <= main_k7ddrphy_bitslip482[0];
    main_k7ddrphy_dfi_p0_rddata[112] <= main_k7ddrphy_bitslip482[1];
    main_k7ddrphy_dfi_p0_rddata[49] <= main_k7ddrphy_bitslip492[0];
    main_k7ddrphy_dfi_p0_rddata[113] <= main_k7ddrphy_bitslip492[1];
    main_k7ddrphy_dfi_p0_rddata[50] <= main_k7ddrphy_bitslip502[0];
    main_k7ddrphy_dfi_p0_rddata[114] <= main_k7ddrphy_bitslip502[1];
    main_k7ddrphy_dfi_p0_rddata[51] <= main_k7ddrphy_bitslip512[0];
    main_k7ddrphy_dfi_p0_rddata[115] <= main_k7ddrphy_bitslip512[1];
    main_k7ddrphy_dfi_p0_rddata[52] <= main_k7ddrphy_bitslip522[0];
    main_k7ddrphy_dfi_p0_rddata[116] <= main_k7ddrphy_bitslip522[1];
    main_k7ddrphy_dfi_p0_rddata[53] <= main_k7ddrphy_bitslip532[0];
    main_k7ddrphy_dfi_p0_rddata[117] <= main_k7ddrphy_bitslip532[1];
    main_k7ddrphy_dfi_p0_rddata[54] <= main_k7ddrphy_bitslip542[0];
    main_k7ddrphy_dfi_p0_rddata[118] <= main_k7ddrphy_bitslip542[1];
    main_k7ddrphy_dfi_p0_rddata[55] <= main_k7ddrphy_bitslip552[0];
    main_k7ddrphy_dfi_p0_rddata[119] <= main_k7ddrphy_bitslip552[1];
    main_k7ddrphy_dfi_p0_rddata[56] <= main_k7ddrphy_bitslip562[0];
    main_k7ddrphy_dfi_p0_rddata[120] <= main_k7ddrphy_bitslip562[1];
    main_k7ddrphy_dfi_p0_rddata[57] <= main_k7ddrphy_bitslip572[0];
    main_k7ddrphy_dfi_p0_rddata[121] <= main_k7ddrphy_bitslip572[1];
    main_k7ddrphy_dfi_p0_rddata[58] <= main_k7ddrphy_bitslip582[0];
    main_k7ddrphy_dfi_p0_rddata[122] <= main_k7ddrphy_bitslip582[1];
    main_k7ddrphy_dfi_p0_rddata[59] <= main_k7ddrphy_bitslip592[0];
    main_k7ddrphy_dfi_p0_rddata[123] <= main_k7ddrphy_bitslip592[1];
    main_k7ddrphy_dfi_p0_rddata[60] <= main_k7ddrphy_bitslip602[0];
    main_k7ddrphy_dfi_p0_rddata[124] <= main_k7ddrphy_bitslip602[1];
    main_k7ddrphy_dfi_p0_rddata[61] <= main_k7ddrphy_bitslip612[0];
    main_k7ddrphy_dfi_p0_rddata[125] <= main_k7ddrphy_bitslip612[1];
    main_k7ddrphy_dfi_p0_rddata[62] <= main_k7ddrphy_bitslip622[0];
    main_k7ddrphy_dfi_p0_rddata[126] <= main_k7ddrphy_bitslip622[1];
    main_k7ddrphy_dfi_p0_rddata[63] <= main_k7ddrphy_bitslip632[0];
    main_k7ddrphy_dfi_p0_rddata[127] <= main_k7ddrphy_bitslip632[1];
end
always @(*) begin
    main_k7ddrphy_dfi_p1_rddata <= 128'd0;
    main_k7ddrphy_dfi_p1_rddata[0] <= main_k7ddrphy_bitslip04[2];
    main_k7ddrphy_dfi_p1_rddata[64] <= main_k7ddrphy_bitslip04[3];
    main_k7ddrphy_dfi_p1_rddata[1] <= main_k7ddrphy_bitslip14[2];
    main_k7ddrphy_dfi_p1_rddata[65] <= main_k7ddrphy_bitslip14[3];
    main_k7ddrphy_dfi_p1_rddata[2] <= main_k7ddrphy_bitslip24[2];
    main_k7ddrphy_dfi_p1_rddata[66] <= main_k7ddrphy_bitslip24[3];
    main_k7ddrphy_dfi_p1_rddata[3] <= main_k7ddrphy_bitslip34[2];
    main_k7ddrphy_dfi_p1_rddata[67] <= main_k7ddrphy_bitslip34[3];
    main_k7ddrphy_dfi_p1_rddata[4] <= main_k7ddrphy_bitslip44[2];
    main_k7ddrphy_dfi_p1_rddata[68] <= main_k7ddrphy_bitslip44[3];
    main_k7ddrphy_dfi_p1_rddata[5] <= main_k7ddrphy_bitslip54[2];
    main_k7ddrphy_dfi_p1_rddata[69] <= main_k7ddrphy_bitslip54[3];
    main_k7ddrphy_dfi_p1_rddata[6] <= main_k7ddrphy_bitslip64[2];
    main_k7ddrphy_dfi_p1_rddata[70] <= main_k7ddrphy_bitslip64[3];
    main_k7ddrphy_dfi_p1_rddata[7] <= main_k7ddrphy_bitslip74[2];
    main_k7ddrphy_dfi_p1_rddata[71] <= main_k7ddrphy_bitslip74[3];
    main_k7ddrphy_dfi_p1_rddata[8] <= main_k7ddrphy_bitslip82[2];
    main_k7ddrphy_dfi_p1_rddata[72] <= main_k7ddrphy_bitslip82[3];
    main_k7ddrphy_dfi_p1_rddata[9] <= main_k7ddrphy_bitslip92[2];
    main_k7ddrphy_dfi_p1_rddata[73] <= main_k7ddrphy_bitslip92[3];
    main_k7ddrphy_dfi_p1_rddata[10] <= main_k7ddrphy_bitslip102[2];
    main_k7ddrphy_dfi_p1_rddata[74] <= main_k7ddrphy_bitslip102[3];
    main_k7ddrphy_dfi_p1_rddata[11] <= main_k7ddrphy_bitslip112[2];
    main_k7ddrphy_dfi_p1_rddata[75] <= main_k7ddrphy_bitslip112[3];
    main_k7ddrphy_dfi_p1_rddata[12] <= main_k7ddrphy_bitslip122[2];
    main_k7ddrphy_dfi_p1_rddata[76] <= main_k7ddrphy_bitslip122[3];
    main_k7ddrphy_dfi_p1_rddata[13] <= main_k7ddrphy_bitslip132[2];
    main_k7ddrphy_dfi_p1_rddata[77] <= main_k7ddrphy_bitslip132[3];
    main_k7ddrphy_dfi_p1_rddata[14] <= main_k7ddrphy_bitslip142[2];
    main_k7ddrphy_dfi_p1_rddata[78] <= main_k7ddrphy_bitslip142[3];
    main_k7ddrphy_dfi_p1_rddata[15] <= main_k7ddrphy_bitslip152[2];
    main_k7ddrphy_dfi_p1_rddata[79] <= main_k7ddrphy_bitslip152[3];
    main_k7ddrphy_dfi_p1_rddata[16] <= main_k7ddrphy_bitslip162[2];
    main_k7ddrphy_dfi_p1_rddata[80] <= main_k7ddrphy_bitslip162[3];
    main_k7ddrphy_dfi_p1_rddata[17] <= main_k7ddrphy_bitslip172[2];
    main_k7ddrphy_dfi_p1_rddata[81] <= main_k7ddrphy_bitslip172[3];
    main_k7ddrphy_dfi_p1_rddata[18] <= main_k7ddrphy_bitslip182[2];
    main_k7ddrphy_dfi_p1_rddata[82] <= main_k7ddrphy_bitslip182[3];
    main_k7ddrphy_dfi_p1_rddata[19] <= main_k7ddrphy_bitslip192[2];
    main_k7ddrphy_dfi_p1_rddata[83] <= main_k7ddrphy_bitslip192[3];
    main_k7ddrphy_dfi_p1_rddata[20] <= main_k7ddrphy_bitslip202[2];
    main_k7ddrphy_dfi_p1_rddata[84] <= main_k7ddrphy_bitslip202[3];
    main_k7ddrphy_dfi_p1_rddata[21] <= main_k7ddrphy_bitslip212[2];
    main_k7ddrphy_dfi_p1_rddata[85] <= main_k7ddrphy_bitslip212[3];
    main_k7ddrphy_dfi_p1_rddata[22] <= main_k7ddrphy_bitslip222[2];
    main_k7ddrphy_dfi_p1_rddata[86] <= main_k7ddrphy_bitslip222[3];
    main_k7ddrphy_dfi_p1_rddata[23] <= main_k7ddrphy_bitslip232[2];
    main_k7ddrphy_dfi_p1_rddata[87] <= main_k7ddrphy_bitslip232[3];
    main_k7ddrphy_dfi_p1_rddata[24] <= main_k7ddrphy_bitslip242[2];
    main_k7ddrphy_dfi_p1_rddata[88] <= main_k7ddrphy_bitslip242[3];
    main_k7ddrphy_dfi_p1_rddata[25] <= main_k7ddrphy_bitslip252[2];
    main_k7ddrphy_dfi_p1_rddata[89] <= main_k7ddrphy_bitslip252[3];
    main_k7ddrphy_dfi_p1_rddata[26] <= main_k7ddrphy_bitslip262[2];
    main_k7ddrphy_dfi_p1_rddata[90] <= main_k7ddrphy_bitslip262[3];
    main_k7ddrphy_dfi_p1_rddata[27] <= main_k7ddrphy_bitslip272[2];
    main_k7ddrphy_dfi_p1_rddata[91] <= main_k7ddrphy_bitslip272[3];
    main_k7ddrphy_dfi_p1_rddata[28] <= main_k7ddrphy_bitslip282[2];
    main_k7ddrphy_dfi_p1_rddata[92] <= main_k7ddrphy_bitslip282[3];
    main_k7ddrphy_dfi_p1_rddata[29] <= main_k7ddrphy_bitslip292[2];
    main_k7ddrphy_dfi_p1_rddata[93] <= main_k7ddrphy_bitslip292[3];
    main_k7ddrphy_dfi_p1_rddata[30] <= main_k7ddrphy_bitslip302[2];
    main_k7ddrphy_dfi_p1_rddata[94] <= main_k7ddrphy_bitslip302[3];
    main_k7ddrphy_dfi_p1_rddata[31] <= main_k7ddrphy_bitslip312[2];
    main_k7ddrphy_dfi_p1_rddata[95] <= main_k7ddrphy_bitslip312[3];
    main_k7ddrphy_dfi_p1_rddata[32] <= main_k7ddrphy_bitslip322[2];
    main_k7ddrphy_dfi_p1_rddata[96] <= main_k7ddrphy_bitslip322[3];
    main_k7ddrphy_dfi_p1_rddata[33] <= main_k7ddrphy_bitslip332[2];
    main_k7ddrphy_dfi_p1_rddata[97] <= main_k7ddrphy_bitslip332[3];
    main_k7ddrphy_dfi_p1_rddata[34] <= main_k7ddrphy_bitslip342[2];
    main_k7ddrphy_dfi_p1_rddata[98] <= main_k7ddrphy_bitslip342[3];
    main_k7ddrphy_dfi_p1_rddata[35] <= main_k7ddrphy_bitslip352[2];
    main_k7ddrphy_dfi_p1_rddata[99] <= main_k7ddrphy_bitslip352[3];
    main_k7ddrphy_dfi_p1_rddata[36] <= main_k7ddrphy_bitslip362[2];
    main_k7ddrphy_dfi_p1_rddata[100] <= main_k7ddrphy_bitslip362[3];
    main_k7ddrphy_dfi_p1_rddata[37] <= main_k7ddrphy_bitslip372[2];
    main_k7ddrphy_dfi_p1_rddata[101] <= main_k7ddrphy_bitslip372[3];
    main_k7ddrphy_dfi_p1_rddata[38] <= main_k7ddrphy_bitslip382[2];
    main_k7ddrphy_dfi_p1_rddata[102] <= main_k7ddrphy_bitslip382[3];
    main_k7ddrphy_dfi_p1_rddata[39] <= main_k7ddrphy_bitslip392[2];
    main_k7ddrphy_dfi_p1_rddata[103] <= main_k7ddrphy_bitslip392[3];
    main_k7ddrphy_dfi_p1_rddata[40] <= main_k7ddrphy_bitslip402[2];
    main_k7ddrphy_dfi_p1_rddata[104] <= main_k7ddrphy_bitslip402[3];
    main_k7ddrphy_dfi_p1_rddata[41] <= main_k7ddrphy_bitslip412[2];
    main_k7ddrphy_dfi_p1_rddata[105] <= main_k7ddrphy_bitslip412[3];
    main_k7ddrphy_dfi_p1_rddata[42] <= main_k7ddrphy_bitslip422[2];
    main_k7ddrphy_dfi_p1_rddata[106] <= main_k7ddrphy_bitslip422[3];
    main_k7ddrphy_dfi_p1_rddata[43] <= main_k7ddrphy_bitslip432[2];
    main_k7ddrphy_dfi_p1_rddata[107] <= main_k7ddrphy_bitslip432[3];
    main_k7ddrphy_dfi_p1_rddata[44] <= main_k7ddrphy_bitslip442[2];
    main_k7ddrphy_dfi_p1_rddata[108] <= main_k7ddrphy_bitslip442[3];
    main_k7ddrphy_dfi_p1_rddata[45] <= main_k7ddrphy_bitslip452[2];
    main_k7ddrphy_dfi_p1_rddata[109] <= main_k7ddrphy_bitslip452[3];
    main_k7ddrphy_dfi_p1_rddata[46] <= main_k7ddrphy_bitslip462[2];
    main_k7ddrphy_dfi_p1_rddata[110] <= main_k7ddrphy_bitslip462[3];
    main_k7ddrphy_dfi_p1_rddata[47] <= main_k7ddrphy_bitslip472[2];
    main_k7ddrphy_dfi_p1_rddata[111] <= main_k7ddrphy_bitslip472[3];
    main_k7ddrphy_dfi_p1_rddata[48] <= main_k7ddrphy_bitslip482[2];
    main_k7ddrphy_dfi_p1_rddata[112] <= main_k7ddrphy_bitslip482[3];
    main_k7ddrphy_dfi_p1_rddata[49] <= main_k7ddrphy_bitslip492[2];
    main_k7ddrphy_dfi_p1_rddata[113] <= main_k7ddrphy_bitslip492[3];
    main_k7ddrphy_dfi_p1_rddata[50] <= main_k7ddrphy_bitslip502[2];
    main_k7ddrphy_dfi_p1_rddata[114] <= main_k7ddrphy_bitslip502[3];
    main_k7ddrphy_dfi_p1_rddata[51] <= main_k7ddrphy_bitslip512[2];
    main_k7ddrphy_dfi_p1_rddata[115] <= main_k7ddrphy_bitslip512[3];
    main_k7ddrphy_dfi_p1_rddata[52] <= main_k7ddrphy_bitslip522[2];
    main_k7ddrphy_dfi_p1_rddata[116] <= main_k7ddrphy_bitslip522[3];
    main_k7ddrphy_dfi_p1_rddata[53] <= main_k7ddrphy_bitslip532[2];
    main_k7ddrphy_dfi_p1_rddata[117] <= main_k7ddrphy_bitslip532[3];
    main_k7ddrphy_dfi_p1_rddata[54] <= main_k7ddrphy_bitslip542[2];
    main_k7ddrphy_dfi_p1_rddata[118] <= main_k7ddrphy_bitslip542[3];
    main_k7ddrphy_dfi_p1_rddata[55] <= main_k7ddrphy_bitslip552[2];
    main_k7ddrphy_dfi_p1_rddata[119] <= main_k7ddrphy_bitslip552[3];
    main_k7ddrphy_dfi_p1_rddata[56] <= main_k7ddrphy_bitslip562[2];
    main_k7ddrphy_dfi_p1_rddata[120] <= main_k7ddrphy_bitslip562[3];
    main_k7ddrphy_dfi_p1_rddata[57] <= main_k7ddrphy_bitslip572[2];
    main_k7ddrphy_dfi_p1_rddata[121] <= main_k7ddrphy_bitslip572[3];
    main_k7ddrphy_dfi_p1_rddata[58] <= main_k7ddrphy_bitslip582[2];
    main_k7ddrphy_dfi_p1_rddata[122] <= main_k7ddrphy_bitslip582[3];
    main_k7ddrphy_dfi_p1_rddata[59] <= main_k7ddrphy_bitslip592[2];
    main_k7ddrphy_dfi_p1_rddata[123] <= main_k7ddrphy_bitslip592[3];
    main_k7ddrphy_dfi_p1_rddata[60] <= main_k7ddrphy_bitslip602[2];
    main_k7ddrphy_dfi_p1_rddata[124] <= main_k7ddrphy_bitslip602[3];
    main_k7ddrphy_dfi_p1_rddata[61] <= main_k7ddrphy_bitslip612[2];
    main_k7ddrphy_dfi_p1_rddata[125] <= main_k7ddrphy_bitslip612[3];
    main_k7ddrphy_dfi_p1_rddata[62] <= main_k7ddrphy_bitslip622[2];
    main_k7ddrphy_dfi_p1_rddata[126] <= main_k7ddrphy_bitslip622[3];
    main_k7ddrphy_dfi_p1_rddata[63] <= main_k7ddrphy_bitslip632[2];
    main_k7ddrphy_dfi_p1_rddata[127] <= main_k7ddrphy_bitslip632[3];
end
always @(*) begin
    main_k7ddrphy_dfi_p2_rddata <= 128'd0;
    main_k7ddrphy_dfi_p2_rddata[0] <= main_k7ddrphy_bitslip04[4];
    main_k7ddrphy_dfi_p2_rddata[64] <= main_k7ddrphy_bitslip04[5];
    main_k7ddrphy_dfi_p2_rddata[1] <= main_k7ddrphy_bitslip14[4];
    main_k7ddrphy_dfi_p2_rddata[65] <= main_k7ddrphy_bitslip14[5];
    main_k7ddrphy_dfi_p2_rddata[2] <= main_k7ddrphy_bitslip24[4];
    main_k7ddrphy_dfi_p2_rddata[66] <= main_k7ddrphy_bitslip24[5];
    main_k7ddrphy_dfi_p2_rddata[3] <= main_k7ddrphy_bitslip34[4];
    main_k7ddrphy_dfi_p2_rddata[67] <= main_k7ddrphy_bitslip34[5];
    main_k7ddrphy_dfi_p2_rddata[4] <= main_k7ddrphy_bitslip44[4];
    main_k7ddrphy_dfi_p2_rddata[68] <= main_k7ddrphy_bitslip44[5];
    main_k7ddrphy_dfi_p2_rddata[5] <= main_k7ddrphy_bitslip54[4];
    main_k7ddrphy_dfi_p2_rddata[69] <= main_k7ddrphy_bitslip54[5];
    main_k7ddrphy_dfi_p2_rddata[6] <= main_k7ddrphy_bitslip64[4];
    main_k7ddrphy_dfi_p2_rddata[70] <= main_k7ddrphy_bitslip64[5];
    main_k7ddrphy_dfi_p2_rddata[7] <= main_k7ddrphy_bitslip74[4];
    main_k7ddrphy_dfi_p2_rddata[71] <= main_k7ddrphy_bitslip74[5];
    main_k7ddrphy_dfi_p2_rddata[8] <= main_k7ddrphy_bitslip82[4];
    main_k7ddrphy_dfi_p2_rddata[72] <= main_k7ddrphy_bitslip82[5];
    main_k7ddrphy_dfi_p2_rddata[9] <= main_k7ddrphy_bitslip92[4];
    main_k7ddrphy_dfi_p2_rddata[73] <= main_k7ddrphy_bitslip92[5];
    main_k7ddrphy_dfi_p2_rddata[10] <= main_k7ddrphy_bitslip102[4];
    main_k7ddrphy_dfi_p2_rddata[74] <= main_k7ddrphy_bitslip102[5];
    main_k7ddrphy_dfi_p2_rddata[11] <= main_k7ddrphy_bitslip112[4];
    main_k7ddrphy_dfi_p2_rddata[75] <= main_k7ddrphy_bitslip112[5];
    main_k7ddrphy_dfi_p2_rddata[12] <= main_k7ddrphy_bitslip122[4];
    main_k7ddrphy_dfi_p2_rddata[76] <= main_k7ddrphy_bitslip122[5];
    main_k7ddrphy_dfi_p2_rddata[13] <= main_k7ddrphy_bitslip132[4];
    main_k7ddrphy_dfi_p2_rddata[77] <= main_k7ddrphy_bitslip132[5];
    main_k7ddrphy_dfi_p2_rddata[14] <= main_k7ddrphy_bitslip142[4];
    main_k7ddrphy_dfi_p2_rddata[78] <= main_k7ddrphy_bitslip142[5];
    main_k7ddrphy_dfi_p2_rddata[15] <= main_k7ddrphy_bitslip152[4];
    main_k7ddrphy_dfi_p2_rddata[79] <= main_k7ddrphy_bitslip152[5];
    main_k7ddrphy_dfi_p2_rddata[16] <= main_k7ddrphy_bitslip162[4];
    main_k7ddrphy_dfi_p2_rddata[80] <= main_k7ddrphy_bitslip162[5];
    main_k7ddrphy_dfi_p2_rddata[17] <= main_k7ddrphy_bitslip172[4];
    main_k7ddrphy_dfi_p2_rddata[81] <= main_k7ddrphy_bitslip172[5];
    main_k7ddrphy_dfi_p2_rddata[18] <= main_k7ddrphy_bitslip182[4];
    main_k7ddrphy_dfi_p2_rddata[82] <= main_k7ddrphy_bitslip182[5];
    main_k7ddrphy_dfi_p2_rddata[19] <= main_k7ddrphy_bitslip192[4];
    main_k7ddrphy_dfi_p2_rddata[83] <= main_k7ddrphy_bitslip192[5];
    main_k7ddrphy_dfi_p2_rddata[20] <= main_k7ddrphy_bitslip202[4];
    main_k7ddrphy_dfi_p2_rddata[84] <= main_k7ddrphy_bitslip202[5];
    main_k7ddrphy_dfi_p2_rddata[21] <= main_k7ddrphy_bitslip212[4];
    main_k7ddrphy_dfi_p2_rddata[85] <= main_k7ddrphy_bitslip212[5];
    main_k7ddrphy_dfi_p2_rddata[22] <= main_k7ddrphy_bitslip222[4];
    main_k7ddrphy_dfi_p2_rddata[86] <= main_k7ddrphy_bitslip222[5];
    main_k7ddrphy_dfi_p2_rddata[23] <= main_k7ddrphy_bitslip232[4];
    main_k7ddrphy_dfi_p2_rddata[87] <= main_k7ddrphy_bitslip232[5];
    main_k7ddrphy_dfi_p2_rddata[24] <= main_k7ddrphy_bitslip242[4];
    main_k7ddrphy_dfi_p2_rddata[88] <= main_k7ddrphy_bitslip242[5];
    main_k7ddrphy_dfi_p2_rddata[25] <= main_k7ddrphy_bitslip252[4];
    main_k7ddrphy_dfi_p2_rddata[89] <= main_k7ddrphy_bitslip252[5];
    main_k7ddrphy_dfi_p2_rddata[26] <= main_k7ddrphy_bitslip262[4];
    main_k7ddrphy_dfi_p2_rddata[90] <= main_k7ddrphy_bitslip262[5];
    main_k7ddrphy_dfi_p2_rddata[27] <= main_k7ddrphy_bitslip272[4];
    main_k7ddrphy_dfi_p2_rddata[91] <= main_k7ddrphy_bitslip272[5];
    main_k7ddrphy_dfi_p2_rddata[28] <= main_k7ddrphy_bitslip282[4];
    main_k7ddrphy_dfi_p2_rddata[92] <= main_k7ddrphy_bitslip282[5];
    main_k7ddrphy_dfi_p2_rddata[29] <= main_k7ddrphy_bitslip292[4];
    main_k7ddrphy_dfi_p2_rddata[93] <= main_k7ddrphy_bitslip292[5];
    main_k7ddrphy_dfi_p2_rddata[30] <= main_k7ddrphy_bitslip302[4];
    main_k7ddrphy_dfi_p2_rddata[94] <= main_k7ddrphy_bitslip302[5];
    main_k7ddrphy_dfi_p2_rddata[31] <= main_k7ddrphy_bitslip312[4];
    main_k7ddrphy_dfi_p2_rddata[95] <= main_k7ddrphy_bitslip312[5];
    main_k7ddrphy_dfi_p2_rddata[32] <= main_k7ddrphy_bitslip322[4];
    main_k7ddrphy_dfi_p2_rddata[96] <= main_k7ddrphy_bitslip322[5];
    main_k7ddrphy_dfi_p2_rddata[33] <= main_k7ddrphy_bitslip332[4];
    main_k7ddrphy_dfi_p2_rddata[97] <= main_k7ddrphy_bitslip332[5];
    main_k7ddrphy_dfi_p2_rddata[34] <= main_k7ddrphy_bitslip342[4];
    main_k7ddrphy_dfi_p2_rddata[98] <= main_k7ddrphy_bitslip342[5];
    main_k7ddrphy_dfi_p2_rddata[35] <= main_k7ddrphy_bitslip352[4];
    main_k7ddrphy_dfi_p2_rddata[99] <= main_k7ddrphy_bitslip352[5];
    main_k7ddrphy_dfi_p2_rddata[36] <= main_k7ddrphy_bitslip362[4];
    main_k7ddrphy_dfi_p2_rddata[100] <= main_k7ddrphy_bitslip362[5];
    main_k7ddrphy_dfi_p2_rddata[37] <= main_k7ddrphy_bitslip372[4];
    main_k7ddrphy_dfi_p2_rddata[101] <= main_k7ddrphy_bitslip372[5];
    main_k7ddrphy_dfi_p2_rddata[38] <= main_k7ddrphy_bitslip382[4];
    main_k7ddrphy_dfi_p2_rddata[102] <= main_k7ddrphy_bitslip382[5];
    main_k7ddrphy_dfi_p2_rddata[39] <= main_k7ddrphy_bitslip392[4];
    main_k7ddrphy_dfi_p2_rddata[103] <= main_k7ddrphy_bitslip392[5];
    main_k7ddrphy_dfi_p2_rddata[40] <= main_k7ddrphy_bitslip402[4];
    main_k7ddrphy_dfi_p2_rddata[104] <= main_k7ddrphy_bitslip402[5];
    main_k7ddrphy_dfi_p2_rddata[41] <= main_k7ddrphy_bitslip412[4];
    main_k7ddrphy_dfi_p2_rddata[105] <= main_k7ddrphy_bitslip412[5];
    main_k7ddrphy_dfi_p2_rddata[42] <= main_k7ddrphy_bitslip422[4];
    main_k7ddrphy_dfi_p2_rddata[106] <= main_k7ddrphy_bitslip422[5];
    main_k7ddrphy_dfi_p2_rddata[43] <= main_k7ddrphy_bitslip432[4];
    main_k7ddrphy_dfi_p2_rddata[107] <= main_k7ddrphy_bitslip432[5];
    main_k7ddrphy_dfi_p2_rddata[44] <= main_k7ddrphy_bitslip442[4];
    main_k7ddrphy_dfi_p2_rddata[108] <= main_k7ddrphy_bitslip442[5];
    main_k7ddrphy_dfi_p2_rddata[45] <= main_k7ddrphy_bitslip452[4];
    main_k7ddrphy_dfi_p2_rddata[109] <= main_k7ddrphy_bitslip452[5];
    main_k7ddrphy_dfi_p2_rddata[46] <= main_k7ddrphy_bitslip462[4];
    main_k7ddrphy_dfi_p2_rddata[110] <= main_k7ddrphy_bitslip462[5];
    main_k7ddrphy_dfi_p2_rddata[47] <= main_k7ddrphy_bitslip472[4];
    main_k7ddrphy_dfi_p2_rddata[111] <= main_k7ddrphy_bitslip472[5];
    main_k7ddrphy_dfi_p2_rddata[48] <= main_k7ddrphy_bitslip482[4];
    main_k7ddrphy_dfi_p2_rddata[112] <= main_k7ddrphy_bitslip482[5];
    main_k7ddrphy_dfi_p2_rddata[49] <= main_k7ddrphy_bitslip492[4];
    main_k7ddrphy_dfi_p2_rddata[113] <= main_k7ddrphy_bitslip492[5];
    main_k7ddrphy_dfi_p2_rddata[50] <= main_k7ddrphy_bitslip502[4];
    main_k7ddrphy_dfi_p2_rddata[114] <= main_k7ddrphy_bitslip502[5];
    main_k7ddrphy_dfi_p2_rddata[51] <= main_k7ddrphy_bitslip512[4];
    main_k7ddrphy_dfi_p2_rddata[115] <= main_k7ddrphy_bitslip512[5];
    main_k7ddrphy_dfi_p2_rddata[52] <= main_k7ddrphy_bitslip522[4];
    main_k7ddrphy_dfi_p2_rddata[116] <= main_k7ddrphy_bitslip522[5];
    main_k7ddrphy_dfi_p2_rddata[53] <= main_k7ddrphy_bitslip532[4];
    main_k7ddrphy_dfi_p2_rddata[117] <= main_k7ddrphy_bitslip532[5];
    main_k7ddrphy_dfi_p2_rddata[54] <= main_k7ddrphy_bitslip542[4];
    main_k7ddrphy_dfi_p2_rddata[118] <= main_k7ddrphy_bitslip542[5];
    main_k7ddrphy_dfi_p2_rddata[55] <= main_k7ddrphy_bitslip552[4];
    main_k7ddrphy_dfi_p2_rddata[119] <= main_k7ddrphy_bitslip552[5];
    main_k7ddrphy_dfi_p2_rddata[56] <= main_k7ddrphy_bitslip562[4];
    main_k7ddrphy_dfi_p2_rddata[120] <= main_k7ddrphy_bitslip562[5];
    main_k7ddrphy_dfi_p2_rddata[57] <= main_k7ddrphy_bitslip572[4];
    main_k7ddrphy_dfi_p2_rddata[121] <= main_k7ddrphy_bitslip572[5];
    main_k7ddrphy_dfi_p2_rddata[58] <= main_k7ddrphy_bitslip582[4];
    main_k7ddrphy_dfi_p2_rddata[122] <= main_k7ddrphy_bitslip582[5];
    main_k7ddrphy_dfi_p2_rddata[59] <= main_k7ddrphy_bitslip592[4];
    main_k7ddrphy_dfi_p2_rddata[123] <= main_k7ddrphy_bitslip592[5];
    main_k7ddrphy_dfi_p2_rddata[60] <= main_k7ddrphy_bitslip602[4];
    main_k7ddrphy_dfi_p2_rddata[124] <= main_k7ddrphy_bitslip602[5];
    main_k7ddrphy_dfi_p2_rddata[61] <= main_k7ddrphy_bitslip612[4];
    main_k7ddrphy_dfi_p2_rddata[125] <= main_k7ddrphy_bitslip612[5];
    main_k7ddrphy_dfi_p2_rddata[62] <= main_k7ddrphy_bitslip622[4];
    main_k7ddrphy_dfi_p2_rddata[126] <= main_k7ddrphy_bitslip622[5];
    main_k7ddrphy_dfi_p2_rddata[63] <= main_k7ddrphy_bitslip632[4];
    main_k7ddrphy_dfi_p2_rddata[127] <= main_k7ddrphy_bitslip632[5];
end
always @(*) begin
    main_k7ddrphy_dfi_p3_rddata <= 128'd0;
    main_k7ddrphy_dfi_p3_rddata[0] <= main_k7ddrphy_bitslip04[6];
    main_k7ddrphy_dfi_p3_rddata[64] <= main_k7ddrphy_bitslip04[7];
    main_k7ddrphy_dfi_p3_rddata[1] <= main_k7ddrphy_bitslip14[6];
    main_k7ddrphy_dfi_p3_rddata[65] <= main_k7ddrphy_bitslip14[7];
    main_k7ddrphy_dfi_p3_rddata[2] <= main_k7ddrphy_bitslip24[6];
    main_k7ddrphy_dfi_p3_rddata[66] <= main_k7ddrphy_bitslip24[7];
    main_k7ddrphy_dfi_p3_rddata[3] <= main_k7ddrphy_bitslip34[6];
    main_k7ddrphy_dfi_p3_rddata[67] <= main_k7ddrphy_bitslip34[7];
    main_k7ddrphy_dfi_p3_rddata[4] <= main_k7ddrphy_bitslip44[6];
    main_k7ddrphy_dfi_p3_rddata[68] <= main_k7ddrphy_bitslip44[7];
    main_k7ddrphy_dfi_p3_rddata[5] <= main_k7ddrphy_bitslip54[6];
    main_k7ddrphy_dfi_p3_rddata[69] <= main_k7ddrphy_bitslip54[7];
    main_k7ddrphy_dfi_p3_rddata[6] <= main_k7ddrphy_bitslip64[6];
    main_k7ddrphy_dfi_p3_rddata[70] <= main_k7ddrphy_bitslip64[7];
    main_k7ddrphy_dfi_p3_rddata[7] <= main_k7ddrphy_bitslip74[6];
    main_k7ddrphy_dfi_p3_rddata[71] <= main_k7ddrphy_bitslip74[7];
    main_k7ddrphy_dfi_p3_rddata[8] <= main_k7ddrphy_bitslip82[6];
    main_k7ddrphy_dfi_p3_rddata[72] <= main_k7ddrphy_bitslip82[7];
    main_k7ddrphy_dfi_p3_rddata[9] <= main_k7ddrphy_bitslip92[6];
    main_k7ddrphy_dfi_p3_rddata[73] <= main_k7ddrphy_bitslip92[7];
    main_k7ddrphy_dfi_p3_rddata[10] <= main_k7ddrphy_bitslip102[6];
    main_k7ddrphy_dfi_p3_rddata[74] <= main_k7ddrphy_bitslip102[7];
    main_k7ddrphy_dfi_p3_rddata[11] <= main_k7ddrphy_bitslip112[6];
    main_k7ddrphy_dfi_p3_rddata[75] <= main_k7ddrphy_bitslip112[7];
    main_k7ddrphy_dfi_p3_rddata[12] <= main_k7ddrphy_bitslip122[6];
    main_k7ddrphy_dfi_p3_rddata[76] <= main_k7ddrphy_bitslip122[7];
    main_k7ddrphy_dfi_p3_rddata[13] <= main_k7ddrphy_bitslip132[6];
    main_k7ddrphy_dfi_p3_rddata[77] <= main_k7ddrphy_bitslip132[7];
    main_k7ddrphy_dfi_p3_rddata[14] <= main_k7ddrphy_bitslip142[6];
    main_k7ddrphy_dfi_p3_rddata[78] <= main_k7ddrphy_bitslip142[7];
    main_k7ddrphy_dfi_p3_rddata[15] <= main_k7ddrphy_bitslip152[6];
    main_k7ddrphy_dfi_p3_rddata[79] <= main_k7ddrphy_bitslip152[7];
    main_k7ddrphy_dfi_p3_rddata[16] <= main_k7ddrphy_bitslip162[6];
    main_k7ddrphy_dfi_p3_rddata[80] <= main_k7ddrphy_bitslip162[7];
    main_k7ddrphy_dfi_p3_rddata[17] <= main_k7ddrphy_bitslip172[6];
    main_k7ddrphy_dfi_p3_rddata[81] <= main_k7ddrphy_bitslip172[7];
    main_k7ddrphy_dfi_p3_rddata[18] <= main_k7ddrphy_bitslip182[6];
    main_k7ddrphy_dfi_p3_rddata[82] <= main_k7ddrphy_bitslip182[7];
    main_k7ddrphy_dfi_p3_rddata[19] <= main_k7ddrphy_bitslip192[6];
    main_k7ddrphy_dfi_p3_rddata[83] <= main_k7ddrphy_bitslip192[7];
    main_k7ddrphy_dfi_p3_rddata[20] <= main_k7ddrphy_bitslip202[6];
    main_k7ddrphy_dfi_p3_rddata[84] <= main_k7ddrphy_bitslip202[7];
    main_k7ddrphy_dfi_p3_rddata[21] <= main_k7ddrphy_bitslip212[6];
    main_k7ddrphy_dfi_p3_rddata[85] <= main_k7ddrphy_bitslip212[7];
    main_k7ddrphy_dfi_p3_rddata[22] <= main_k7ddrphy_bitslip222[6];
    main_k7ddrphy_dfi_p3_rddata[86] <= main_k7ddrphy_bitslip222[7];
    main_k7ddrphy_dfi_p3_rddata[23] <= main_k7ddrphy_bitslip232[6];
    main_k7ddrphy_dfi_p3_rddata[87] <= main_k7ddrphy_bitslip232[7];
    main_k7ddrphy_dfi_p3_rddata[24] <= main_k7ddrphy_bitslip242[6];
    main_k7ddrphy_dfi_p3_rddata[88] <= main_k7ddrphy_bitslip242[7];
    main_k7ddrphy_dfi_p3_rddata[25] <= main_k7ddrphy_bitslip252[6];
    main_k7ddrphy_dfi_p3_rddata[89] <= main_k7ddrphy_bitslip252[7];
    main_k7ddrphy_dfi_p3_rddata[26] <= main_k7ddrphy_bitslip262[6];
    main_k7ddrphy_dfi_p3_rddata[90] <= main_k7ddrphy_bitslip262[7];
    main_k7ddrphy_dfi_p3_rddata[27] <= main_k7ddrphy_bitslip272[6];
    main_k7ddrphy_dfi_p3_rddata[91] <= main_k7ddrphy_bitslip272[7];
    main_k7ddrphy_dfi_p3_rddata[28] <= main_k7ddrphy_bitslip282[6];
    main_k7ddrphy_dfi_p3_rddata[92] <= main_k7ddrphy_bitslip282[7];
    main_k7ddrphy_dfi_p3_rddata[29] <= main_k7ddrphy_bitslip292[6];
    main_k7ddrphy_dfi_p3_rddata[93] <= main_k7ddrphy_bitslip292[7];
    main_k7ddrphy_dfi_p3_rddata[30] <= main_k7ddrphy_bitslip302[6];
    main_k7ddrphy_dfi_p3_rddata[94] <= main_k7ddrphy_bitslip302[7];
    main_k7ddrphy_dfi_p3_rddata[31] <= main_k7ddrphy_bitslip312[6];
    main_k7ddrphy_dfi_p3_rddata[95] <= main_k7ddrphy_bitslip312[7];
    main_k7ddrphy_dfi_p3_rddata[32] <= main_k7ddrphy_bitslip322[6];
    main_k7ddrphy_dfi_p3_rddata[96] <= main_k7ddrphy_bitslip322[7];
    main_k7ddrphy_dfi_p3_rddata[33] <= main_k7ddrphy_bitslip332[6];
    main_k7ddrphy_dfi_p3_rddata[97] <= main_k7ddrphy_bitslip332[7];
    main_k7ddrphy_dfi_p3_rddata[34] <= main_k7ddrphy_bitslip342[6];
    main_k7ddrphy_dfi_p3_rddata[98] <= main_k7ddrphy_bitslip342[7];
    main_k7ddrphy_dfi_p3_rddata[35] <= main_k7ddrphy_bitslip352[6];
    main_k7ddrphy_dfi_p3_rddata[99] <= main_k7ddrphy_bitslip352[7];
    main_k7ddrphy_dfi_p3_rddata[36] <= main_k7ddrphy_bitslip362[6];
    main_k7ddrphy_dfi_p3_rddata[100] <= main_k7ddrphy_bitslip362[7];
    main_k7ddrphy_dfi_p3_rddata[37] <= main_k7ddrphy_bitslip372[6];
    main_k7ddrphy_dfi_p3_rddata[101] <= main_k7ddrphy_bitslip372[7];
    main_k7ddrphy_dfi_p3_rddata[38] <= main_k7ddrphy_bitslip382[6];
    main_k7ddrphy_dfi_p3_rddata[102] <= main_k7ddrphy_bitslip382[7];
    main_k7ddrphy_dfi_p3_rddata[39] <= main_k7ddrphy_bitslip392[6];
    main_k7ddrphy_dfi_p3_rddata[103] <= main_k7ddrphy_bitslip392[7];
    main_k7ddrphy_dfi_p3_rddata[40] <= main_k7ddrphy_bitslip402[6];
    main_k7ddrphy_dfi_p3_rddata[104] <= main_k7ddrphy_bitslip402[7];
    main_k7ddrphy_dfi_p3_rddata[41] <= main_k7ddrphy_bitslip412[6];
    main_k7ddrphy_dfi_p3_rddata[105] <= main_k7ddrphy_bitslip412[7];
    main_k7ddrphy_dfi_p3_rddata[42] <= main_k7ddrphy_bitslip422[6];
    main_k7ddrphy_dfi_p3_rddata[106] <= main_k7ddrphy_bitslip422[7];
    main_k7ddrphy_dfi_p3_rddata[43] <= main_k7ddrphy_bitslip432[6];
    main_k7ddrphy_dfi_p3_rddata[107] <= main_k7ddrphy_bitslip432[7];
    main_k7ddrphy_dfi_p3_rddata[44] <= main_k7ddrphy_bitslip442[6];
    main_k7ddrphy_dfi_p3_rddata[108] <= main_k7ddrphy_bitslip442[7];
    main_k7ddrphy_dfi_p3_rddata[45] <= main_k7ddrphy_bitslip452[6];
    main_k7ddrphy_dfi_p3_rddata[109] <= main_k7ddrphy_bitslip452[7];
    main_k7ddrphy_dfi_p3_rddata[46] <= main_k7ddrphy_bitslip462[6];
    main_k7ddrphy_dfi_p3_rddata[110] <= main_k7ddrphy_bitslip462[7];
    main_k7ddrphy_dfi_p3_rddata[47] <= main_k7ddrphy_bitslip472[6];
    main_k7ddrphy_dfi_p3_rddata[111] <= main_k7ddrphy_bitslip472[7];
    main_k7ddrphy_dfi_p3_rddata[48] <= main_k7ddrphy_bitslip482[6];
    main_k7ddrphy_dfi_p3_rddata[112] <= main_k7ddrphy_bitslip482[7];
    main_k7ddrphy_dfi_p3_rddata[49] <= main_k7ddrphy_bitslip492[6];
    main_k7ddrphy_dfi_p3_rddata[113] <= main_k7ddrphy_bitslip492[7];
    main_k7ddrphy_dfi_p3_rddata[50] <= main_k7ddrphy_bitslip502[6];
    main_k7ddrphy_dfi_p3_rddata[114] <= main_k7ddrphy_bitslip502[7];
    main_k7ddrphy_dfi_p3_rddata[51] <= main_k7ddrphy_bitslip512[6];
    main_k7ddrphy_dfi_p3_rddata[115] <= main_k7ddrphy_bitslip512[7];
    main_k7ddrphy_dfi_p3_rddata[52] <= main_k7ddrphy_bitslip522[6];
    main_k7ddrphy_dfi_p3_rddata[116] <= main_k7ddrphy_bitslip522[7];
    main_k7ddrphy_dfi_p3_rddata[53] <= main_k7ddrphy_bitslip532[6];
    main_k7ddrphy_dfi_p3_rddata[117] <= main_k7ddrphy_bitslip532[7];
    main_k7ddrphy_dfi_p3_rddata[54] <= main_k7ddrphy_bitslip542[6];
    main_k7ddrphy_dfi_p3_rddata[118] <= main_k7ddrphy_bitslip542[7];
    main_k7ddrphy_dfi_p3_rddata[55] <= main_k7ddrphy_bitslip552[6];
    main_k7ddrphy_dfi_p3_rddata[119] <= main_k7ddrphy_bitslip552[7];
    main_k7ddrphy_dfi_p3_rddata[56] <= main_k7ddrphy_bitslip562[6];
    main_k7ddrphy_dfi_p3_rddata[120] <= main_k7ddrphy_bitslip562[7];
    main_k7ddrphy_dfi_p3_rddata[57] <= main_k7ddrphy_bitslip572[6];
    main_k7ddrphy_dfi_p3_rddata[121] <= main_k7ddrphy_bitslip572[7];
    main_k7ddrphy_dfi_p3_rddata[58] <= main_k7ddrphy_bitslip582[6];
    main_k7ddrphy_dfi_p3_rddata[122] <= main_k7ddrphy_bitslip582[7];
    main_k7ddrphy_dfi_p3_rddata[59] <= main_k7ddrphy_bitslip592[6];
    main_k7ddrphy_dfi_p3_rddata[123] <= main_k7ddrphy_bitslip592[7];
    main_k7ddrphy_dfi_p3_rddata[60] <= main_k7ddrphy_bitslip602[6];
    main_k7ddrphy_dfi_p3_rddata[124] <= main_k7ddrphy_bitslip602[7];
    main_k7ddrphy_dfi_p3_rddata[61] <= main_k7ddrphy_bitslip612[6];
    main_k7ddrphy_dfi_p3_rddata[125] <= main_k7ddrphy_bitslip612[7];
    main_k7ddrphy_dfi_p3_rddata[62] <= main_k7ddrphy_bitslip622[6];
    main_k7ddrphy_dfi_p3_rddata[126] <= main_k7ddrphy_bitslip622[7];
    main_k7ddrphy_dfi_p3_rddata[63] <= main_k7ddrphy_bitslip632[6];
    main_k7ddrphy_dfi_p3_rddata[127] <= main_k7ddrphy_bitslip632[7];
end
assign main_k7ddrphy_dfi_p0_rddata_valid = (main_k7ddrphy_dqs_bitslip_tappeddelayline7 | main_k7ddrphy_wlevel_en_storage);
assign main_k7ddrphy_dfi_p1_rddata_valid = (main_k7ddrphy_dqs_bitslip_tappeddelayline7 | main_k7ddrphy_wlevel_en_storage);
assign main_k7ddrphy_dfi_p2_rddata_valid = (main_k7ddrphy_dqs_bitslip_tappeddelayline7 | main_k7ddrphy_wlevel_en_storage);
assign main_k7ddrphy_dfi_p3_rddata_valid = (main_k7ddrphy_dqs_bitslip_tappeddelayline7 | main_k7ddrphy_wlevel_en_storage);
assign main_k7ddrphy_dq_oe = main_k7ddrphy_wrdata_en_tappeddelayline1;
always @(*) begin
    main_k7ddrphy_dqs_oe <= 1'd0;
    if (main_k7ddrphy_wlevel_en_storage) begin
        main_k7ddrphy_dqs_oe <= 1'd1;
    end else begin
        main_k7ddrphy_dqs_oe <= main_k7ddrphy_dq_oe;
    end
end
assign main_k7ddrphy_dqs_preamble = (main_k7ddrphy_wrdata_en_tappeddelayline0 & (~main_k7ddrphy_wrdata_en_tappeddelayline1));
assign main_k7ddrphy_dqs_postamble = (main_k7ddrphy_wrdata_en_tappeddelayline2 & (~main_k7ddrphy_wrdata_en_tappeddelayline1));
always @(*) begin
    main_k7ddrphy_dqspattern_o <= 8'd0;
    main_k7ddrphy_dqspattern_o <= 7'd85;
    if (main_k7ddrphy_dqspattern0) begin
        main_k7ddrphy_dqspattern_o <= 5'd21;
    end
    if (main_k7ddrphy_dqspattern1) begin
        main_k7ddrphy_dqspattern_o <= 7'd84;
    end
    if (main_k7ddrphy_wlevel_en_storage) begin
        main_k7ddrphy_dqspattern_o <= 1'd0;
        if (main_k7ddrphy_wlevel_strobe_re) begin
            main_k7ddrphy_dqspattern_o <= 1'd1;
        end
    end
end
always @(*) begin
    main_k7ddrphy_bitslip00 <= 8'd0;
    case (main_k7ddrphy_bitslip0_value0)
        1'd0: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip00 <= main_k7ddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip10 <= 8'd0;
    case (main_k7ddrphy_bitslip1_value0)
        1'd0: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip10 <= main_k7ddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip20 <= 8'd0;
    case (main_k7ddrphy_bitslip2_value0)
        1'd0: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip20 <= main_k7ddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip30 <= 8'd0;
    case (main_k7ddrphy_bitslip3_value0)
        1'd0: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip30 <= main_k7ddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip40 <= 8'd0;
    case (main_k7ddrphy_bitslip4_value0)
        1'd0: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip40 <= main_k7ddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip50 <= 8'd0;
    case (main_k7ddrphy_bitslip5_value0)
        1'd0: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip50 <= main_k7ddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip60 <= 8'd0;
    case (main_k7ddrphy_bitslip6_value0)
        1'd0: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip60 <= main_k7ddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip70 <= 8'd0;
    case (main_k7ddrphy_bitslip7_value0)
        1'd0: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip70 <= main_k7ddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip01 <= 8'd0;
    case (main_k7ddrphy_bitslip0_value1)
        1'd0: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip01 <= main_k7ddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip11 <= 8'd0;
    case (main_k7ddrphy_bitslip1_value1)
        1'd0: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip11 <= main_k7ddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip21 <= 8'd0;
    case (main_k7ddrphy_bitslip2_value1)
        1'd0: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip21 <= main_k7ddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip31 <= 8'd0;
    case (main_k7ddrphy_bitslip3_value1)
        1'd0: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip31 <= main_k7ddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip41 <= 8'd0;
    case (main_k7ddrphy_bitslip4_value1)
        1'd0: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip41 <= main_k7ddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip51 <= 8'd0;
    case (main_k7ddrphy_bitslip5_value1)
        1'd0: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip51 <= main_k7ddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip61 <= 8'd0;
    case (main_k7ddrphy_bitslip6_value1)
        1'd0: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip61 <= main_k7ddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip71 <= 8'd0;
    case (main_k7ddrphy_bitslip7_value1)
        1'd0: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip71 <= main_k7ddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip02 <= 8'd0;
    case (main_k7ddrphy_bitslip0_value2)
        1'd0: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip02 <= main_k7ddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip04 <= 8'd0;
    case (main_k7ddrphy_bitslip0_value3)
        1'd0: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip04 <= main_k7ddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip12 <= 8'd0;
    case (main_k7ddrphy_bitslip1_value2)
        1'd0: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip12 <= main_k7ddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip14 <= 8'd0;
    case (main_k7ddrphy_bitslip1_value3)
        1'd0: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip14 <= main_k7ddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip22 <= 8'd0;
    case (main_k7ddrphy_bitslip2_value2)
        1'd0: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip22 <= main_k7ddrphy_bitslip2_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip24 <= 8'd0;
    case (main_k7ddrphy_bitslip2_value3)
        1'd0: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip24 <= main_k7ddrphy_bitslip2_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip32 <= 8'd0;
    case (main_k7ddrphy_bitslip3_value2)
        1'd0: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip32 <= main_k7ddrphy_bitslip3_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip34 <= 8'd0;
    case (main_k7ddrphy_bitslip3_value3)
        1'd0: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip34 <= main_k7ddrphy_bitslip3_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip42 <= 8'd0;
    case (main_k7ddrphy_bitslip4_value2)
        1'd0: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip42 <= main_k7ddrphy_bitslip4_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip44 <= 8'd0;
    case (main_k7ddrphy_bitslip4_value3)
        1'd0: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip44 <= main_k7ddrphy_bitslip4_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip52 <= 8'd0;
    case (main_k7ddrphy_bitslip5_value2)
        1'd0: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip52 <= main_k7ddrphy_bitslip5_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip54 <= 8'd0;
    case (main_k7ddrphy_bitslip5_value3)
        1'd0: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip54 <= main_k7ddrphy_bitslip5_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip62 <= 8'd0;
    case (main_k7ddrphy_bitslip6_value2)
        1'd0: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip62 <= main_k7ddrphy_bitslip6_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip64 <= 8'd0;
    case (main_k7ddrphy_bitslip6_value3)
        1'd0: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip64 <= main_k7ddrphy_bitslip6_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip72 <= 8'd0;
    case (main_k7ddrphy_bitslip7_value2)
        1'd0: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip72 <= main_k7ddrphy_bitslip7_r2[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip74 <= 8'd0;
    case (main_k7ddrphy_bitslip7_value3)
        1'd0: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip74 <= main_k7ddrphy_bitslip7_r3[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip80 <= 8'd0;
    case (main_k7ddrphy_bitslip8_value0)
        1'd0: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip80 <= main_k7ddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip82 <= 8'd0;
    case (main_k7ddrphy_bitslip8_value1)
        1'd0: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip82 <= main_k7ddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip90 <= 8'd0;
    case (main_k7ddrphy_bitslip9_value0)
        1'd0: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip90 <= main_k7ddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip92 <= 8'd0;
    case (main_k7ddrphy_bitslip9_value1)
        1'd0: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip92 <= main_k7ddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip100 <= 8'd0;
    case (main_k7ddrphy_bitslip10_value0)
        1'd0: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip100 <= main_k7ddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip102 <= 8'd0;
    case (main_k7ddrphy_bitslip10_value1)
        1'd0: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip102 <= main_k7ddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip110 <= 8'd0;
    case (main_k7ddrphy_bitslip11_value0)
        1'd0: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip110 <= main_k7ddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip112 <= 8'd0;
    case (main_k7ddrphy_bitslip11_value1)
        1'd0: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip112 <= main_k7ddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip120 <= 8'd0;
    case (main_k7ddrphy_bitslip12_value0)
        1'd0: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip120 <= main_k7ddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip122 <= 8'd0;
    case (main_k7ddrphy_bitslip12_value1)
        1'd0: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip122 <= main_k7ddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip130 <= 8'd0;
    case (main_k7ddrphy_bitslip13_value0)
        1'd0: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip130 <= main_k7ddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip132 <= 8'd0;
    case (main_k7ddrphy_bitslip13_value1)
        1'd0: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip132 <= main_k7ddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip140 <= 8'd0;
    case (main_k7ddrphy_bitslip14_value0)
        1'd0: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip140 <= main_k7ddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip142 <= 8'd0;
    case (main_k7ddrphy_bitslip14_value1)
        1'd0: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip142 <= main_k7ddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip150 <= 8'd0;
    case (main_k7ddrphy_bitslip15_value0)
        1'd0: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip150 <= main_k7ddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip152 <= 8'd0;
    case (main_k7ddrphy_bitslip15_value1)
        1'd0: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip152 <= main_k7ddrphy_bitslip15_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip160 <= 8'd0;
    case (main_k7ddrphy_bitslip16_value0)
        1'd0: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip160 <= main_k7ddrphy_bitslip16_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip162 <= 8'd0;
    case (main_k7ddrphy_bitslip16_value1)
        1'd0: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip162 <= main_k7ddrphy_bitslip16_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip170 <= 8'd0;
    case (main_k7ddrphy_bitslip17_value0)
        1'd0: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip170 <= main_k7ddrphy_bitslip17_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip172 <= 8'd0;
    case (main_k7ddrphy_bitslip17_value1)
        1'd0: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip172 <= main_k7ddrphy_bitslip17_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip180 <= 8'd0;
    case (main_k7ddrphy_bitslip18_value0)
        1'd0: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip180 <= main_k7ddrphy_bitslip18_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip182 <= 8'd0;
    case (main_k7ddrphy_bitslip18_value1)
        1'd0: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip182 <= main_k7ddrphy_bitslip18_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip190 <= 8'd0;
    case (main_k7ddrphy_bitslip19_value0)
        1'd0: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip190 <= main_k7ddrphy_bitslip19_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip192 <= 8'd0;
    case (main_k7ddrphy_bitslip19_value1)
        1'd0: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip192 <= main_k7ddrphy_bitslip19_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip200 <= 8'd0;
    case (main_k7ddrphy_bitslip20_value0)
        1'd0: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip200 <= main_k7ddrphy_bitslip20_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip202 <= 8'd0;
    case (main_k7ddrphy_bitslip20_value1)
        1'd0: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip202 <= main_k7ddrphy_bitslip20_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip210 <= 8'd0;
    case (main_k7ddrphy_bitslip21_value0)
        1'd0: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip210 <= main_k7ddrphy_bitslip21_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip212 <= 8'd0;
    case (main_k7ddrphy_bitslip21_value1)
        1'd0: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip212 <= main_k7ddrphy_bitslip21_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip220 <= 8'd0;
    case (main_k7ddrphy_bitslip22_value0)
        1'd0: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip220 <= main_k7ddrphy_bitslip22_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip222 <= 8'd0;
    case (main_k7ddrphy_bitslip22_value1)
        1'd0: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip222 <= main_k7ddrphy_bitslip22_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip230 <= 8'd0;
    case (main_k7ddrphy_bitslip23_value0)
        1'd0: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip230 <= main_k7ddrphy_bitslip23_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip232 <= 8'd0;
    case (main_k7ddrphy_bitslip23_value1)
        1'd0: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip232 <= main_k7ddrphy_bitslip23_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip240 <= 8'd0;
    case (main_k7ddrphy_bitslip24_value0)
        1'd0: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip240 <= main_k7ddrphy_bitslip24_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip242 <= 8'd0;
    case (main_k7ddrphy_bitslip24_value1)
        1'd0: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip242 <= main_k7ddrphy_bitslip24_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip250 <= 8'd0;
    case (main_k7ddrphy_bitslip25_value0)
        1'd0: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip250 <= main_k7ddrphy_bitslip25_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip252 <= 8'd0;
    case (main_k7ddrphy_bitslip25_value1)
        1'd0: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip252 <= main_k7ddrphy_bitslip25_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip260 <= 8'd0;
    case (main_k7ddrphy_bitslip26_value0)
        1'd0: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip260 <= main_k7ddrphy_bitslip26_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip262 <= 8'd0;
    case (main_k7ddrphy_bitslip26_value1)
        1'd0: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip262 <= main_k7ddrphy_bitslip26_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip270 <= 8'd0;
    case (main_k7ddrphy_bitslip27_value0)
        1'd0: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip270 <= main_k7ddrphy_bitslip27_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip272 <= 8'd0;
    case (main_k7ddrphy_bitslip27_value1)
        1'd0: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip272 <= main_k7ddrphy_bitslip27_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip280 <= 8'd0;
    case (main_k7ddrphy_bitslip28_value0)
        1'd0: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip280 <= main_k7ddrphy_bitslip28_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip282 <= 8'd0;
    case (main_k7ddrphy_bitslip28_value1)
        1'd0: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip282 <= main_k7ddrphy_bitslip28_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip290 <= 8'd0;
    case (main_k7ddrphy_bitslip29_value0)
        1'd0: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip290 <= main_k7ddrphy_bitslip29_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip292 <= 8'd0;
    case (main_k7ddrphy_bitslip29_value1)
        1'd0: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip292 <= main_k7ddrphy_bitslip29_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip300 <= 8'd0;
    case (main_k7ddrphy_bitslip30_value0)
        1'd0: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip300 <= main_k7ddrphy_bitslip30_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip302 <= 8'd0;
    case (main_k7ddrphy_bitslip30_value1)
        1'd0: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip302 <= main_k7ddrphy_bitslip30_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip310 <= 8'd0;
    case (main_k7ddrphy_bitslip31_value0)
        1'd0: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip310 <= main_k7ddrphy_bitslip31_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip312 <= 8'd0;
    case (main_k7ddrphy_bitslip31_value1)
        1'd0: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip312 <= main_k7ddrphy_bitslip31_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip320 <= 8'd0;
    case (main_k7ddrphy_bitslip32_value0)
        1'd0: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip320 <= main_k7ddrphy_bitslip32_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip322 <= 8'd0;
    case (main_k7ddrphy_bitslip32_value1)
        1'd0: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip322 <= main_k7ddrphy_bitslip32_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip330 <= 8'd0;
    case (main_k7ddrphy_bitslip33_value0)
        1'd0: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip330 <= main_k7ddrphy_bitslip33_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip332 <= 8'd0;
    case (main_k7ddrphy_bitslip33_value1)
        1'd0: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip332 <= main_k7ddrphy_bitslip33_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip340 <= 8'd0;
    case (main_k7ddrphy_bitslip34_value0)
        1'd0: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip340 <= main_k7ddrphy_bitslip34_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip342 <= 8'd0;
    case (main_k7ddrphy_bitslip34_value1)
        1'd0: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip342 <= main_k7ddrphy_bitslip34_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip350 <= 8'd0;
    case (main_k7ddrphy_bitslip35_value0)
        1'd0: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip350 <= main_k7ddrphy_bitslip35_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip352 <= 8'd0;
    case (main_k7ddrphy_bitslip35_value1)
        1'd0: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip352 <= main_k7ddrphy_bitslip35_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip360 <= 8'd0;
    case (main_k7ddrphy_bitslip36_value0)
        1'd0: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip360 <= main_k7ddrphy_bitslip36_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip362 <= 8'd0;
    case (main_k7ddrphy_bitslip36_value1)
        1'd0: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip362 <= main_k7ddrphy_bitslip36_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip370 <= 8'd0;
    case (main_k7ddrphy_bitslip37_value0)
        1'd0: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip370 <= main_k7ddrphy_bitslip37_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip372 <= 8'd0;
    case (main_k7ddrphy_bitslip37_value1)
        1'd0: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip372 <= main_k7ddrphy_bitslip37_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip380 <= 8'd0;
    case (main_k7ddrphy_bitslip38_value0)
        1'd0: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip380 <= main_k7ddrphy_bitslip38_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip382 <= 8'd0;
    case (main_k7ddrphy_bitslip38_value1)
        1'd0: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip382 <= main_k7ddrphy_bitslip38_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip390 <= 8'd0;
    case (main_k7ddrphy_bitslip39_value0)
        1'd0: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip390 <= main_k7ddrphy_bitslip39_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip392 <= 8'd0;
    case (main_k7ddrphy_bitslip39_value1)
        1'd0: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip392 <= main_k7ddrphy_bitslip39_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip400 <= 8'd0;
    case (main_k7ddrphy_bitslip40_value0)
        1'd0: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip400 <= main_k7ddrphy_bitslip40_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip402 <= 8'd0;
    case (main_k7ddrphy_bitslip40_value1)
        1'd0: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip402 <= main_k7ddrphy_bitslip40_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip410 <= 8'd0;
    case (main_k7ddrphy_bitslip41_value0)
        1'd0: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip410 <= main_k7ddrphy_bitslip41_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip412 <= 8'd0;
    case (main_k7ddrphy_bitslip41_value1)
        1'd0: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip412 <= main_k7ddrphy_bitslip41_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip420 <= 8'd0;
    case (main_k7ddrphy_bitslip42_value0)
        1'd0: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip420 <= main_k7ddrphy_bitslip42_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip422 <= 8'd0;
    case (main_k7ddrphy_bitslip42_value1)
        1'd0: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip422 <= main_k7ddrphy_bitslip42_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip430 <= 8'd0;
    case (main_k7ddrphy_bitslip43_value0)
        1'd0: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip430 <= main_k7ddrphy_bitslip43_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip432 <= 8'd0;
    case (main_k7ddrphy_bitslip43_value1)
        1'd0: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip432 <= main_k7ddrphy_bitslip43_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip440 <= 8'd0;
    case (main_k7ddrphy_bitslip44_value0)
        1'd0: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip440 <= main_k7ddrphy_bitslip44_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip442 <= 8'd0;
    case (main_k7ddrphy_bitslip44_value1)
        1'd0: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip442 <= main_k7ddrphy_bitslip44_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip450 <= 8'd0;
    case (main_k7ddrphy_bitslip45_value0)
        1'd0: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip450 <= main_k7ddrphy_bitslip45_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip452 <= 8'd0;
    case (main_k7ddrphy_bitslip45_value1)
        1'd0: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip452 <= main_k7ddrphy_bitslip45_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip460 <= 8'd0;
    case (main_k7ddrphy_bitslip46_value0)
        1'd0: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip460 <= main_k7ddrphy_bitslip46_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip462 <= 8'd0;
    case (main_k7ddrphy_bitslip46_value1)
        1'd0: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip462 <= main_k7ddrphy_bitslip46_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip470 <= 8'd0;
    case (main_k7ddrphy_bitslip47_value0)
        1'd0: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip470 <= main_k7ddrphy_bitslip47_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip472 <= 8'd0;
    case (main_k7ddrphy_bitslip47_value1)
        1'd0: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip472 <= main_k7ddrphy_bitslip47_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip480 <= 8'd0;
    case (main_k7ddrphy_bitslip48_value0)
        1'd0: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip480 <= main_k7ddrphy_bitslip48_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip482 <= 8'd0;
    case (main_k7ddrphy_bitslip48_value1)
        1'd0: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip482 <= main_k7ddrphy_bitslip48_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip490 <= 8'd0;
    case (main_k7ddrphy_bitslip49_value0)
        1'd0: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip490 <= main_k7ddrphy_bitslip49_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip492 <= 8'd0;
    case (main_k7ddrphy_bitslip49_value1)
        1'd0: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip492 <= main_k7ddrphy_bitslip49_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip500 <= 8'd0;
    case (main_k7ddrphy_bitslip50_value0)
        1'd0: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip500 <= main_k7ddrphy_bitslip50_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip502 <= 8'd0;
    case (main_k7ddrphy_bitslip50_value1)
        1'd0: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip502 <= main_k7ddrphy_bitslip50_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip510 <= 8'd0;
    case (main_k7ddrphy_bitslip51_value0)
        1'd0: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip510 <= main_k7ddrphy_bitslip51_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip512 <= 8'd0;
    case (main_k7ddrphy_bitslip51_value1)
        1'd0: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip512 <= main_k7ddrphy_bitslip51_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip520 <= 8'd0;
    case (main_k7ddrphy_bitslip52_value0)
        1'd0: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip520 <= main_k7ddrphy_bitslip52_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip522 <= 8'd0;
    case (main_k7ddrphy_bitslip52_value1)
        1'd0: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip522 <= main_k7ddrphy_bitslip52_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip530 <= 8'd0;
    case (main_k7ddrphy_bitslip53_value0)
        1'd0: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip530 <= main_k7ddrphy_bitslip53_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip532 <= 8'd0;
    case (main_k7ddrphy_bitslip53_value1)
        1'd0: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip532 <= main_k7ddrphy_bitslip53_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip540 <= 8'd0;
    case (main_k7ddrphy_bitslip54_value0)
        1'd0: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip540 <= main_k7ddrphy_bitslip54_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip542 <= 8'd0;
    case (main_k7ddrphy_bitslip54_value1)
        1'd0: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip542 <= main_k7ddrphy_bitslip54_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip550 <= 8'd0;
    case (main_k7ddrphy_bitslip55_value0)
        1'd0: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip550 <= main_k7ddrphy_bitslip55_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip552 <= 8'd0;
    case (main_k7ddrphy_bitslip55_value1)
        1'd0: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip552 <= main_k7ddrphy_bitslip55_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip560 <= 8'd0;
    case (main_k7ddrphy_bitslip56_value0)
        1'd0: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip560 <= main_k7ddrphy_bitslip56_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip562 <= 8'd0;
    case (main_k7ddrphy_bitslip56_value1)
        1'd0: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip562 <= main_k7ddrphy_bitslip56_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip570 <= 8'd0;
    case (main_k7ddrphy_bitslip57_value0)
        1'd0: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip570 <= main_k7ddrphy_bitslip57_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip572 <= 8'd0;
    case (main_k7ddrphy_bitslip57_value1)
        1'd0: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip572 <= main_k7ddrphy_bitslip57_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip580 <= 8'd0;
    case (main_k7ddrphy_bitslip58_value0)
        1'd0: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip580 <= main_k7ddrphy_bitslip58_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip582 <= 8'd0;
    case (main_k7ddrphy_bitslip58_value1)
        1'd0: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip582 <= main_k7ddrphy_bitslip58_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip590 <= 8'd0;
    case (main_k7ddrphy_bitslip59_value0)
        1'd0: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip590 <= main_k7ddrphy_bitslip59_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip592 <= 8'd0;
    case (main_k7ddrphy_bitslip59_value1)
        1'd0: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip592 <= main_k7ddrphy_bitslip59_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip600 <= 8'd0;
    case (main_k7ddrphy_bitslip60_value0)
        1'd0: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip600 <= main_k7ddrphy_bitslip60_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip602 <= 8'd0;
    case (main_k7ddrphy_bitslip60_value1)
        1'd0: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip602 <= main_k7ddrphy_bitslip60_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip610 <= 8'd0;
    case (main_k7ddrphy_bitslip61_value0)
        1'd0: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip610 <= main_k7ddrphy_bitslip61_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip612 <= 8'd0;
    case (main_k7ddrphy_bitslip61_value1)
        1'd0: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip612 <= main_k7ddrphy_bitslip61_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip620 <= 8'd0;
    case (main_k7ddrphy_bitslip62_value0)
        1'd0: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip620 <= main_k7ddrphy_bitslip62_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip622 <= 8'd0;
    case (main_k7ddrphy_bitslip62_value1)
        1'd0: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip622 <= main_k7ddrphy_bitslip62_r1[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip630 <= 8'd0;
    case (main_k7ddrphy_bitslip63_value0)
        1'd0: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip630 <= main_k7ddrphy_bitslip63_r0[15:8];
        end
    endcase
end
always @(*) begin
    main_k7ddrphy_bitslip632 <= 8'd0;
    case (main_k7ddrphy_bitslip63_value1)
        1'd0: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[8:1];
        end
        1'd1: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[9:2];
        end
        2'd2: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[10:3];
        end
        2'd3: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[11:4];
        end
        3'd4: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[12:5];
        end
        3'd5: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[13:6];
        end
        3'd6: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[14:7];
        end
        3'd7: begin
            main_k7ddrphy_bitslip632 <= main_k7ddrphy_bitslip63_r1[15:8];
        end
    endcase
end
assign main_k7ddrphy_dfi_p0_address = main_basesoc_sdram_master_p0_address;
assign main_k7ddrphy_dfi_p0_bank = main_basesoc_sdram_master_p0_bank;
assign main_k7ddrphy_dfi_p0_cas_n = main_basesoc_sdram_master_p0_cas_n;
assign main_k7ddrphy_dfi_p0_cs_n = main_basesoc_sdram_master_p0_cs_n;
assign main_k7ddrphy_dfi_p0_ras_n = main_basesoc_sdram_master_p0_ras_n;
assign main_k7ddrphy_dfi_p0_we_n = main_basesoc_sdram_master_p0_we_n;
assign main_k7ddrphy_dfi_p0_cke = main_basesoc_sdram_master_p0_cke;
assign main_k7ddrphy_dfi_p0_odt = main_basesoc_sdram_master_p0_odt;
assign main_k7ddrphy_dfi_p0_reset_n = main_basesoc_sdram_master_p0_reset_n;
assign main_k7ddrphy_dfi_p0_act_n = main_basesoc_sdram_master_p0_act_n;
assign main_k7ddrphy_dfi_p0_wrdata = main_basesoc_sdram_master_p0_wrdata;
assign main_k7ddrphy_dfi_p0_wrdata_en = main_basesoc_sdram_master_p0_wrdata_en;
assign main_k7ddrphy_dfi_p0_wrdata_mask = main_basesoc_sdram_master_p0_wrdata_mask;
assign main_k7ddrphy_dfi_p0_rddata_en = main_basesoc_sdram_master_p0_rddata_en;
assign main_basesoc_sdram_master_p0_rddata = main_k7ddrphy_dfi_p0_rddata;
assign main_basesoc_sdram_master_p0_rddata_valid = main_k7ddrphy_dfi_p0_rddata_valid;
assign main_k7ddrphy_dfi_p1_address = main_basesoc_sdram_master_p1_address;
assign main_k7ddrphy_dfi_p1_bank = main_basesoc_sdram_master_p1_bank;
assign main_k7ddrphy_dfi_p1_cas_n = main_basesoc_sdram_master_p1_cas_n;
assign main_k7ddrphy_dfi_p1_cs_n = main_basesoc_sdram_master_p1_cs_n;
assign main_k7ddrphy_dfi_p1_ras_n = main_basesoc_sdram_master_p1_ras_n;
assign main_k7ddrphy_dfi_p1_we_n = main_basesoc_sdram_master_p1_we_n;
assign main_k7ddrphy_dfi_p1_cke = main_basesoc_sdram_master_p1_cke;
assign main_k7ddrphy_dfi_p1_odt = main_basesoc_sdram_master_p1_odt;
assign main_k7ddrphy_dfi_p1_reset_n = main_basesoc_sdram_master_p1_reset_n;
assign main_k7ddrphy_dfi_p1_act_n = main_basesoc_sdram_master_p1_act_n;
assign main_k7ddrphy_dfi_p1_wrdata = main_basesoc_sdram_master_p1_wrdata;
assign main_k7ddrphy_dfi_p1_wrdata_en = main_basesoc_sdram_master_p1_wrdata_en;
assign main_k7ddrphy_dfi_p1_wrdata_mask = main_basesoc_sdram_master_p1_wrdata_mask;
assign main_k7ddrphy_dfi_p1_rddata_en = main_basesoc_sdram_master_p1_rddata_en;
assign main_basesoc_sdram_master_p1_rddata = main_k7ddrphy_dfi_p1_rddata;
assign main_basesoc_sdram_master_p1_rddata_valid = main_k7ddrphy_dfi_p1_rddata_valid;
assign main_k7ddrphy_dfi_p2_address = main_basesoc_sdram_master_p2_address;
assign main_k7ddrphy_dfi_p2_bank = main_basesoc_sdram_master_p2_bank;
assign main_k7ddrphy_dfi_p2_cas_n = main_basesoc_sdram_master_p2_cas_n;
assign main_k7ddrphy_dfi_p2_cs_n = main_basesoc_sdram_master_p2_cs_n;
assign main_k7ddrphy_dfi_p2_ras_n = main_basesoc_sdram_master_p2_ras_n;
assign main_k7ddrphy_dfi_p2_we_n = main_basesoc_sdram_master_p2_we_n;
assign main_k7ddrphy_dfi_p2_cke = main_basesoc_sdram_master_p2_cke;
assign main_k7ddrphy_dfi_p2_odt = main_basesoc_sdram_master_p2_odt;
assign main_k7ddrphy_dfi_p2_reset_n = main_basesoc_sdram_master_p2_reset_n;
assign main_k7ddrphy_dfi_p2_act_n = main_basesoc_sdram_master_p2_act_n;
assign main_k7ddrphy_dfi_p2_wrdata = main_basesoc_sdram_master_p2_wrdata;
assign main_k7ddrphy_dfi_p2_wrdata_en = main_basesoc_sdram_master_p2_wrdata_en;
assign main_k7ddrphy_dfi_p2_wrdata_mask = main_basesoc_sdram_master_p2_wrdata_mask;
assign main_k7ddrphy_dfi_p2_rddata_en = main_basesoc_sdram_master_p2_rddata_en;
assign main_basesoc_sdram_master_p2_rddata = main_k7ddrphy_dfi_p2_rddata;
assign main_basesoc_sdram_master_p2_rddata_valid = main_k7ddrphy_dfi_p2_rddata_valid;
assign main_k7ddrphy_dfi_p3_address = main_basesoc_sdram_master_p3_address;
assign main_k7ddrphy_dfi_p3_bank = main_basesoc_sdram_master_p3_bank;
assign main_k7ddrphy_dfi_p3_cas_n = main_basesoc_sdram_master_p3_cas_n;
assign main_k7ddrphy_dfi_p3_cs_n = main_basesoc_sdram_master_p3_cs_n;
assign main_k7ddrphy_dfi_p3_ras_n = main_basesoc_sdram_master_p3_ras_n;
assign main_k7ddrphy_dfi_p3_we_n = main_basesoc_sdram_master_p3_we_n;
assign main_k7ddrphy_dfi_p3_cke = main_basesoc_sdram_master_p3_cke;
assign main_k7ddrphy_dfi_p3_odt = main_basesoc_sdram_master_p3_odt;
assign main_k7ddrphy_dfi_p3_reset_n = main_basesoc_sdram_master_p3_reset_n;
assign main_k7ddrphy_dfi_p3_act_n = main_basesoc_sdram_master_p3_act_n;
assign main_k7ddrphy_dfi_p3_wrdata = main_basesoc_sdram_master_p3_wrdata;
assign main_k7ddrphy_dfi_p3_wrdata_en = main_basesoc_sdram_master_p3_wrdata_en;
assign main_k7ddrphy_dfi_p3_wrdata_mask = main_basesoc_sdram_master_p3_wrdata_mask;
assign main_k7ddrphy_dfi_p3_rddata_en = main_basesoc_sdram_master_p3_rddata_en;
assign main_basesoc_sdram_master_p3_rddata = main_k7ddrphy_dfi_p3_rddata;
assign main_basesoc_sdram_master_p3_rddata_valid = main_k7ddrphy_dfi_p3_rddata_valid;
assign main_basesoc_sdram_slave_p0_address = main_basesoc_sdram_dfi_p0_address;
assign main_basesoc_sdram_slave_p0_bank = main_basesoc_sdram_dfi_p0_bank;
assign main_basesoc_sdram_slave_p0_cas_n = main_basesoc_sdram_dfi_p0_cas_n;
assign main_basesoc_sdram_slave_p0_cs_n = main_basesoc_sdram_dfi_p0_cs_n;
assign main_basesoc_sdram_slave_p0_ras_n = main_basesoc_sdram_dfi_p0_ras_n;
assign main_basesoc_sdram_slave_p0_we_n = main_basesoc_sdram_dfi_p0_we_n;
assign main_basesoc_sdram_slave_p0_cke = main_basesoc_sdram_dfi_p0_cke;
assign main_basesoc_sdram_slave_p0_odt = main_basesoc_sdram_dfi_p0_odt;
assign main_basesoc_sdram_slave_p0_reset_n = main_basesoc_sdram_dfi_p0_reset_n;
assign main_basesoc_sdram_slave_p0_act_n = main_basesoc_sdram_dfi_p0_act_n;
assign main_basesoc_sdram_slave_p0_wrdata = main_basesoc_sdram_dfi_p0_wrdata;
assign main_basesoc_sdram_slave_p0_wrdata_en = main_basesoc_sdram_dfi_p0_wrdata_en;
assign main_basesoc_sdram_slave_p0_wrdata_mask = main_basesoc_sdram_dfi_p0_wrdata_mask;
assign main_basesoc_sdram_slave_p0_rddata_en = main_basesoc_sdram_dfi_p0_rddata_en;
assign main_basesoc_sdram_dfi_p0_rddata = main_basesoc_sdram_slave_p0_rddata;
assign main_basesoc_sdram_dfi_p0_rddata_valid = main_basesoc_sdram_slave_p0_rddata_valid;
assign main_basesoc_sdram_slave_p1_address = main_basesoc_sdram_dfi_p1_address;
assign main_basesoc_sdram_slave_p1_bank = main_basesoc_sdram_dfi_p1_bank;
assign main_basesoc_sdram_slave_p1_cas_n = main_basesoc_sdram_dfi_p1_cas_n;
assign main_basesoc_sdram_slave_p1_cs_n = main_basesoc_sdram_dfi_p1_cs_n;
assign main_basesoc_sdram_slave_p1_ras_n = main_basesoc_sdram_dfi_p1_ras_n;
assign main_basesoc_sdram_slave_p1_we_n = main_basesoc_sdram_dfi_p1_we_n;
assign main_basesoc_sdram_slave_p1_cke = main_basesoc_sdram_dfi_p1_cke;
assign main_basesoc_sdram_slave_p1_odt = main_basesoc_sdram_dfi_p1_odt;
assign main_basesoc_sdram_slave_p1_reset_n = main_basesoc_sdram_dfi_p1_reset_n;
assign main_basesoc_sdram_slave_p1_act_n = main_basesoc_sdram_dfi_p1_act_n;
assign main_basesoc_sdram_slave_p1_wrdata = main_basesoc_sdram_dfi_p1_wrdata;
assign main_basesoc_sdram_slave_p1_wrdata_en = main_basesoc_sdram_dfi_p1_wrdata_en;
assign main_basesoc_sdram_slave_p1_wrdata_mask = main_basesoc_sdram_dfi_p1_wrdata_mask;
assign main_basesoc_sdram_slave_p1_rddata_en = main_basesoc_sdram_dfi_p1_rddata_en;
assign main_basesoc_sdram_dfi_p1_rddata = main_basesoc_sdram_slave_p1_rddata;
assign main_basesoc_sdram_dfi_p1_rddata_valid = main_basesoc_sdram_slave_p1_rddata_valid;
assign main_basesoc_sdram_slave_p2_address = main_basesoc_sdram_dfi_p2_address;
assign main_basesoc_sdram_slave_p2_bank = main_basesoc_sdram_dfi_p2_bank;
assign main_basesoc_sdram_slave_p2_cas_n = main_basesoc_sdram_dfi_p2_cas_n;
assign main_basesoc_sdram_slave_p2_cs_n = main_basesoc_sdram_dfi_p2_cs_n;
assign main_basesoc_sdram_slave_p2_ras_n = main_basesoc_sdram_dfi_p2_ras_n;
assign main_basesoc_sdram_slave_p2_we_n = main_basesoc_sdram_dfi_p2_we_n;
assign main_basesoc_sdram_slave_p2_cke = main_basesoc_sdram_dfi_p2_cke;
assign main_basesoc_sdram_slave_p2_odt = main_basesoc_sdram_dfi_p2_odt;
assign main_basesoc_sdram_slave_p2_reset_n = main_basesoc_sdram_dfi_p2_reset_n;
assign main_basesoc_sdram_slave_p2_act_n = main_basesoc_sdram_dfi_p2_act_n;
assign main_basesoc_sdram_slave_p2_wrdata = main_basesoc_sdram_dfi_p2_wrdata;
assign main_basesoc_sdram_slave_p2_wrdata_en = main_basesoc_sdram_dfi_p2_wrdata_en;
assign main_basesoc_sdram_slave_p2_wrdata_mask = main_basesoc_sdram_dfi_p2_wrdata_mask;
assign main_basesoc_sdram_slave_p2_rddata_en = main_basesoc_sdram_dfi_p2_rddata_en;
assign main_basesoc_sdram_dfi_p2_rddata = main_basesoc_sdram_slave_p2_rddata;
assign main_basesoc_sdram_dfi_p2_rddata_valid = main_basesoc_sdram_slave_p2_rddata_valid;
assign main_basesoc_sdram_slave_p3_address = main_basesoc_sdram_dfi_p3_address;
assign main_basesoc_sdram_slave_p3_bank = main_basesoc_sdram_dfi_p3_bank;
assign main_basesoc_sdram_slave_p3_cas_n = main_basesoc_sdram_dfi_p3_cas_n;
assign main_basesoc_sdram_slave_p3_cs_n = main_basesoc_sdram_dfi_p3_cs_n;
assign main_basesoc_sdram_slave_p3_ras_n = main_basesoc_sdram_dfi_p3_ras_n;
assign main_basesoc_sdram_slave_p3_we_n = main_basesoc_sdram_dfi_p3_we_n;
assign main_basesoc_sdram_slave_p3_cke = main_basesoc_sdram_dfi_p3_cke;
assign main_basesoc_sdram_slave_p3_odt = main_basesoc_sdram_dfi_p3_odt;
assign main_basesoc_sdram_slave_p3_reset_n = main_basesoc_sdram_dfi_p3_reset_n;
assign main_basesoc_sdram_slave_p3_act_n = main_basesoc_sdram_dfi_p3_act_n;
assign main_basesoc_sdram_slave_p3_wrdata = main_basesoc_sdram_dfi_p3_wrdata;
assign main_basesoc_sdram_slave_p3_wrdata_en = main_basesoc_sdram_dfi_p3_wrdata_en;
assign main_basesoc_sdram_slave_p3_wrdata_mask = main_basesoc_sdram_dfi_p3_wrdata_mask;
assign main_basesoc_sdram_slave_p3_rddata_en = main_basesoc_sdram_dfi_p3_rddata_en;
assign main_basesoc_sdram_dfi_p3_rddata = main_basesoc_sdram_slave_p3_rddata;
assign main_basesoc_sdram_dfi_p3_rddata_valid = main_basesoc_sdram_slave_p3_rddata_valid;
always @(*) begin
    main_basesoc_sdram_slave_p3_rddata_valid <= 1'd0;
    main_basesoc_sdram_csr_dfi_p2_rddata <= 128'd0;
    main_basesoc_sdram_csr_dfi_p2_rddata_valid <= 1'd0;
    main_basesoc_sdram_master_p0_address <= 14'd0;
    main_basesoc_sdram_master_p0_bank <= 3'd0;
    main_basesoc_sdram_master_p0_cas_n <= 1'd1;
    main_basesoc_sdram_master_p0_cs_n <= 1'd1;
    main_basesoc_sdram_master_p0_ras_n <= 1'd1;
    main_basesoc_sdram_master_p0_we_n <= 1'd1;
    main_basesoc_sdram_master_p0_cke <= 1'd0;
    main_basesoc_sdram_master_p0_odt <= 1'd0;
    main_basesoc_sdram_csr_dfi_p3_rddata <= 128'd0;
    main_basesoc_sdram_master_p0_reset_n <= 1'd0;
    main_basesoc_sdram_csr_dfi_p3_rddata_valid <= 1'd0;
    main_basesoc_sdram_master_p0_act_n <= 1'd1;
    main_basesoc_sdram_master_p0_wrdata <= 128'd0;
    main_basesoc_sdram_master_p0_wrdata_en <= 1'd0;
    main_basesoc_sdram_master_p0_wrdata_mask <= 16'd0;
    main_basesoc_sdram_master_p0_rddata_en <= 1'd0;
    main_basesoc_sdram_master_p1_address <= 14'd0;
    main_basesoc_sdram_master_p1_bank <= 3'd0;
    main_basesoc_sdram_master_p1_cas_n <= 1'd1;
    main_basesoc_sdram_master_p1_cs_n <= 1'd1;
    main_basesoc_sdram_master_p1_ras_n <= 1'd1;
    main_basesoc_sdram_master_p1_we_n <= 1'd1;
    main_basesoc_sdram_master_p1_cke <= 1'd0;
    main_basesoc_sdram_master_p1_odt <= 1'd0;
    main_basesoc_sdram_master_p1_reset_n <= 1'd0;
    main_basesoc_sdram_master_p1_act_n <= 1'd1;
    main_basesoc_sdram_master_p1_wrdata <= 128'd0;
    main_basesoc_sdram_master_p1_wrdata_en <= 1'd0;
    main_basesoc_sdram_master_p1_wrdata_mask <= 16'd0;
    main_basesoc_sdram_master_p1_rddata_en <= 1'd0;
    main_basesoc_sdram_master_p2_address <= 14'd0;
    main_basesoc_sdram_master_p2_bank <= 3'd0;
    main_basesoc_sdram_ext_dfi_p0_rddata <= 128'd0;
    main_basesoc_sdram_master_p2_cas_n <= 1'd1;
    main_basesoc_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_master_p2_cs_n <= 1'd1;
    main_basesoc_sdram_master_p2_ras_n <= 1'd1;
    main_basesoc_sdram_master_p2_we_n <= 1'd1;
    main_basesoc_sdram_master_p2_cke <= 1'd0;
    main_basesoc_sdram_master_p2_odt <= 1'd0;
    main_basesoc_sdram_master_p2_reset_n <= 1'd0;
    main_basesoc_sdram_master_p2_act_n <= 1'd1;
    main_basesoc_sdram_master_p2_wrdata <= 128'd0;
    main_basesoc_sdram_master_p2_wrdata_en <= 1'd0;
    main_basesoc_sdram_master_p2_wrdata_mask <= 16'd0;
    main_basesoc_sdram_master_p2_rddata_en <= 1'd0;
    main_basesoc_sdram_master_p3_address <= 14'd0;
    main_basesoc_sdram_master_p3_bank <= 3'd0;
    main_basesoc_sdram_ext_dfi_p1_rddata <= 128'd0;
    main_basesoc_sdram_master_p3_cas_n <= 1'd1;
    main_basesoc_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    main_basesoc_sdram_master_p3_cs_n <= 1'd1;
    main_basesoc_sdram_master_p3_ras_n <= 1'd1;
    main_basesoc_sdram_master_p3_we_n <= 1'd1;
    main_basesoc_sdram_master_p3_cke <= 1'd0;
    main_basesoc_sdram_master_p3_odt <= 1'd0;
    main_basesoc_sdram_master_p3_reset_n <= 1'd0;
    main_basesoc_sdram_master_p3_act_n <= 1'd1;
    main_basesoc_sdram_master_p3_wrdata <= 128'd0;
    main_basesoc_sdram_master_p3_wrdata_en <= 1'd0;
    main_basesoc_sdram_master_p3_wrdata_mask <= 16'd0;
    main_basesoc_sdram_master_p3_rddata_en <= 1'd0;
    main_basesoc_sdram_ext_dfi_p2_rddata <= 128'd0;
    main_basesoc_sdram_ext_dfi_p2_rddata_valid <= 1'd0;
    main_basesoc_sdram_slave_p0_rddata <= 128'd0;
    main_basesoc_sdram_slave_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_ext_dfi_p3_rddata <= 128'd0;
    main_basesoc_sdram_ext_dfi_p3_rddata_valid <= 1'd0;
    main_basesoc_sdram_slave_p1_rddata <= 128'd0;
    main_basesoc_sdram_slave_p1_rddata_valid <= 1'd0;
    main_basesoc_sdram_csr_dfi_p0_rddata <= 128'd0;
    main_basesoc_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    main_basesoc_sdram_slave_p2_rddata <= 128'd0;
    main_basesoc_sdram_slave_p2_rddata_valid <= 1'd0;
    main_basesoc_sdram_csr_dfi_p1_rddata <= 128'd0;
    main_basesoc_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    main_basesoc_sdram_slave_p3_rddata <= 128'd0;
    if (main_basesoc_sdram_sel) begin
        if (main_basesoc_sdram_ext_dfi_sel) begin
            main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_ext_dfi_p0_address;
            main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_ext_dfi_p0_bank;
            main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_ext_dfi_p0_cas_n;
            main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_ext_dfi_p0_cs_n;
            main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_ext_dfi_p0_ras_n;
            main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_ext_dfi_p0_we_n;
            main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_ext_dfi_p0_cke;
            main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_ext_dfi_p0_odt;
            main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_ext_dfi_p0_reset_n;
            main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_ext_dfi_p0_act_n;
            main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_ext_dfi_p0_wrdata;
            main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_ext_dfi_p0_wrdata_en;
            main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_ext_dfi_p0_wrdata_mask;
            main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_ext_dfi_p0_rddata_en;
            main_basesoc_sdram_ext_dfi_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
            main_basesoc_sdram_ext_dfi_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
            main_basesoc_sdram_master_p1_address <= main_basesoc_sdram_ext_dfi_p1_address;
            main_basesoc_sdram_master_p1_bank <= main_basesoc_sdram_ext_dfi_p1_bank;
            main_basesoc_sdram_master_p1_cas_n <= main_basesoc_sdram_ext_dfi_p1_cas_n;
            main_basesoc_sdram_master_p1_cs_n <= main_basesoc_sdram_ext_dfi_p1_cs_n;
            main_basesoc_sdram_master_p1_ras_n <= main_basesoc_sdram_ext_dfi_p1_ras_n;
            main_basesoc_sdram_master_p1_we_n <= main_basesoc_sdram_ext_dfi_p1_we_n;
            main_basesoc_sdram_master_p1_cke <= main_basesoc_sdram_ext_dfi_p1_cke;
            main_basesoc_sdram_master_p1_odt <= main_basesoc_sdram_ext_dfi_p1_odt;
            main_basesoc_sdram_master_p1_reset_n <= main_basesoc_sdram_ext_dfi_p1_reset_n;
            main_basesoc_sdram_master_p1_act_n <= main_basesoc_sdram_ext_dfi_p1_act_n;
            main_basesoc_sdram_master_p1_wrdata <= main_basesoc_sdram_ext_dfi_p1_wrdata;
            main_basesoc_sdram_master_p1_wrdata_en <= main_basesoc_sdram_ext_dfi_p1_wrdata_en;
            main_basesoc_sdram_master_p1_wrdata_mask <= main_basesoc_sdram_ext_dfi_p1_wrdata_mask;
            main_basesoc_sdram_master_p1_rddata_en <= main_basesoc_sdram_ext_dfi_p1_rddata_en;
            main_basesoc_sdram_ext_dfi_p1_rddata <= main_basesoc_sdram_master_p1_rddata;
            main_basesoc_sdram_ext_dfi_p1_rddata_valid <= main_basesoc_sdram_master_p1_rddata_valid;
            main_basesoc_sdram_master_p2_address <= main_basesoc_sdram_ext_dfi_p2_address;
            main_basesoc_sdram_master_p2_bank <= main_basesoc_sdram_ext_dfi_p2_bank;
            main_basesoc_sdram_master_p2_cas_n <= main_basesoc_sdram_ext_dfi_p2_cas_n;
            main_basesoc_sdram_master_p2_cs_n <= main_basesoc_sdram_ext_dfi_p2_cs_n;
            main_basesoc_sdram_master_p2_ras_n <= main_basesoc_sdram_ext_dfi_p2_ras_n;
            main_basesoc_sdram_master_p2_we_n <= main_basesoc_sdram_ext_dfi_p2_we_n;
            main_basesoc_sdram_master_p2_cke <= main_basesoc_sdram_ext_dfi_p2_cke;
            main_basesoc_sdram_master_p2_odt <= main_basesoc_sdram_ext_dfi_p2_odt;
            main_basesoc_sdram_master_p2_reset_n <= main_basesoc_sdram_ext_dfi_p2_reset_n;
            main_basesoc_sdram_master_p2_act_n <= main_basesoc_sdram_ext_dfi_p2_act_n;
            main_basesoc_sdram_master_p2_wrdata <= main_basesoc_sdram_ext_dfi_p2_wrdata;
            main_basesoc_sdram_master_p2_wrdata_en <= main_basesoc_sdram_ext_dfi_p2_wrdata_en;
            main_basesoc_sdram_master_p2_wrdata_mask <= main_basesoc_sdram_ext_dfi_p2_wrdata_mask;
            main_basesoc_sdram_master_p2_rddata_en <= main_basesoc_sdram_ext_dfi_p2_rddata_en;
            main_basesoc_sdram_ext_dfi_p2_rddata <= main_basesoc_sdram_master_p2_rddata;
            main_basesoc_sdram_ext_dfi_p2_rddata_valid <= main_basesoc_sdram_master_p2_rddata_valid;
            main_basesoc_sdram_master_p3_address <= main_basesoc_sdram_ext_dfi_p3_address;
            main_basesoc_sdram_master_p3_bank <= main_basesoc_sdram_ext_dfi_p3_bank;
            main_basesoc_sdram_master_p3_cas_n <= main_basesoc_sdram_ext_dfi_p3_cas_n;
            main_basesoc_sdram_master_p3_cs_n <= main_basesoc_sdram_ext_dfi_p3_cs_n;
            main_basesoc_sdram_master_p3_ras_n <= main_basesoc_sdram_ext_dfi_p3_ras_n;
            main_basesoc_sdram_master_p3_we_n <= main_basesoc_sdram_ext_dfi_p3_we_n;
            main_basesoc_sdram_master_p3_cke <= main_basesoc_sdram_ext_dfi_p3_cke;
            main_basesoc_sdram_master_p3_odt <= main_basesoc_sdram_ext_dfi_p3_odt;
            main_basesoc_sdram_master_p3_reset_n <= main_basesoc_sdram_ext_dfi_p3_reset_n;
            main_basesoc_sdram_master_p3_act_n <= main_basesoc_sdram_ext_dfi_p3_act_n;
            main_basesoc_sdram_master_p3_wrdata <= main_basesoc_sdram_ext_dfi_p3_wrdata;
            main_basesoc_sdram_master_p3_wrdata_en <= main_basesoc_sdram_ext_dfi_p3_wrdata_en;
            main_basesoc_sdram_master_p3_wrdata_mask <= main_basesoc_sdram_ext_dfi_p3_wrdata_mask;
            main_basesoc_sdram_master_p3_rddata_en <= main_basesoc_sdram_ext_dfi_p3_rddata_en;
            main_basesoc_sdram_ext_dfi_p3_rddata <= main_basesoc_sdram_master_p3_rddata;
            main_basesoc_sdram_ext_dfi_p3_rddata_valid <= main_basesoc_sdram_master_p3_rddata_valid;
        end else begin
            main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_slave_p0_address;
            main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_slave_p0_bank;
            main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_slave_p0_cas_n;
            main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_slave_p0_cs_n;
            main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_slave_p0_ras_n;
            main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_slave_p0_we_n;
            main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_slave_p0_cke;
            main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_slave_p0_odt;
            main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_slave_p0_reset_n;
            main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_slave_p0_act_n;
            main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_slave_p0_wrdata;
            main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_slave_p0_wrdata_en;
            main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_slave_p0_wrdata_mask;
            main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_slave_p0_rddata_en;
            main_basesoc_sdram_slave_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
            main_basesoc_sdram_slave_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
            main_basesoc_sdram_master_p1_address <= main_basesoc_sdram_slave_p1_address;
            main_basesoc_sdram_master_p1_bank <= main_basesoc_sdram_slave_p1_bank;
            main_basesoc_sdram_master_p1_cas_n <= main_basesoc_sdram_slave_p1_cas_n;
            main_basesoc_sdram_master_p1_cs_n <= main_basesoc_sdram_slave_p1_cs_n;
            main_basesoc_sdram_master_p1_ras_n <= main_basesoc_sdram_slave_p1_ras_n;
            main_basesoc_sdram_master_p1_we_n <= main_basesoc_sdram_slave_p1_we_n;
            main_basesoc_sdram_master_p1_cke <= main_basesoc_sdram_slave_p1_cke;
            main_basesoc_sdram_master_p1_odt <= main_basesoc_sdram_slave_p1_odt;
            main_basesoc_sdram_master_p1_reset_n <= main_basesoc_sdram_slave_p1_reset_n;
            main_basesoc_sdram_master_p1_act_n <= main_basesoc_sdram_slave_p1_act_n;
            main_basesoc_sdram_master_p1_wrdata <= main_basesoc_sdram_slave_p1_wrdata;
            main_basesoc_sdram_master_p1_wrdata_en <= main_basesoc_sdram_slave_p1_wrdata_en;
            main_basesoc_sdram_master_p1_wrdata_mask <= main_basesoc_sdram_slave_p1_wrdata_mask;
            main_basesoc_sdram_master_p1_rddata_en <= main_basesoc_sdram_slave_p1_rddata_en;
            main_basesoc_sdram_slave_p1_rddata <= main_basesoc_sdram_master_p1_rddata;
            main_basesoc_sdram_slave_p1_rddata_valid <= main_basesoc_sdram_master_p1_rddata_valid;
            main_basesoc_sdram_master_p2_address <= main_basesoc_sdram_slave_p2_address;
            main_basesoc_sdram_master_p2_bank <= main_basesoc_sdram_slave_p2_bank;
            main_basesoc_sdram_master_p2_cas_n <= main_basesoc_sdram_slave_p2_cas_n;
            main_basesoc_sdram_master_p2_cs_n <= main_basesoc_sdram_slave_p2_cs_n;
            main_basesoc_sdram_master_p2_ras_n <= main_basesoc_sdram_slave_p2_ras_n;
            main_basesoc_sdram_master_p2_we_n <= main_basesoc_sdram_slave_p2_we_n;
            main_basesoc_sdram_master_p2_cke <= main_basesoc_sdram_slave_p2_cke;
            main_basesoc_sdram_master_p2_odt <= main_basesoc_sdram_slave_p2_odt;
            main_basesoc_sdram_master_p2_reset_n <= main_basesoc_sdram_slave_p2_reset_n;
            main_basesoc_sdram_master_p2_act_n <= main_basesoc_sdram_slave_p2_act_n;
            main_basesoc_sdram_master_p2_wrdata <= main_basesoc_sdram_slave_p2_wrdata;
            main_basesoc_sdram_master_p2_wrdata_en <= main_basesoc_sdram_slave_p2_wrdata_en;
            main_basesoc_sdram_master_p2_wrdata_mask <= main_basesoc_sdram_slave_p2_wrdata_mask;
            main_basesoc_sdram_master_p2_rddata_en <= main_basesoc_sdram_slave_p2_rddata_en;
            main_basesoc_sdram_slave_p2_rddata <= main_basesoc_sdram_master_p2_rddata;
            main_basesoc_sdram_slave_p2_rddata_valid <= main_basesoc_sdram_master_p2_rddata_valid;
            main_basesoc_sdram_master_p3_address <= main_basesoc_sdram_slave_p3_address;
            main_basesoc_sdram_master_p3_bank <= main_basesoc_sdram_slave_p3_bank;
            main_basesoc_sdram_master_p3_cas_n <= main_basesoc_sdram_slave_p3_cas_n;
            main_basesoc_sdram_master_p3_cs_n <= main_basesoc_sdram_slave_p3_cs_n;
            main_basesoc_sdram_master_p3_ras_n <= main_basesoc_sdram_slave_p3_ras_n;
            main_basesoc_sdram_master_p3_we_n <= main_basesoc_sdram_slave_p3_we_n;
            main_basesoc_sdram_master_p3_cke <= main_basesoc_sdram_slave_p3_cke;
            main_basesoc_sdram_master_p3_odt <= main_basesoc_sdram_slave_p3_odt;
            main_basesoc_sdram_master_p3_reset_n <= main_basesoc_sdram_slave_p3_reset_n;
            main_basesoc_sdram_master_p3_act_n <= main_basesoc_sdram_slave_p3_act_n;
            main_basesoc_sdram_master_p3_wrdata <= main_basesoc_sdram_slave_p3_wrdata;
            main_basesoc_sdram_master_p3_wrdata_en <= main_basesoc_sdram_slave_p3_wrdata_en;
            main_basesoc_sdram_master_p3_wrdata_mask <= main_basesoc_sdram_slave_p3_wrdata_mask;
            main_basesoc_sdram_master_p3_rddata_en <= main_basesoc_sdram_slave_p3_rddata_en;
            main_basesoc_sdram_slave_p3_rddata <= main_basesoc_sdram_master_p3_rddata;
            main_basesoc_sdram_slave_p3_rddata_valid <= main_basesoc_sdram_master_p3_rddata_valid;
            if (1'd0) begin
                main_basesoc_sdram_master_p0_cs_n <= {2{main_basesoc_sdram_slave_p0_cs_n}};
                main_basesoc_sdram_master_p1_cs_n <= {2{main_basesoc_sdram_slave_p1_cs_n}};
                main_basesoc_sdram_master_p2_cs_n <= {2{main_basesoc_sdram_slave_p2_cs_n}};
                main_basesoc_sdram_master_p3_cs_n <= {2{main_basesoc_sdram_slave_p3_cs_n}};
            end
        end
    end else begin
        main_basesoc_sdram_master_p0_address <= main_basesoc_sdram_csr_dfi_p0_address;
        main_basesoc_sdram_master_p0_bank <= main_basesoc_sdram_csr_dfi_p0_bank;
        main_basesoc_sdram_master_p0_cas_n <= main_basesoc_sdram_csr_dfi_p0_cas_n;
        main_basesoc_sdram_master_p0_cs_n <= main_basesoc_sdram_csr_dfi_p0_cs_n;
        main_basesoc_sdram_master_p0_ras_n <= main_basesoc_sdram_csr_dfi_p0_ras_n;
        main_basesoc_sdram_master_p0_we_n <= main_basesoc_sdram_csr_dfi_p0_we_n;
        main_basesoc_sdram_master_p0_cke <= main_basesoc_sdram_csr_dfi_p0_cke;
        main_basesoc_sdram_master_p0_odt <= main_basesoc_sdram_csr_dfi_p0_odt;
        main_basesoc_sdram_master_p0_reset_n <= main_basesoc_sdram_csr_dfi_p0_reset_n;
        main_basesoc_sdram_master_p0_act_n <= main_basesoc_sdram_csr_dfi_p0_act_n;
        main_basesoc_sdram_master_p0_wrdata <= main_basesoc_sdram_csr_dfi_p0_wrdata;
        main_basesoc_sdram_master_p0_wrdata_en <= main_basesoc_sdram_csr_dfi_p0_wrdata_en;
        main_basesoc_sdram_master_p0_wrdata_mask <= main_basesoc_sdram_csr_dfi_p0_wrdata_mask;
        main_basesoc_sdram_master_p0_rddata_en <= main_basesoc_sdram_csr_dfi_p0_rddata_en;
        main_basesoc_sdram_csr_dfi_p0_rddata <= main_basesoc_sdram_master_p0_rddata;
        main_basesoc_sdram_csr_dfi_p0_rddata_valid <= main_basesoc_sdram_master_p0_rddata_valid;
        main_basesoc_sdram_master_p1_address <= main_basesoc_sdram_csr_dfi_p1_address;
        main_basesoc_sdram_master_p1_bank <= main_basesoc_sdram_csr_dfi_p1_bank;
        main_basesoc_sdram_master_p1_cas_n <= main_basesoc_sdram_csr_dfi_p1_cas_n;
        main_basesoc_sdram_master_p1_cs_n <= main_basesoc_sdram_csr_dfi_p1_cs_n;
        main_basesoc_sdram_master_p1_ras_n <= main_basesoc_sdram_csr_dfi_p1_ras_n;
        main_basesoc_sdram_master_p1_we_n <= main_basesoc_sdram_csr_dfi_p1_we_n;
        main_basesoc_sdram_master_p1_cke <= main_basesoc_sdram_csr_dfi_p1_cke;
        main_basesoc_sdram_master_p1_odt <= main_basesoc_sdram_csr_dfi_p1_odt;
        main_basesoc_sdram_master_p1_reset_n <= main_basesoc_sdram_csr_dfi_p1_reset_n;
        main_basesoc_sdram_master_p1_act_n <= main_basesoc_sdram_csr_dfi_p1_act_n;
        main_basesoc_sdram_master_p1_wrdata <= main_basesoc_sdram_csr_dfi_p1_wrdata;
        main_basesoc_sdram_master_p1_wrdata_en <= main_basesoc_sdram_csr_dfi_p1_wrdata_en;
        main_basesoc_sdram_master_p1_wrdata_mask <= main_basesoc_sdram_csr_dfi_p1_wrdata_mask;
        main_basesoc_sdram_master_p1_rddata_en <= main_basesoc_sdram_csr_dfi_p1_rddata_en;
        main_basesoc_sdram_csr_dfi_p1_rddata <= main_basesoc_sdram_master_p1_rddata;
        main_basesoc_sdram_csr_dfi_p1_rddata_valid <= main_basesoc_sdram_master_p1_rddata_valid;
        main_basesoc_sdram_master_p2_address <= main_basesoc_sdram_csr_dfi_p2_address;
        main_basesoc_sdram_master_p2_bank <= main_basesoc_sdram_csr_dfi_p2_bank;
        main_basesoc_sdram_master_p2_cas_n <= main_basesoc_sdram_csr_dfi_p2_cas_n;
        main_basesoc_sdram_master_p2_cs_n <= main_basesoc_sdram_csr_dfi_p2_cs_n;
        main_basesoc_sdram_master_p2_ras_n <= main_basesoc_sdram_csr_dfi_p2_ras_n;
        main_basesoc_sdram_master_p2_we_n <= main_basesoc_sdram_csr_dfi_p2_we_n;
        main_basesoc_sdram_master_p2_cke <= main_basesoc_sdram_csr_dfi_p2_cke;
        main_basesoc_sdram_master_p2_odt <= main_basesoc_sdram_csr_dfi_p2_odt;
        main_basesoc_sdram_master_p2_reset_n <= main_basesoc_sdram_csr_dfi_p2_reset_n;
        main_basesoc_sdram_master_p2_act_n <= main_basesoc_sdram_csr_dfi_p2_act_n;
        main_basesoc_sdram_master_p2_wrdata <= main_basesoc_sdram_csr_dfi_p2_wrdata;
        main_basesoc_sdram_master_p2_wrdata_en <= main_basesoc_sdram_csr_dfi_p2_wrdata_en;
        main_basesoc_sdram_master_p2_wrdata_mask <= main_basesoc_sdram_csr_dfi_p2_wrdata_mask;
        main_basesoc_sdram_master_p2_rddata_en <= main_basesoc_sdram_csr_dfi_p2_rddata_en;
        main_basesoc_sdram_csr_dfi_p2_rddata <= main_basesoc_sdram_master_p2_rddata;
        main_basesoc_sdram_csr_dfi_p2_rddata_valid <= main_basesoc_sdram_master_p2_rddata_valid;
        main_basesoc_sdram_master_p3_address <= main_basesoc_sdram_csr_dfi_p3_address;
        main_basesoc_sdram_master_p3_bank <= main_basesoc_sdram_csr_dfi_p3_bank;
        main_basesoc_sdram_master_p3_cas_n <= main_basesoc_sdram_csr_dfi_p3_cas_n;
        main_basesoc_sdram_master_p3_cs_n <= main_basesoc_sdram_csr_dfi_p3_cs_n;
        main_basesoc_sdram_master_p3_ras_n <= main_basesoc_sdram_csr_dfi_p3_ras_n;
        main_basesoc_sdram_master_p3_we_n <= main_basesoc_sdram_csr_dfi_p3_we_n;
        main_basesoc_sdram_master_p3_cke <= main_basesoc_sdram_csr_dfi_p3_cke;
        main_basesoc_sdram_master_p3_odt <= main_basesoc_sdram_csr_dfi_p3_odt;
        main_basesoc_sdram_master_p3_reset_n <= main_basesoc_sdram_csr_dfi_p3_reset_n;
        main_basesoc_sdram_master_p3_act_n <= main_basesoc_sdram_csr_dfi_p3_act_n;
        main_basesoc_sdram_master_p3_wrdata <= main_basesoc_sdram_csr_dfi_p3_wrdata;
        main_basesoc_sdram_master_p3_wrdata_en <= main_basesoc_sdram_csr_dfi_p3_wrdata_en;
        main_basesoc_sdram_master_p3_wrdata_mask <= main_basesoc_sdram_csr_dfi_p3_wrdata_mask;
        main_basesoc_sdram_master_p3_rddata_en <= main_basesoc_sdram_csr_dfi_p3_rddata_en;
        main_basesoc_sdram_csr_dfi_p3_rddata <= main_basesoc_sdram_master_p3_rddata;
        main_basesoc_sdram_csr_dfi_p3_rddata_valid <= main_basesoc_sdram_master_p3_rddata_valid;
    end
end
assign main_basesoc_sdram_csr_dfi_p0_cke = main_basesoc_sdram_cke;
assign main_basesoc_sdram_csr_dfi_p1_cke = main_basesoc_sdram_cke;
assign main_basesoc_sdram_csr_dfi_p2_cke = main_basesoc_sdram_cke;
assign main_basesoc_sdram_csr_dfi_p3_cke = main_basesoc_sdram_cke;
assign main_basesoc_sdram_csr_dfi_p0_odt = main_basesoc_sdram_odt;
assign main_basesoc_sdram_csr_dfi_p1_odt = main_basesoc_sdram_odt;
assign main_basesoc_sdram_csr_dfi_p2_odt = main_basesoc_sdram_odt;
assign main_basesoc_sdram_csr_dfi_p3_odt = main_basesoc_sdram_odt;
assign main_basesoc_sdram_csr_dfi_p0_reset_n = main_basesoc_sdram_reset_n;
assign main_basesoc_sdram_csr_dfi_p1_reset_n = main_basesoc_sdram_reset_n;
assign main_basesoc_sdram_csr_dfi_p2_reset_n = main_basesoc_sdram_reset_n;
assign main_basesoc_sdram_csr_dfi_p3_reset_n = main_basesoc_sdram_reset_n;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
    if (main_basesoc_sdram_phaseinjector0_command_issue_re) begin
        if (main_basesoc_sdram_phaseinjector0_csrfield_cs_top) begin
            main_basesoc_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (main_basesoc_sdram_phaseinjector0_csrfield_cs_bottom) begin
                main_basesoc_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                main_basesoc_sdram_csr_dfi_p0_cs_n <= {1{(~main_basesoc_sdram_phaseinjector0_csrfield_cs)}};
            end
        end
        main_basesoc_sdram_csr_dfi_p0_we_n <= (~main_basesoc_sdram_phaseinjector0_csrfield_we);
        main_basesoc_sdram_csr_dfi_p0_cas_n <= (~main_basesoc_sdram_phaseinjector0_csrfield_cas);
        main_basesoc_sdram_csr_dfi_p0_ras_n <= (~main_basesoc_sdram_phaseinjector0_csrfield_ras);
    end else begin
        main_basesoc_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
        main_basesoc_sdram_csr_dfi_p0_we_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p0_cas_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign main_basesoc_sdram_csr_dfi_p0_address = main_basesoc_sdram_phaseinjector0_address_storage;
assign main_basesoc_sdram_csr_dfi_p0_bank = main_basesoc_sdram_phaseinjector0_baddress_storage;
assign main_basesoc_sdram_csr_dfi_p0_wrdata_en = (main_basesoc_sdram_phaseinjector0_command_issue_re & main_basesoc_sdram_phaseinjector0_csrfield_wren);
assign main_basesoc_sdram_csr_dfi_p0_rddata_en = (main_basesoc_sdram_phaseinjector0_command_issue_re & main_basesoc_sdram_phaseinjector0_csrfield_rden);
assign main_basesoc_sdram_csr_dfi_p0_wrdata = main_basesoc_sdram_phaseinjector0_wrdata_storage;
assign main_basesoc_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p1_cs_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p1_ras_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p1_we_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p1_cas_n <= 1'd1;
    if (main_basesoc_sdram_phaseinjector1_command_issue_re) begin
        if (main_basesoc_sdram_phaseinjector1_csrfield_cs_top) begin
            main_basesoc_sdram_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (main_basesoc_sdram_phaseinjector1_csrfield_cs_bottom) begin
                main_basesoc_sdram_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                main_basesoc_sdram_csr_dfi_p1_cs_n <= {1{(~main_basesoc_sdram_phaseinjector1_csrfield_cs)}};
            end
        end
        main_basesoc_sdram_csr_dfi_p1_we_n <= (~main_basesoc_sdram_phaseinjector1_csrfield_we);
        main_basesoc_sdram_csr_dfi_p1_cas_n <= (~main_basesoc_sdram_phaseinjector1_csrfield_cas);
        main_basesoc_sdram_csr_dfi_p1_ras_n <= (~main_basesoc_sdram_phaseinjector1_csrfield_ras);
    end else begin
        main_basesoc_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
        main_basesoc_sdram_csr_dfi_p1_we_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p1_cas_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign main_basesoc_sdram_csr_dfi_p1_address = main_basesoc_sdram_phaseinjector1_address_storage;
assign main_basesoc_sdram_csr_dfi_p1_bank = main_basesoc_sdram_phaseinjector1_baddress_storage;
assign main_basesoc_sdram_csr_dfi_p1_wrdata_en = (main_basesoc_sdram_phaseinjector1_command_issue_re & main_basesoc_sdram_phaseinjector1_csrfield_wren);
assign main_basesoc_sdram_csr_dfi_p1_rddata_en = (main_basesoc_sdram_phaseinjector1_command_issue_re & main_basesoc_sdram_phaseinjector1_csrfield_rden);
assign main_basesoc_sdram_csr_dfi_p1_wrdata = main_basesoc_sdram_phaseinjector1_wrdata_storage;
assign main_basesoc_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p2_cs_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p2_ras_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p2_we_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p2_cas_n <= 1'd1;
    if (main_basesoc_sdram_phaseinjector2_command_issue_re) begin
        if (main_basesoc_sdram_phaseinjector2_csrfield_cs_top) begin
            main_basesoc_sdram_csr_dfi_p2_cs_n <= 2'd2;
        end else begin
            if (main_basesoc_sdram_phaseinjector2_csrfield_cs_bottom) begin
                main_basesoc_sdram_csr_dfi_p2_cs_n <= 1'd1;
            end else begin
                main_basesoc_sdram_csr_dfi_p2_cs_n <= {1{(~main_basesoc_sdram_phaseinjector2_csrfield_cs)}};
            end
        end
        main_basesoc_sdram_csr_dfi_p2_we_n <= (~main_basesoc_sdram_phaseinjector2_csrfield_we);
        main_basesoc_sdram_csr_dfi_p2_cas_n <= (~main_basesoc_sdram_phaseinjector2_csrfield_cas);
        main_basesoc_sdram_csr_dfi_p2_ras_n <= (~main_basesoc_sdram_phaseinjector2_csrfield_ras);
    end else begin
        main_basesoc_sdram_csr_dfi_p2_cs_n <= {1{1'd1}};
        main_basesoc_sdram_csr_dfi_p2_we_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p2_cas_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p2_ras_n <= 1'd1;
    end
end
assign main_basesoc_sdram_csr_dfi_p2_address = main_basesoc_sdram_phaseinjector2_address_storage;
assign main_basesoc_sdram_csr_dfi_p2_bank = main_basesoc_sdram_phaseinjector2_baddress_storage;
assign main_basesoc_sdram_csr_dfi_p2_wrdata_en = (main_basesoc_sdram_phaseinjector2_command_issue_re & main_basesoc_sdram_phaseinjector2_csrfield_wren);
assign main_basesoc_sdram_csr_dfi_p2_rddata_en = (main_basesoc_sdram_phaseinjector2_command_issue_re & main_basesoc_sdram_phaseinjector2_csrfield_rden);
assign main_basesoc_sdram_csr_dfi_p2_wrdata = main_basesoc_sdram_phaseinjector2_wrdata_storage;
assign main_basesoc_sdram_csr_dfi_p2_wrdata_mask = 1'd0;
always @(*) begin
    main_basesoc_sdram_csr_dfi_p3_cs_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p3_ras_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p3_we_n <= 1'd1;
    main_basesoc_sdram_csr_dfi_p3_cas_n <= 1'd1;
    if (main_basesoc_sdram_phaseinjector3_command_issue_re) begin
        if (main_basesoc_sdram_phaseinjector3_csrfield_cs_top) begin
            main_basesoc_sdram_csr_dfi_p3_cs_n <= 2'd2;
        end else begin
            if (main_basesoc_sdram_phaseinjector3_csrfield_cs_bottom) begin
                main_basesoc_sdram_csr_dfi_p3_cs_n <= 1'd1;
            end else begin
                main_basesoc_sdram_csr_dfi_p3_cs_n <= {1{(~main_basesoc_sdram_phaseinjector3_csrfield_cs)}};
            end
        end
        main_basesoc_sdram_csr_dfi_p3_we_n <= (~main_basesoc_sdram_phaseinjector3_csrfield_we);
        main_basesoc_sdram_csr_dfi_p3_cas_n <= (~main_basesoc_sdram_phaseinjector3_csrfield_cas);
        main_basesoc_sdram_csr_dfi_p3_ras_n <= (~main_basesoc_sdram_phaseinjector3_csrfield_ras);
    end else begin
        main_basesoc_sdram_csr_dfi_p3_cs_n <= {1{1'd1}};
        main_basesoc_sdram_csr_dfi_p3_we_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p3_cas_n <= 1'd1;
        main_basesoc_sdram_csr_dfi_p3_ras_n <= 1'd1;
    end
end
assign main_basesoc_sdram_csr_dfi_p3_address = main_basesoc_sdram_phaseinjector3_address_storage;
assign main_basesoc_sdram_csr_dfi_p3_bank = main_basesoc_sdram_phaseinjector3_baddress_storage;
assign main_basesoc_sdram_csr_dfi_p3_wrdata_en = (main_basesoc_sdram_phaseinjector3_command_issue_re & main_basesoc_sdram_phaseinjector3_csrfield_wren);
assign main_basesoc_sdram_csr_dfi_p3_rddata_en = (main_basesoc_sdram_phaseinjector3_command_issue_re & main_basesoc_sdram_phaseinjector3_csrfield_rden);
assign main_basesoc_sdram_csr_dfi_p3_wrdata = main_basesoc_sdram_phaseinjector3_wrdata_storage;
assign main_basesoc_sdram_csr_dfi_p3_wrdata_mask = 1'd0;
assign main_basesoc_sdram_bankmachine0_req_valid = main_basesoc_sdram_interface_bank0_valid;
assign main_basesoc_sdram_interface_bank0_ready = main_basesoc_sdram_bankmachine0_req_ready;
assign main_basesoc_sdram_bankmachine0_req_we = main_basesoc_sdram_interface_bank0_we;
assign main_basesoc_sdram_bankmachine0_req_addr = main_basesoc_sdram_interface_bank0_addr;
assign main_basesoc_sdram_interface_bank0_lock = main_basesoc_sdram_bankmachine0_req_lock;
assign main_basesoc_sdram_interface_bank0_wdata_ready = main_basesoc_sdram_bankmachine0_req_wdata_ready;
assign main_basesoc_sdram_interface_bank0_rdata_valid = main_basesoc_sdram_bankmachine0_req_rdata_valid;
assign main_basesoc_sdram_bankmachine1_req_valid = main_basesoc_sdram_interface_bank1_valid;
assign main_basesoc_sdram_interface_bank1_ready = main_basesoc_sdram_bankmachine1_req_ready;
assign main_basesoc_sdram_bankmachine1_req_we = main_basesoc_sdram_interface_bank1_we;
assign main_basesoc_sdram_bankmachine1_req_addr = main_basesoc_sdram_interface_bank1_addr;
assign main_basesoc_sdram_interface_bank1_lock = main_basesoc_sdram_bankmachine1_req_lock;
assign main_basesoc_sdram_interface_bank1_wdata_ready = main_basesoc_sdram_bankmachine1_req_wdata_ready;
assign main_basesoc_sdram_interface_bank1_rdata_valid = main_basesoc_sdram_bankmachine1_req_rdata_valid;
assign main_basesoc_sdram_bankmachine2_req_valid = main_basesoc_sdram_interface_bank2_valid;
assign main_basesoc_sdram_interface_bank2_ready = main_basesoc_sdram_bankmachine2_req_ready;
assign main_basesoc_sdram_bankmachine2_req_we = main_basesoc_sdram_interface_bank2_we;
assign main_basesoc_sdram_bankmachine2_req_addr = main_basesoc_sdram_interface_bank2_addr;
assign main_basesoc_sdram_interface_bank2_lock = main_basesoc_sdram_bankmachine2_req_lock;
assign main_basesoc_sdram_interface_bank2_wdata_ready = main_basesoc_sdram_bankmachine2_req_wdata_ready;
assign main_basesoc_sdram_interface_bank2_rdata_valid = main_basesoc_sdram_bankmachine2_req_rdata_valid;
assign main_basesoc_sdram_bankmachine3_req_valid = main_basesoc_sdram_interface_bank3_valid;
assign main_basesoc_sdram_interface_bank3_ready = main_basesoc_sdram_bankmachine3_req_ready;
assign main_basesoc_sdram_bankmachine3_req_we = main_basesoc_sdram_interface_bank3_we;
assign main_basesoc_sdram_bankmachine3_req_addr = main_basesoc_sdram_interface_bank3_addr;
assign main_basesoc_sdram_interface_bank3_lock = main_basesoc_sdram_bankmachine3_req_lock;
assign main_basesoc_sdram_interface_bank3_wdata_ready = main_basesoc_sdram_bankmachine3_req_wdata_ready;
assign main_basesoc_sdram_interface_bank3_rdata_valid = main_basesoc_sdram_bankmachine3_req_rdata_valid;
assign main_basesoc_sdram_bankmachine4_req_valid = main_basesoc_sdram_interface_bank4_valid;
assign main_basesoc_sdram_interface_bank4_ready = main_basesoc_sdram_bankmachine4_req_ready;
assign main_basesoc_sdram_bankmachine4_req_we = main_basesoc_sdram_interface_bank4_we;
assign main_basesoc_sdram_bankmachine4_req_addr = main_basesoc_sdram_interface_bank4_addr;
assign main_basesoc_sdram_interface_bank4_lock = main_basesoc_sdram_bankmachine4_req_lock;
assign main_basesoc_sdram_interface_bank4_wdata_ready = main_basesoc_sdram_bankmachine4_req_wdata_ready;
assign main_basesoc_sdram_interface_bank4_rdata_valid = main_basesoc_sdram_bankmachine4_req_rdata_valid;
assign main_basesoc_sdram_bankmachine5_req_valid = main_basesoc_sdram_interface_bank5_valid;
assign main_basesoc_sdram_interface_bank5_ready = main_basesoc_sdram_bankmachine5_req_ready;
assign main_basesoc_sdram_bankmachine5_req_we = main_basesoc_sdram_interface_bank5_we;
assign main_basesoc_sdram_bankmachine5_req_addr = main_basesoc_sdram_interface_bank5_addr;
assign main_basesoc_sdram_interface_bank5_lock = main_basesoc_sdram_bankmachine5_req_lock;
assign main_basesoc_sdram_interface_bank5_wdata_ready = main_basesoc_sdram_bankmachine5_req_wdata_ready;
assign main_basesoc_sdram_interface_bank5_rdata_valid = main_basesoc_sdram_bankmachine5_req_rdata_valid;
assign main_basesoc_sdram_bankmachine6_req_valid = main_basesoc_sdram_interface_bank6_valid;
assign main_basesoc_sdram_interface_bank6_ready = main_basesoc_sdram_bankmachine6_req_ready;
assign main_basesoc_sdram_bankmachine6_req_we = main_basesoc_sdram_interface_bank6_we;
assign main_basesoc_sdram_bankmachine6_req_addr = main_basesoc_sdram_interface_bank6_addr;
assign main_basesoc_sdram_interface_bank6_lock = main_basesoc_sdram_bankmachine6_req_lock;
assign main_basesoc_sdram_interface_bank6_wdata_ready = main_basesoc_sdram_bankmachine6_req_wdata_ready;
assign main_basesoc_sdram_interface_bank6_rdata_valid = main_basesoc_sdram_bankmachine6_req_rdata_valid;
assign main_basesoc_sdram_bankmachine7_req_valid = main_basesoc_sdram_interface_bank7_valid;
assign main_basesoc_sdram_interface_bank7_ready = main_basesoc_sdram_bankmachine7_req_ready;
assign main_basesoc_sdram_bankmachine7_req_we = main_basesoc_sdram_interface_bank7_we;
assign main_basesoc_sdram_bankmachine7_req_addr = main_basesoc_sdram_interface_bank7_addr;
assign main_basesoc_sdram_interface_bank7_lock = main_basesoc_sdram_bankmachine7_req_lock;
assign main_basesoc_sdram_interface_bank7_wdata_ready = main_basesoc_sdram_bankmachine7_req_wdata_ready;
assign main_basesoc_sdram_interface_bank7_rdata_valid = main_basesoc_sdram_bankmachine7_req_rdata_valid;
assign main_basesoc_sdram_timer_wait = (~main_basesoc_sdram_timer_done0);
assign main_basesoc_sdram_postponer_req_i = main_basesoc_sdram_timer_done0;
assign main_basesoc_sdram_wants_refresh = main_basesoc_sdram_postponer_req_o;
assign main_basesoc_sdram_wants_zqcs = main_basesoc_sdram_zqcs_timer_done0;
assign main_basesoc_sdram_zqcs_timer_wait = (~main_basesoc_sdram_zqcs_executer_done);
assign main_basesoc_sdram_timer_done1 = (main_basesoc_sdram_timer_count1 == 1'd0);
assign main_basesoc_sdram_timer_done0 = main_basesoc_sdram_timer_done1;
assign main_basesoc_sdram_timer_count0 = main_basesoc_sdram_timer_count1;
assign main_basesoc_sdram_sequencer_start1 = (main_basesoc_sdram_sequencer_start0 | (main_basesoc_sdram_sequencer_count != 1'd0));
assign main_basesoc_sdram_sequencer_done0 = (main_basesoc_sdram_sequencer_done1 & (main_basesoc_sdram_sequencer_count == 1'd0));
assign main_basesoc_sdram_zqcs_timer_done1 = (main_basesoc_sdram_zqcs_timer_count1 == 1'd0);
assign main_basesoc_sdram_zqcs_timer_done0 = main_basesoc_sdram_zqcs_timer_done1;
assign main_basesoc_sdram_zqcs_timer_count0 = main_basesoc_sdram_zqcs_timer_count1;
always @(*) begin
    main_basesoc_sdram_sequencer_start0 <= 1'd0;
    builder_basesoc_refresher_next_state <= 2'd0;
    main_basesoc_sdram_cmd_valid <= 1'd0;
    main_basesoc_sdram_zqcs_executer_start <= 1'd0;
    main_basesoc_sdram_cmd_last <= 1'd0;
    builder_basesoc_refresher_next_state <= builder_basesoc_refresher_state;
    case (builder_basesoc_refresher_state)
        1'd1: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_cmd_ready) begin
                main_basesoc_sdram_sequencer_start0 <= 1'd1;
                builder_basesoc_refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_sequencer_done0) begin
                if (main_basesoc_sdram_wants_zqcs) begin
                    main_basesoc_sdram_zqcs_executer_start <= 1'd1;
                    builder_basesoc_refresher_next_state <= 2'd3;
                end else begin
                    main_basesoc_sdram_cmd_valid <= 1'd0;
                    main_basesoc_sdram_cmd_last <= 1'd1;
                    builder_basesoc_refresher_next_state <= 1'd0;
                end
            end
        end
        2'd3: begin
            main_basesoc_sdram_cmd_valid <= 1'd1;
            if (main_basesoc_sdram_zqcs_executer_done) begin
                main_basesoc_sdram_cmd_valid <= 1'd0;
                main_basesoc_sdram_cmd_last <= 1'd1;
                builder_basesoc_refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (main_basesoc_sdram_wants_refresh) begin
                    builder_basesoc_refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine0_sink_valid = main_basesoc_sdram_bankmachine0_req_valid;
assign main_basesoc_sdram_bankmachine0_req_ready = main_basesoc_sdram_bankmachine0_sink_ready;
assign main_basesoc_sdram_bankmachine0_sink_payload_we = main_basesoc_sdram_bankmachine0_req_we;
assign main_basesoc_sdram_bankmachine0_sink_payload_addr = main_basesoc_sdram_bankmachine0_req_addr;
assign main_basesoc_sdram_bankmachine0_sink_sink_valid = main_basesoc_sdram_bankmachine0_source_valid;
assign main_basesoc_sdram_bankmachine0_source_ready = main_basesoc_sdram_bankmachine0_sink_sink_ready;
assign main_basesoc_sdram_bankmachine0_sink_sink_first = main_basesoc_sdram_bankmachine0_source_first;
assign main_basesoc_sdram_bankmachine0_sink_sink_last = main_basesoc_sdram_bankmachine0_source_last;
assign main_basesoc_sdram_bankmachine0_sink_sink_payload_we = main_basesoc_sdram_bankmachine0_source_payload_we;
assign main_basesoc_sdram_bankmachine0_sink_sink_payload_addr = main_basesoc_sdram_bankmachine0_source_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_source_ready = (main_basesoc_sdram_bankmachine0_req_wdata_ready | main_basesoc_sdram_bankmachine0_req_rdata_valid);
assign main_basesoc_sdram_bankmachine0_req_lock = (main_basesoc_sdram_bankmachine0_source_valid | main_basesoc_sdram_bankmachine0_source_source_valid);
assign main_basesoc_sdram_bankmachine0_row_hit = (main_basesoc_sdram_bankmachine0_row == main_basesoc_sdram_bankmachine0_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    main_basesoc_sdram_bankmachine0_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine0_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine0_cmd_payload_a <= main_basesoc_sdram_bankmachine0_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine0_cmd_payload_a <= ((main_basesoc_sdram_bankmachine0_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine0_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine0_twtpcon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine0_trccon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_row_open);
assign main_basesoc_sdram_bankmachine0_trascon_valid = ((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_ready) & main_basesoc_sdram_bankmachine0_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine0_source_valid & main_basesoc_sdram_bankmachine0_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine0_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine0_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine0_auto_precharge <= (main_basesoc_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine0_syncfifo0_din = {main_basesoc_sdram_bankmachine0_fifo_in_last, main_basesoc_sdram_bankmachine0_fifo_in_first, main_basesoc_sdram_bankmachine0_fifo_in_payload_addr, main_basesoc_sdram_bankmachine0_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine0_fifo_out_last, main_basesoc_sdram_bankmachine0_fifo_out_first, main_basesoc_sdram_bankmachine0_fifo_out_payload_addr, main_basesoc_sdram_bankmachine0_fifo_out_payload_we} = main_basesoc_sdram_bankmachine0_syncfifo0_dout;
assign main_basesoc_sdram_bankmachine0_sink_ready = main_basesoc_sdram_bankmachine0_syncfifo0_writable;
assign main_basesoc_sdram_bankmachine0_syncfifo0_we = main_basesoc_sdram_bankmachine0_sink_valid;
assign main_basesoc_sdram_bankmachine0_fifo_in_first = main_basesoc_sdram_bankmachine0_sink_first;
assign main_basesoc_sdram_bankmachine0_fifo_in_last = main_basesoc_sdram_bankmachine0_sink_last;
assign main_basesoc_sdram_bankmachine0_fifo_in_payload_we = main_basesoc_sdram_bankmachine0_sink_payload_we;
assign main_basesoc_sdram_bankmachine0_fifo_in_payload_addr = main_basesoc_sdram_bankmachine0_sink_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_valid = main_basesoc_sdram_bankmachine0_syncfifo0_readable;
assign main_basesoc_sdram_bankmachine0_source_first = main_basesoc_sdram_bankmachine0_fifo_out_first;
assign main_basesoc_sdram_bankmachine0_source_last = main_basesoc_sdram_bankmachine0_fifo_out_last;
assign main_basesoc_sdram_bankmachine0_source_payload_we = main_basesoc_sdram_bankmachine0_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine0_source_payload_addr = main_basesoc_sdram_bankmachine0_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine0_syncfifo0_re = main_basesoc_sdram_bankmachine0_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine0_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine0_replace) begin
        main_basesoc_sdram_bankmachine0_wrport_adr <= (main_basesoc_sdram_bankmachine0_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine0_wrport_adr <= main_basesoc_sdram_bankmachine0_produce;
    end
end
assign main_basesoc_sdram_bankmachine0_wrport_dat_w = main_basesoc_sdram_bankmachine0_syncfifo0_din;
assign main_basesoc_sdram_bankmachine0_wrport_we = (main_basesoc_sdram_bankmachine0_syncfifo0_we & (main_basesoc_sdram_bankmachine0_syncfifo0_writable | main_basesoc_sdram_bankmachine0_replace));
assign main_basesoc_sdram_bankmachine0_do_read = (main_basesoc_sdram_bankmachine0_syncfifo0_readable & main_basesoc_sdram_bankmachine0_syncfifo0_re);
assign main_basesoc_sdram_bankmachine0_rdport_adr = main_basesoc_sdram_bankmachine0_consume;
assign main_basesoc_sdram_bankmachine0_syncfifo0_dout = main_basesoc_sdram_bankmachine0_rdport_dat_r;
assign main_basesoc_sdram_bankmachine0_syncfifo0_writable = (main_basesoc_sdram_bankmachine0_level != 4'd8);
assign main_basesoc_sdram_bankmachine0_syncfifo0_readable = (main_basesoc_sdram_bankmachine0_level != 1'd0);
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine0_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine0_sink_sink_valid;
assign main_basesoc_sdram_bankmachine0_sink_sink_ready = main_basesoc_sdram_bankmachine0_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_first = main_basesoc_sdram_bankmachine0_sink_sink_first;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_last = main_basesoc_sdram_bankmachine0_sink_sink_last;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine0_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine0_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine0_source_source_valid = main_basesoc_sdram_bankmachine0_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine0_pipe_valid_source_ready = main_basesoc_sdram_bankmachine0_source_source_ready;
assign main_basesoc_sdram_bankmachine0_source_source_first = main_basesoc_sdram_bankmachine0_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine0_source_source_last = main_basesoc_sdram_bankmachine0_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine0_source_source_payload_we = main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine0_source_source_payload_addr = main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_open <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine0_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine0_refresh_gnt <= 1'd0;
    builder_basesoc_bankmachine0_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    builder_basesoc_bankmachine0_next_state <= builder_basesoc_bankmachine0_state;
    case (builder_basesoc_bankmachine0_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine0_twtpcon_ready & main_basesoc_sdram_bankmachine0_trascon_ready)) begin
                main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine0_cmd_ready) begin
                    builder_basesoc_bankmachine0_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine0_twtpcon_ready & main_basesoc_sdram_bankmachine0_trascon_ready)) begin
                builder_basesoc_bankmachine0_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine0_trccon_ready) begin
                main_basesoc_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine0_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine0_cmd_ready) begin
                    builder_basesoc_bankmachine0_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine0_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine0_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine0_refresh_req)) begin
                builder_basesoc_bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine0_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine0_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine0_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine0_refresh_req) begin
                builder_basesoc_bankmachine0_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine0_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine0_row_opened) begin
                        if (main_basesoc_sdram_bankmachine0_row_hit) begin
                            main_basesoc_sdram_bankmachine0_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine0_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine0_req_wdata_ready <= main_basesoc_sdram_bankmachine0_cmd_ready;
                                main_basesoc_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine0_req_rdata_valid <= main_basesoc_sdram_bankmachine0_cmd_ready;
                                main_basesoc_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine0_cmd_ready & main_basesoc_sdram_bankmachine0_auto_precharge)) begin
                                builder_basesoc_bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine1_sink_valid = main_basesoc_sdram_bankmachine1_req_valid;
assign main_basesoc_sdram_bankmachine1_req_ready = main_basesoc_sdram_bankmachine1_sink_ready;
assign main_basesoc_sdram_bankmachine1_sink_payload_we = main_basesoc_sdram_bankmachine1_req_we;
assign main_basesoc_sdram_bankmachine1_sink_payload_addr = main_basesoc_sdram_bankmachine1_req_addr;
assign main_basesoc_sdram_bankmachine1_sink_sink_valid = main_basesoc_sdram_bankmachine1_source_valid;
assign main_basesoc_sdram_bankmachine1_source_ready = main_basesoc_sdram_bankmachine1_sink_sink_ready;
assign main_basesoc_sdram_bankmachine1_sink_sink_first = main_basesoc_sdram_bankmachine1_source_first;
assign main_basesoc_sdram_bankmachine1_sink_sink_last = main_basesoc_sdram_bankmachine1_source_last;
assign main_basesoc_sdram_bankmachine1_sink_sink_payload_we = main_basesoc_sdram_bankmachine1_source_payload_we;
assign main_basesoc_sdram_bankmachine1_sink_sink_payload_addr = main_basesoc_sdram_bankmachine1_source_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_source_ready = (main_basesoc_sdram_bankmachine1_req_wdata_ready | main_basesoc_sdram_bankmachine1_req_rdata_valid);
assign main_basesoc_sdram_bankmachine1_req_lock = (main_basesoc_sdram_bankmachine1_source_valid | main_basesoc_sdram_bankmachine1_source_source_valid);
assign main_basesoc_sdram_bankmachine1_row_hit = (main_basesoc_sdram_bankmachine1_row == main_basesoc_sdram_bankmachine1_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    main_basesoc_sdram_bankmachine1_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine1_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine1_cmd_payload_a <= main_basesoc_sdram_bankmachine1_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine1_cmd_payload_a <= ((main_basesoc_sdram_bankmachine1_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine1_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine1_twtpcon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine1_trccon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_row_open);
assign main_basesoc_sdram_bankmachine1_trascon_valid = ((main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_ready) & main_basesoc_sdram_bankmachine1_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine1_source_valid & main_basesoc_sdram_bankmachine1_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine1_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine1_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine1_auto_precharge <= (main_basesoc_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine1_syncfifo1_din = {main_basesoc_sdram_bankmachine1_fifo_in_last, main_basesoc_sdram_bankmachine1_fifo_in_first, main_basesoc_sdram_bankmachine1_fifo_in_payload_addr, main_basesoc_sdram_bankmachine1_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine1_fifo_out_last, main_basesoc_sdram_bankmachine1_fifo_out_first, main_basesoc_sdram_bankmachine1_fifo_out_payload_addr, main_basesoc_sdram_bankmachine1_fifo_out_payload_we} = main_basesoc_sdram_bankmachine1_syncfifo1_dout;
assign main_basesoc_sdram_bankmachine1_sink_ready = main_basesoc_sdram_bankmachine1_syncfifo1_writable;
assign main_basesoc_sdram_bankmachine1_syncfifo1_we = main_basesoc_sdram_bankmachine1_sink_valid;
assign main_basesoc_sdram_bankmachine1_fifo_in_first = main_basesoc_sdram_bankmachine1_sink_first;
assign main_basesoc_sdram_bankmachine1_fifo_in_last = main_basesoc_sdram_bankmachine1_sink_last;
assign main_basesoc_sdram_bankmachine1_fifo_in_payload_we = main_basesoc_sdram_bankmachine1_sink_payload_we;
assign main_basesoc_sdram_bankmachine1_fifo_in_payload_addr = main_basesoc_sdram_bankmachine1_sink_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_valid = main_basesoc_sdram_bankmachine1_syncfifo1_readable;
assign main_basesoc_sdram_bankmachine1_source_first = main_basesoc_sdram_bankmachine1_fifo_out_first;
assign main_basesoc_sdram_bankmachine1_source_last = main_basesoc_sdram_bankmachine1_fifo_out_last;
assign main_basesoc_sdram_bankmachine1_source_payload_we = main_basesoc_sdram_bankmachine1_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine1_source_payload_addr = main_basesoc_sdram_bankmachine1_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine1_syncfifo1_re = main_basesoc_sdram_bankmachine1_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine1_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine1_replace) begin
        main_basesoc_sdram_bankmachine1_wrport_adr <= (main_basesoc_sdram_bankmachine1_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine1_wrport_adr <= main_basesoc_sdram_bankmachine1_produce;
    end
end
assign main_basesoc_sdram_bankmachine1_wrport_dat_w = main_basesoc_sdram_bankmachine1_syncfifo1_din;
assign main_basesoc_sdram_bankmachine1_wrport_we = (main_basesoc_sdram_bankmachine1_syncfifo1_we & (main_basesoc_sdram_bankmachine1_syncfifo1_writable | main_basesoc_sdram_bankmachine1_replace));
assign main_basesoc_sdram_bankmachine1_do_read = (main_basesoc_sdram_bankmachine1_syncfifo1_readable & main_basesoc_sdram_bankmachine1_syncfifo1_re);
assign main_basesoc_sdram_bankmachine1_rdport_adr = main_basesoc_sdram_bankmachine1_consume;
assign main_basesoc_sdram_bankmachine1_syncfifo1_dout = main_basesoc_sdram_bankmachine1_rdport_dat_r;
assign main_basesoc_sdram_bankmachine1_syncfifo1_writable = (main_basesoc_sdram_bankmachine1_level != 4'd8);
assign main_basesoc_sdram_bankmachine1_syncfifo1_readable = (main_basesoc_sdram_bankmachine1_level != 1'd0);
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine1_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine1_sink_sink_valid;
assign main_basesoc_sdram_bankmachine1_sink_sink_ready = main_basesoc_sdram_bankmachine1_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_first = main_basesoc_sdram_bankmachine1_sink_sink_first;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_last = main_basesoc_sdram_bankmachine1_sink_sink_last;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine1_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine1_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine1_source_source_valid = main_basesoc_sdram_bankmachine1_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine1_pipe_valid_source_ready = main_basesoc_sdram_bankmachine1_source_source_ready;
assign main_basesoc_sdram_bankmachine1_source_source_first = main_basesoc_sdram_bankmachine1_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine1_source_source_last = main_basesoc_sdram_bankmachine1_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine1_source_source_payload_we = main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine1_source_source_payload_addr = main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine1_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_open <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    builder_basesoc_bankmachine1_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    builder_basesoc_bankmachine1_next_state <= builder_basesoc_bankmachine1_state;
    case (builder_basesoc_bankmachine1_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine1_twtpcon_ready & main_basesoc_sdram_bankmachine1_trascon_ready)) begin
                main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine1_cmd_ready) begin
                    builder_basesoc_bankmachine1_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine1_twtpcon_ready & main_basesoc_sdram_bankmachine1_trascon_ready)) begin
                builder_basesoc_bankmachine1_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine1_trccon_ready) begin
                main_basesoc_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine1_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine1_cmd_ready) begin
                    builder_basesoc_bankmachine1_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine1_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine1_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine1_refresh_req)) begin
                builder_basesoc_bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine1_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine1_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine1_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine1_refresh_req) begin
                builder_basesoc_bankmachine1_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine1_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine1_row_opened) begin
                        if (main_basesoc_sdram_bankmachine1_row_hit) begin
                            main_basesoc_sdram_bankmachine1_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine1_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine1_req_wdata_ready <= main_basesoc_sdram_bankmachine1_cmd_ready;
                                main_basesoc_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine1_req_rdata_valid <= main_basesoc_sdram_bankmachine1_cmd_ready;
                                main_basesoc_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine1_cmd_ready & main_basesoc_sdram_bankmachine1_auto_precharge)) begin
                                builder_basesoc_bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine2_sink_valid = main_basesoc_sdram_bankmachine2_req_valid;
assign main_basesoc_sdram_bankmachine2_req_ready = main_basesoc_sdram_bankmachine2_sink_ready;
assign main_basesoc_sdram_bankmachine2_sink_payload_we = main_basesoc_sdram_bankmachine2_req_we;
assign main_basesoc_sdram_bankmachine2_sink_payload_addr = main_basesoc_sdram_bankmachine2_req_addr;
assign main_basesoc_sdram_bankmachine2_sink_sink_valid = main_basesoc_sdram_bankmachine2_source_valid;
assign main_basesoc_sdram_bankmachine2_source_ready = main_basesoc_sdram_bankmachine2_sink_sink_ready;
assign main_basesoc_sdram_bankmachine2_sink_sink_first = main_basesoc_sdram_bankmachine2_source_first;
assign main_basesoc_sdram_bankmachine2_sink_sink_last = main_basesoc_sdram_bankmachine2_source_last;
assign main_basesoc_sdram_bankmachine2_sink_sink_payload_we = main_basesoc_sdram_bankmachine2_source_payload_we;
assign main_basesoc_sdram_bankmachine2_sink_sink_payload_addr = main_basesoc_sdram_bankmachine2_source_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_source_ready = (main_basesoc_sdram_bankmachine2_req_wdata_ready | main_basesoc_sdram_bankmachine2_req_rdata_valid);
assign main_basesoc_sdram_bankmachine2_req_lock = (main_basesoc_sdram_bankmachine2_source_valid | main_basesoc_sdram_bankmachine2_source_source_valid);
assign main_basesoc_sdram_bankmachine2_row_hit = (main_basesoc_sdram_bankmachine2_row == main_basesoc_sdram_bankmachine2_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    main_basesoc_sdram_bankmachine2_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine2_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine2_cmd_payload_a <= main_basesoc_sdram_bankmachine2_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine2_cmd_payload_a <= ((main_basesoc_sdram_bankmachine2_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine2_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine2_twtpcon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine2_trccon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_row_open);
assign main_basesoc_sdram_bankmachine2_trascon_valid = ((main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_ready) & main_basesoc_sdram_bankmachine2_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine2_source_valid & main_basesoc_sdram_bankmachine2_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine2_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine2_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine2_auto_precharge <= (main_basesoc_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine2_syncfifo2_din = {main_basesoc_sdram_bankmachine2_fifo_in_last, main_basesoc_sdram_bankmachine2_fifo_in_first, main_basesoc_sdram_bankmachine2_fifo_in_payload_addr, main_basesoc_sdram_bankmachine2_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine2_fifo_out_last, main_basesoc_sdram_bankmachine2_fifo_out_first, main_basesoc_sdram_bankmachine2_fifo_out_payload_addr, main_basesoc_sdram_bankmachine2_fifo_out_payload_we} = main_basesoc_sdram_bankmachine2_syncfifo2_dout;
assign main_basesoc_sdram_bankmachine2_sink_ready = main_basesoc_sdram_bankmachine2_syncfifo2_writable;
assign main_basesoc_sdram_bankmachine2_syncfifo2_we = main_basesoc_sdram_bankmachine2_sink_valid;
assign main_basesoc_sdram_bankmachine2_fifo_in_first = main_basesoc_sdram_bankmachine2_sink_first;
assign main_basesoc_sdram_bankmachine2_fifo_in_last = main_basesoc_sdram_bankmachine2_sink_last;
assign main_basesoc_sdram_bankmachine2_fifo_in_payload_we = main_basesoc_sdram_bankmachine2_sink_payload_we;
assign main_basesoc_sdram_bankmachine2_fifo_in_payload_addr = main_basesoc_sdram_bankmachine2_sink_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_valid = main_basesoc_sdram_bankmachine2_syncfifo2_readable;
assign main_basesoc_sdram_bankmachine2_source_first = main_basesoc_sdram_bankmachine2_fifo_out_first;
assign main_basesoc_sdram_bankmachine2_source_last = main_basesoc_sdram_bankmachine2_fifo_out_last;
assign main_basesoc_sdram_bankmachine2_source_payload_we = main_basesoc_sdram_bankmachine2_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine2_source_payload_addr = main_basesoc_sdram_bankmachine2_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine2_syncfifo2_re = main_basesoc_sdram_bankmachine2_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine2_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine2_replace) begin
        main_basesoc_sdram_bankmachine2_wrport_adr <= (main_basesoc_sdram_bankmachine2_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine2_wrport_adr <= main_basesoc_sdram_bankmachine2_produce;
    end
end
assign main_basesoc_sdram_bankmachine2_wrport_dat_w = main_basesoc_sdram_bankmachine2_syncfifo2_din;
assign main_basesoc_sdram_bankmachine2_wrport_we = (main_basesoc_sdram_bankmachine2_syncfifo2_we & (main_basesoc_sdram_bankmachine2_syncfifo2_writable | main_basesoc_sdram_bankmachine2_replace));
assign main_basesoc_sdram_bankmachine2_do_read = (main_basesoc_sdram_bankmachine2_syncfifo2_readable & main_basesoc_sdram_bankmachine2_syncfifo2_re);
assign main_basesoc_sdram_bankmachine2_rdport_adr = main_basesoc_sdram_bankmachine2_consume;
assign main_basesoc_sdram_bankmachine2_syncfifo2_dout = main_basesoc_sdram_bankmachine2_rdport_dat_r;
assign main_basesoc_sdram_bankmachine2_syncfifo2_writable = (main_basesoc_sdram_bankmachine2_level != 4'd8);
assign main_basesoc_sdram_bankmachine2_syncfifo2_readable = (main_basesoc_sdram_bankmachine2_level != 1'd0);
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine2_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine2_sink_sink_valid;
assign main_basesoc_sdram_bankmachine2_sink_sink_ready = main_basesoc_sdram_bankmachine2_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_first = main_basesoc_sdram_bankmachine2_sink_sink_first;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_last = main_basesoc_sdram_bankmachine2_sink_sink_last;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine2_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine2_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine2_source_source_valid = main_basesoc_sdram_bankmachine2_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine2_pipe_valid_source_ready = main_basesoc_sdram_bankmachine2_source_source_ready;
assign main_basesoc_sdram_bankmachine2_source_source_first = main_basesoc_sdram_bankmachine2_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine2_source_source_last = main_basesoc_sdram_bankmachine2_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine2_source_source_payload_we = main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine2_source_source_payload_addr = main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    builder_basesoc_bankmachine2_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine2_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine2_row_open <= 1'd0;
    builder_basesoc_bankmachine2_next_state <= builder_basesoc_bankmachine2_state;
    case (builder_basesoc_bankmachine2_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine2_twtpcon_ready & main_basesoc_sdram_bankmachine2_trascon_ready)) begin
                main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine2_cmd_ready) begin
                    builder_basesoc_bankmachine2_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine2_twtpcon_ready & main_basesoc_sdram_bankmachine2_trascon_ready)) begin
                builder_basesoc_bankmachine2_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine2_trccon_ready) begin
                main_basesoc_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine2_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine2_cmd_ready) begin
                    builder_basesoc_bankmachine2_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine2_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine2_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine2_refresh_req)) begin
                builder_basesoc_bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine2_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine2_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine2_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine2_refresh_req) begin
                builder_basesoc_bankmachine2_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine2_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine2_row_opened) begin
                        if (main_basesoc_sdram_bankmachine2_row_hit) begin
                            main_basesoc_sdram_bankmachine2_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine2_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine2_req_wdata_ready <= main_basesoc_sdram_bankmachine2_cmd_ready;
                                main_basesoc_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine2_req_rdata_valid <= main_basesoc_sdram_bankmachine2_cmd_ready;
                                main_basesoc_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine2_cmd_ready & main_basesoc_sdram_bankmachine2_auto_precharge)) begin
                                builder_basesoc_bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine3_sink_valid = main_basesoc_sdram_bankmachine3_req_valid;
assign main_basesoc_sdram_bankmachine3_req_ready = main_basesoc_sdram_bankmachine3_sink_ready;
assign main_basesoc_sdram_bankmachine3_sink_payload_we = main_basesoc_sdram_bankmachine3_req_we;
assign main_basesoc_sdram_bankmachine3_sink_payload_addr = main_basesoc_sdram_bankmachine3_req_addr;
assign main_basesoc_sdram_bankmachine3_sink_sink_valid = main_basesoc_sdram_bankmachine3_source_valid;
assign main_basesoc_sdram_bankmachine3_source_ready = main_basesoc_sdram_bankmachine3_sink_sink_ready;
assign main_basesoc_sdram_bankmachine3_sink_sink_first = main_basesoc_sdram_bankmachine3_source_first;
assign main_basesoc_sdram_bankmachine3_sink_sink_last = main_basesoc_sdram_bankmachine3_source_last;
assign main_basesoc_sdram_bankmachine3_sink_sink_payload_we = main_basesoc_sdram_bankmachine3_source_payload_we;
assign main_basesoc_sdram_bankmachine3_sink_sink_payload_addr = main_basesoc_sdram_bankmachine3_source_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_source_ready = (main_basesoc_sdram_bankmachine3_req_wdata_ready | main_basesoc_sdram_bankmachine3_req_rdata_valid);
assign main_basesoc_sdram_bankmachine3_req_lock = (main_basesoc_sdram_bankmachine3_source_valid | main_basesoc_sdram_bankmachine3_source_source_valid);
assign main_basesoc_sdram_bankmachine3_row_hit = (main_basesoc_sdram_bankmachine3_row == main_basesoc_sdram_bankmachine3_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    main_basesoc_sdram_bankmachine3_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine3_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine3_cmd_payload_a <= main_basesoc_sdram_bankmachine3_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine3_cmd_payload_a <= ((main_basesoc_sdram_bankmachine3_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine3_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine3_twtpcon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine3_trccon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_row_open);
assign main_basesoc_sdram_bankmachine3_trascon_valid = ((main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_ready) & main_basesoc_sdram_bankmachine3_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine3_source_valid & main_basesoc_sdram_bankmachine3_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine3_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine3_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine3_auto_precharge <= (main_basesoc_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine3_syncfifo3_din = {main_basesoc_sdram_bankmachine3_fifo_in_last, main_basesoc_sdram_bankmachine3_fifo_in_first, main_basesoc_sdram_bankmachine3_fifo_in_payload_addr, main_basesoc_sdram_bankmachine3_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine3_fifo_out_last, main_basesoc_sdram_bankmachine3_fifo_out_first, main_basesoc_sdram_bankmachine3_fifo_out_payload_addr, main_basesoc_sdram_bankmachine3_fifo_out_payload_we} = main_basesoc_sdram_bankmachine3_syncfifo3_dout;
assign main_basesoc_sdram_bankmachine3_sink_ready = main_basesoc_sdram_bankmachine3_syncfifo3_writable;
assign main_basesoc_sdram_bankmachine3_syncfifo3_we = main_basesoc_sdram_bankmachine3_sink_valid;
assign main_basesoc_sdram_bankmachine3_fifo_in_first = main_basesoc_sdram_bankmachine3_sink_first;
assign main_basesoc_sdram_bankmachine3_fifo_in_last = main_basesoc_sdram_bankmachine3_sink_last;
assign main_basesoc_sdram_bankmachine3_fifo_in_payload_we = main_basesoc_sdram_bankmachine3_sink_payload_we;
assign main_basesoc_sdram_bankmachine3_fifo_in_payload_addr = main_basesoc_sdram_bankmachine3_sink_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_valid = main_basesoc_sdram_bankmachine3_syncfifo3_readable;
assign main_basesoc_sdram_bankmachine3_source_first = main_basesoc_sdram_bankmachine3_fifo_out_first;
assign main_basesoc_sdram_bankmachine3_source_last = main_basesoc_sdram_bankmachine3_fifo_out_last;
assign main_basesoc_sdram_bankmachine3_source_payload_we = main_basesoc_sdram_bankmachine3_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine3_source_payload_addr = main_basesoc_sdram_bankmachine3_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine3_syncfifo3_re = main_basesoc_sdram_bankmachine3_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine3_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine3_replace) begin
        main_basesoc_sdram_bankmachine3_wrport_adr <= (main_basesoc_sdram_bankmachine3_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine3_wrport_adr <= main_basesoc_sdram_bankmachine3_produce;
    end
end
assign main_basesoc_sdram_bankmachine3_wrport_dat_w = main_basesoc_sdram_bankmachine3_syncfifo3_din;
assign main_basesoc_sdram_bankmachine3_wrport_we = (main_basesoc_sdram_bankmachine3_syncfifo3_we & (main_basesoc_sdram_bankmachine3_syncfifo3_writable | main_basesoc_sdram_bankmachine3_replace));
assign main_basesoc_sdram_bankmachine3_do_read = (main_basesoc_sdram_bankmachine3_syncfifo3_readable & main_basesoc_sdram_bankmachine3_syncfifo3_re);
assign main_basesoc_sdram_bankmachine3_rdport_adr = main_basesoc_sdram_bankmachine3_consume;
assign main_basesoc_sdram_bankmachine3_syncfifo3_dout = main_basesoc_sdram_bankmachine3_rdport_dat_r;
assign main_basesoc_sdram_bankmachine3_syncfifo3_writable = (main_basesoc_sdram_bankmachine3_level != 4'd8);
assign main_basesoc_sdram_bankmachine3_syncfifo3_readable = (main_basesoc_sdram_bankmachine3_level != 1'd0);
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine3_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine3_sink_sink_valid;
assign main_basesoc_sdram_bankmachine3_sink_sink_ready = main_basesoc_sdram_bankmachine3_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_first = main_basesoc_sdram_bankmachine3_sink_sink_first;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_last = main_basesoc_sdram_bankmachine3_sink_sink_last;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine3_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine3_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine3_source_source_valid = main_basesoc_sdram_bankmachine3_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine3_pipe_valid_source_ready = main_basesoc_sdram_bankmachine3_source_source_ready;
assign main_basesoc_sdram_bankmachine3_source_source_first = main_basesoc_sdram_bankmachine3_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine3_source_source_last = main_basesoc_sdram_bankmachine3_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine3_source_source_payload_we = main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine3_source_source_payload_addr = main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine3_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine3_row_open <= 1'd0;
    builder_basesoc_bankmachine3_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine3_row_close <= 1'd0;
    builder_basesoc_bankmachine3_next_state <= builder_basesoc_bankmachine3_state;
    case (builder_basesoc_bankmachine3_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine3_twtpcon_ready & main_basesoc_sdram_bankmachine3_trascon_ready)) begin
                main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine3_cmd_ready) begin
                    builder_basesoc_bankmachine3_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine3_twtpcon_ready & main_basesoc_sdram_bankmachine3_trascon_ready)) begin
                builder_basesoc_bankmachine3_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine3_trccon_ready) begin
                main_basesoc_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine3_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine3_cmd_ready) begin
                    builder_basesoc_bankmachine3_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine3_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine3_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine3_refresh_req)) begin
                builder_basesoc_bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine3_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine3_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine3_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine3_refresh_req) begin
                builder_basesoc_bankmachine3_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine3_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine3_row_opened) begin
                        if (main_basesoc_sdram_bankmachine3_row_hit) begin
                            main_basesoc_sdram_bankmachine3_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine3_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine3_req_wdata_ready <= main_basesoc_sdram_bankmachine3_cmd_ready;
                                main_basesoc_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine3_req_rdata_valid <= main_basesoc_sdram_bankmachine3_cmd_ready;
                                main_basesoc_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine3_cmd_ready & main_basesoc_sdram_bankmachine3_auto_precharge)) begin
                                builder_basesoc_bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine4_sink_valid = main_basesoc_sdram_bankmachine4_req_valid;
assign main_basesoc_sdram_bankmachine4_req_ready = main_basesoc_sdram_bankmachine4_sink_ready;
assign main_basesoc_sdram_bankmachine4_sink_payload_we = main_basesoc_sdram_bankmachine4_req_we;
assign main_basesoc_sdram_bankmachine4_sink_payload_addr = main_basesoc_sdram_bankmachine4_req_addr;
assign main_basesoc_sdram_bankmachine4_sink_sink_valid = main_basesoc_sdram_bankmachine4_source_valid;
assign main_basesoc_sdram_bankmachine4_source_ready = main_basesoc_sdram_bankmachine4_sink_sink_ready;
assign main_basesoc_sdram_bankmachine4_sink_sink_first = main_basesoc_sdram_bankmachine4_source_first;
assign main_basesoc_sdram_bankmachine4_sink_sink_last = main_basesoc_sdram_bankmachine4_source_last;
assign main_basesoc_sdram_bankmachine4_sink_sink_payload_we = main_basesoc_sdram_bankmachine4_source_payload_we;
assign main_basesoc_sdram_bankmachine4_sink_sink_payload_addr = main_basesoc_sdram_bankmachine4_source_payload_addr;
assign main_basesoc_sdram_bankmachine4_source_source_ready = (main_basesoc_sdram_bankmachine4_req_wdata_ready | main_basesoc_sdram_bankmachine4_req_rdata_valid);
assign main_basesoc_sdram_bankmachine4_req_lock = (main_basesoc_sdram_bankmachine4_source_valid | main_basesoc_sdram_bankmachine4_source_source_valid);
assign main_basesoc_sdram_bankmachine4_row_hit = (main_basesoc_sdram_bankmachine4_row == main_basesoc_sdram_bankmachine4_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    main_basesoc_sdram_bankmachine4_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine4_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine4_cmd_payload_a <= main_basesoc_sdram_bankmachine4_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine4_cmd_payload_a <= ((main_basesoc_sdram_bankmachine4_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine4_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine4_twtpcon_valid = ((main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_ready) & main_basesoc_sdram_bankmachine4_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine4_trccon_valid = ((main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_ready) & main_basesoc_sdram_bankmachine4_row_open);
assign main_basesoc_sdram_bankmachine4_trascon_valid = ((main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_ready) & main_basesoc_sdram_bankmachine4_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine4_source_valid & main_basesoc_sdram_bankmachine4_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine4_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine4_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine4_auto_precharge <= (main_basesoc_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine4_syncfifo4_din = {main_basesoc_sdram_bankmachine4_fifo_in_last, main_basesoc_sdram_bankmachine4_fifo_in_first, main_basesoc_sdram_bankmachine4_fifo_in_payload_addr, main_basesoc_sdram_bankmachine4_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine4_fifo_out_last, main_basesoc_sdram_bankmachine4_fifo_out_first, main_basesoc_sdram_bankmachine4_fifo_out_payload_addr, main_basesoc_sdram_bankmachine4_fifo_out_payload_we} = main_basesoc_sdram_bankmachine4_syncfifo4_dout;
assign main_basesoc_sdram_bankmachine4_sink_ready = main_basesoc_sdram_bankmachine4_syncfifo4_writable;
assign main_basesoc_sdram_bankmachine4_syncfifo4_we = main_basesoc_sdram_bankmachine4_sink_valid;
assign main_basesoc_sdram_bankmachine4_fifo_in_first = main_basesoc_sdram_bankmachine4_sink_first;
assign main_basesoc_sdram_bankmachine4_fifo_in_last = main_basesoc_sdram_bankmachine4_sink_last;
assign main_basesoc_sdram_bankmachine4_fifo_in_payload_we = main_basesoc_sdram_bankmachine4_sink_payload_we;
assign main_basesoc_sdram_bankmachine4_fifo_in_payload_addr = main_basesoc_sdram_bankmachine4_sink_payload_addr;
assign main_basesoc_sdram_bankmachine4_source_valid = main_basesoc_sdram_bankmachine4_syncfifo4_readable;
assign main_basesoc_sdram_bankmachine4_source_first = main_basesoc_sdram_bankmachine4_fifo_out_first;
assign main_basesoc_sdram_bankmachine4_source_last = main_basesoc_sdram_bankmachine4_fifo_out_last;
assign main_basesoc_sdram_bankmachine4_source_payload_we = main_basesoc_sdram_bankmachine4_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine4_source_payload_addr = main_basesoc_sdram_bankmachine4_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine4_syncfifo4_re = main_basesoc_sdram_bankmachine4_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine4_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine4_replace) begin
        main_basesoc_sdram_bankmachine4_wrport_adr <= (main_basesoc_sdram_bankmachine4_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine4_wrport_adr <= main_basesoc_sdram_bankmachine4_produce;
    end
end
assign main_basesoc_sdram_bankmachine4_wrport_dat_w = main_basesoc_sdram_bankmachine4_syncfifo4_din;
assign main_basesoc_sdram_bankmachine4_wrport_we = (main_basesoc_sdram_bankmachine4_syncfifo4_we & (main_basesoc_sdram_bankmachine4_syncfifo4_writable | main_basesoc_sdram_bankmachine4_replace));
assign main_basesoc_sdram_bankmachine4_do_read = (main_basesoc_sdram_bankmachine4_syncfifo4_readable & main_basesoc_sdram_bankmachine4_syncfifo4_re);
assign main_basesoc_sdram_bankmachine4_rdport_adr = main_basesoc_sdram_bankmachine4_consume;
assign main_basesoc_sdram_bankmachine4_syncfifo4_dout = main_basesoc_sdram_bankmachine4_rdport_dat_r;
assign main_basesoc_sdram_bankmachine4_syncfifo4_writable = (main_basesoc_sdram_bankmachine4_level != 4'd8);
assign main_basesoc_sdram_bankmachine4_syncfifo4_readable = (main_basesoc_sdram_bankmachine4_level != 1'd0);
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine4_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine4_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine4_sink_sink_valid;
assign main_basesoc_sdram_bankmachine4_sink_sink_ready = main_basesoc_sdram_bankmachine4_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_first = main_basesoc_sdram_bankmachine4_sink_sink_first;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_last = main_basesoc_sdram_bankmachine4_sink_sink_last;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine4_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine4_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine4_source_source_valid = main_basesoc_sdram_bankmachine4_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine4_pipe_valid_source_ready = main_basesoc_sdram_bankmachine4_source_source_ready;
assign main_basesoc_sdram_bankmachine4_source_source_first = main_basesoc_sdram_bankmachine4_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine4_source_source_last = main_basesoc_sdram_bankmachine4_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine4_source_source_payload_we = main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine4_source_source_payload_addr = main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine4_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine4_row_open <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine4_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    builder_basesoc_bankmachine4_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    builder_basesoc_bankmachine4_next_state <= builder_basesoc_bankmachine4_state;
    case (builder_basesoc_bankmachine4_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine4_twtpcon_ready & main_basesoc_sdram_bankmachine4_trascon_ready)) begin
                main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine4_cmd_ready) begin
                    builder_basesoc_bankmachine4_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine4_twtpcon_ready & main_basesoc_sdram_bankmachine4_trascon_ready)) begin
                builder_basesoc_bankmachine4_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine4_trccon_ready) begin
                main_basesoc_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine4_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine4_cmd_ready) begin
                    builder_basesoc_bankmachine4_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine4_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine4_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine4_refresh_req)) begin
                builder_basesoc_bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine4_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine4_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine4_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine4_refresh_req) begin
                builder_basesoc_bankmachine4_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine4_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine4_row_opened) begin
                        if (main_basesoc_sdram_bankmachine4_row_hit) begin
                            main_basesoc_sdram_bankmachine4_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine4_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine4_req_wdata_ready <= main_basesoc_sdram_bankmachine4_cmd_ready;
                                main_basesoc_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine4_req_rdata_valid <= main_basesoc_sdram_bankmachine4_cmd_ready;
                                main_basesoc_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine4_cmd_ready & main_basesoc_sdram_bankmachine4_auto_precharge)) begin
                                builder_basesoc_bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine5_sink_valid = main_basesoc_sdram_bankmachine5_req_valid;
assign main_basesoc_sdram_bankmachine5_req_ready = main_basesoc_sdram_bankmachine5_sink_ready;
assign main_basesoc_sdram_bankmachine5_sink_payload_we = main_basesoc_sdram_bankmachine5_req_we;
assign main_basesoc_sdram_bankmachine5_sink_payload_addr = main_basesoc_sdram_bankmachine5_req_addr;
assign main_basesoc_sdram_bankmachine5_sink_sink_valid = main_basesoc_sdram_bankmachine5_source_valid;
assign main_basesoc_sdram_bankmachine5_source_ready = main_basesoc_sdram_bankmachine5_sink_sink_ready;
assign main_basesoc_sdram_bankmachine5_sink_sink_first = main_basesoc_sdram_bankmachine5_source_first;
assign main_basesoc_sdram_bankmachine5_sink_sink_last = main_basesoc_sdram_bankmachine5_source_last;
assign main_basesoc_sdram_bankmachine5_sink_sink_payload_we = main_basesoc_sdram_bankmachine5_source_payload_we;
assign main_basesoc_sdram_bankmachine5_sink_sink_payload_addr = main_basesoc_sdram_bankmachine5_source_payload_addr;
assign main_basesoc_sdram_bankmachine5_source_source_ready = (main_basesoc_sdram_bankmachine5_req_wdata_ready | main_basesoc_sdram_bankmachine5_req_rdata_valid);
assign main_basesoc_sdram_bankmachine5_req_lock = (main_basesoc_sdram_bankmachine5_source_valid | main_basesoc_sdram_bankmachine5_source_source_valid);
assign main_basesoc_sdram_bankmachine5_row_hit = (main_basesoc_sdram_bankmachine5_row == main_basesoc_sdram_bankmachine5_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    main_basesoc_sdram_bankmachine5_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine5_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine5_cmd_payload_a <= main_basesoc_sdram_bankmachine5_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine5_cmd_payload_a <= ((main_basesoc_sdram_bankmachine5_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine5_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine5_twtpcon_valid = ((main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_ready) & main_basesoc_sdram_bankmachine5_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine5_trccon_valid = ((main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_ready) & main_basesoc_sdram_bankmachine5_row_open);
assign main_basesoc_sdram_bankmachine5_trascon_valid = ((main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_ready) & main_basesoc_sdram_bankmachine5_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine5_source_valid & main_basesoc_sdram_bankmachine5_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine5_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine5_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine5_auto_precharge <= (main_basesoc_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine5_syncfifo5_din = {main_basesoc_sdram_bankmachine5_fifo_in_last, main_basesoc_sdram_bankmachine5_fifo_in_first, main_basesoc_sdram_bankmachine5_fifo_in_payload_addr, main_basesoc_sdram_bankmachine5_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine5_fifo_out_last, main_basesoc_sdram_bankmachine5_fifo_out_first, main_basesoc_sdram_bankmachine5_fifo_out_payload_addr, main_basesoc_sdram_bankmachine5_fifo_out_payload_we} = main_basesoc_sdram_bankmachine5_syncfifo5_dout;
assign main_basesoc_sdram_bankmachine5_sink_ready = main_basesoc_sdram_bankmachine5_syncfifo5_writable;
assign main_basesoc_sdram_bankmachine5_syncfifo5_we = main_basesoc_sdram_bankmachine5_sink_valid;
assign main_basesoc_sdram_bankmachine5_fifo_in_first = main_basesoc_sdram_bankmachine5_sink_first;
assign main_basesoc_sdram_bankmachine5_fifo_in_last = main_basesoc_sdram_bankmachine5_sink_last;
assign main_basesoc_sdram_bankmachine5_fifo_in_payload_we = main_basesoc_sdram_bankmachine5_sink_payload_we;
assign main_basesoc_sdram_bankmachine5_fifo_in_payload_addr = main_basesoc_sdram_bankmachine5_sink_payload_addr;
assign main_basesoc_sdram_bankmachine5_source_valid = main_basesoc_sdram_bankmachine5_syncfifo5_readable;
assign main_basesoc_sdram_bankmachine5_source_first = main_basesoc_sdram_bankmachine5_fifo_out_first;
assign main_basesoc_sdram_bankmachine5_source_last = main_basesoc_sdram_bankmachine5_fifo_out_last;
assign main_basesoc_sdram_bankmachine5_source_payload_we = main_basesoc_sdram_bankmachine5_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine5_source_payload_addr = main_basesoc_sdram_bankmachine5_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine5_syncfifo5_re = main_basesoc_sdram_bankmachine5_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine5_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine5_replace) begin
        main_basesoc_sdram_bankmachine5_wrport_adr <= (main_basesoc_sdram_bankmachine5_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine5_wrport_adr <= main_basesoc_sdram_bankmachine5_produce;
    end
end
assign main_basesoc_sdram_bankmachine5_wrport_dat_w = main_basesoc_sdram_bankmachine5_syncfifo5_din;
assign main_basesoc_sdram_bankmachine5_wrport_we = (main_basesoc_sdram_bankmachine5_syncfifo5_we & (main_basesoc_sdram_bankmachine5_syncfifo5_writable | main_basesoc_sdram_bankmachine5_replace));
assign main_basesoc_sdram_bankmachine5_do_read = (main_basesoc_sdram_bankmachine5_syncfifo5_readable & main_basesoc_sdram_bankmachine5_syncfifo5_re);
assign main_basesoc_sdram_bankmachine5_rdport_adr = main_basesoc_sdram_bankmachine5_consume;
assign main_basesoc_sdram_bankmachine5_syncfifo5_dout = main_basesoc_sdram_bankmachine5_rdport_dat_r;
assign main_basesoc_sdram_bankmachine5_syncfifo5_writable = (main_basesoc_sdram_bankmachine5_level != 4'd8);
assign main_basesoc_sdram_bankmachine5_syncfifo5_readable = (main_basesoc_sdram_bankmachine5_level != 1'd0);
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine5_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine5_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine5_sink_sink_valid;
assign main_basesoc_sdram_bankmachine5_sink_sink_ready = main_basesoc_sdram_bankmachine5_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_first = main_basesoc_sdram_bankmachine5_sink_sink_first;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_last = main_basesoc_sdram_bankmachine5_sink_sink_last;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine5_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine5_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine5_source_source_valid = main_basesoc_sdram_bankmachine5_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine5_pipe_valid_source_ready = main_basesoc_sdram_bankmachine5_source_source_ready;
assign main_basesoc_sdram_bankmachine5_source_source_first = main_basesoc_sdram_bankmachine5_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine5_source_source_last = main_basesoc_sdram_bankmachine5_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine5_source_source_payload_we = main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine5_source_source_payload_addr = main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine5_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine5_row_open <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine5_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    builder_basesoc_bankmachine5_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    builder_basesoc_bankmachine5_next_state <= builder_basesoc_bankmachine5_state;
    case (builder_basesoc_bankmachine5_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine5_twtpcon_ready & main_basesoc_sdram_bankmachine5_trascon_ready)) begin
                main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine5_cmd_ready) begin
                    builder_basesoc_bankmachine5_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine5_twtpcon_ready & main_basesoc_sdram_bankmachine5_trascon_ready)) begin
                builder_basesoc_bankmachine5_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine5_trccon_ready) begin
                main_basesoc_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine5_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine5_cmd_ready) begin
                    builder_basesoc_bankmachine5_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine5_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine5_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine5_refresh_req)) begin
                builder_basesoc_bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine5_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine5_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine5_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine5_refresh_req) begin
                builder_basesoc_bankmachine5_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine5_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine5_row_opened) begin
                        if (main_basesoc_sdram_bankmachine5_row_hit) begin
                            main_basesoc_sdram_bankmachine5_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine5_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine5_req_wdata_ready <= main_basesoc_sdram_bankmachine5_cmd_ready;
                                main_basesoc_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine5_req_rdata_valid <= main_basesoc_sdram_bankmachine5_cmd_ready;
                                main_basesoc_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine5_cmd_ready & main_basesoc_sdram_bankmachine5_auto_precharge)) begin
                                builder_basesoc_bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine6_sink_valid = main_basesoc_sdram_bankmachine6_req_valid;
assign main_basesoc_sdram_bankmachine6_req_ready = main_basesoc_sdram_bankmachine6_sink_ready;
assign main_basesoc_sdram_bankmachine6_sink_payload_we = main_basesoc_sdram_bankmachine6_req_we;
assign main_basesoc_sdram_bankmachine6_sink_payload_addr = main_basesoc_sdram_bankmachine6_req_addr;
assign main_basesoc_sdram_bankmachine6_sink_sink_valid = main_basesoc_sdram_bankmachine6_source_valid;
assign main_basesoc_sdram_bankmachine6_source_ready = main_basesoc_sdram_bankmachine6_sink_sink_ready;
assign main_basesoc_sdram_bankmachine6_sink_sink_first = main_basesoc_sdram_bankmachine6_source_first;
assign main_basesoc_sdram_bankmachine6_sink_sink_last = main_basesoc_sdram_bankmachine6_source_last;
assign main_basesoc_sdram_bankmachine6_sink_sink_payload_we = main_basesoc_sdram_bankmachine6_source_payload_we;
assign main_basesoc_sdram_bankmachine6_sink_sink_payload_addr = main_basesoc_sdram_bankmachine6_source_payload_addr;
assign main_basesoc_sdram_bankmachine6_source_source_ready = (main_basesoc_sdram_bankmachine6_req_wdata_ready | main_basesoc_sdram_bankmachine6_req_rdata_valid);
assign main_basesoc_sdram_bankmachine6_req_lock = (main_basesoc_sdram_bankmachine6_source_valid | main_basesoc_sdram_bankmachine6_source_source_valid);
assign main_basesoc_sdram_bankmachine6_row_hit = (main_basesoc_sdram_bankmachine6_row == main_basesoc_sdram_bankmachine6_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    main_basesoc_sdram_bankmachine6_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine6_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine6_cmd_payload_a <= main_basesoc_sdram_bankmachine6_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine6_cmd_payload_a <= ((main_basesoc_sdram_bankmachine6_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine6_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine6_twtpcon_valid = ((main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_ready) & main_basesoc_sdram_bankmachine6_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine6_trccon_valid = ((main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_ready) & main_basesoc_sdram_bankmachine6_row_open);
assign main_basesoc_sdram_bankmachine6_trascon_valid = ((main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_ready) & main_basesoc_sdram_bankmachine6_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine6_source_valid & main_basesoc_sdram_bankmachine6_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine6_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine6_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine6_auto_precharge <= (main_basesoc_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine6_syncfifo6_din = {main_basesoc_sdram_bankmachine6_fifo_in_last, main_basesoc_sdram_bankmachine6_fifo_in_first, main_basesoc_sdram_bankmachine6_fifo_in_payload_addr, main_basesoc_sdram_bankmachine6_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine6_fifo_out_last, main_basesoc_sdram_bankmachine6_fifo_out_first, main_basesoc_sdram_bankmachine6_fifo_out_payload_addr, main_basesoc_sdram_bankmachine6_fifo_out_payload_we} = main_basesoc_sdram_bankmachine6_syncfifo6_dout;
assign main_basesoc_sdram_bankmachine6_sink_ready = main_basesoc_sdram_bankmachine6_syncfifo6_writable;
assign main_basesoc_sdram_bankmachine6_syncfifo6_we = main_basesoc_sdram_bankmachine6_sink_valid;
assign main_basesoc_sdram_bankmachine6_fifo_in_first = main_basesoc_sdram_bankmachine6_sink_first;
assign main_basesoc_sdram_bankmachine6_fifo_in_last = main_basesoc_sdram_bankmachine6_sink_last;
assign main_basesoc_sdram_bankmachine6_fifo_in_payload_we = main_basesoc_sdram_bankmachine6_sink_payload_we;
assign main_basesoc_sdram_bankmachine6_fifo_in_payload_addr = main_basesoc_sdram_bankmachine6_sink_payload_addr;
assign main_basesoc_sdram_bankmachine6_source_valid = main_basesoc_sdram_bankmachine6_syncfifo6_readable;
assign main_basesoc_sdram_bankmachine6_source_first = main_basesoc_sdram_bankmachine6_fifo_out_first;
assign main_basesoc_sdram_bankmachine6_source_last = main_basesoc_sdram_bankmachine6_fifo_out_last;
assign main_basesoc_sdram_bankmachine6_source_payload_we = main_basesoc_sdram_bankmachine6_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine6_source_payload_addr = main_basesoc_sdram_bankmachine6_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine6_syncfifo6_re = main_basesoc_sdram_bankmachine6_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine6_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine6_replace) begin
        main_basesoc_sdram_bankmachine6_wrport_adr <= (main_basesoc_sdram_bankmachine6_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine6_wrport_adr <= main_basesoc_sdram_bankmachine6_produce;
    end
end
assign main_basesoc_sdram_bankmachine6_wrport_dat_w = main_basesoc_sdram_bankmachine6_syncfifo6_din;
assign main_basesoc_sdram_bankmachine6_wrport_we = (main_basesoc_sdram_bankmachine6_syncfifo6_we & (main_basesoc_sdram_bankmachine6_syncfifo6_writable | main_basesoc_sdram_bankmachine6_replace));
assign main_basesoc_sdram_bankmachine6_do_read = (main_basesoc_sdram_bankmachine6_syncfifo6_readable & main_basesoc_sdram_bankmachine6_syncfifo6_re);
assign main_basesoc_sdram_bankmachine6_rdport_adr = main_basesoc_sdram_bankmachine6_consume;
assign main_basesoc_sdram_bankmachine6_syncfifo6_dout = main_basesoc_sdram_bankmachine6_rdport_dat_r;
assign main_basesoc_sdram_bankmachine6_syncfifo6_writable = (main_basesoc_sdram_bankmachine6_level != 4'd8);
assign main_basesoc_sdram_bankmachine6_syncfifo6_readable = (main_basesoc_sdram_bankmachine6_level != 1'd0);
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine6_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine6_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine6_sink_sink_valid;
assign main_basesoc_sdram_bankmachine6_sink_sink_ready = main_basesoc_sdram_bankmachine6_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_first = main_basesoc_sdram_bankmachine6_sink_sink_first;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_last = main_basesoc_sdram_bankmachine6_sink_sink_last;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine6_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine6_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine6_source_source_valid = main_basesoc_sdram_bankmachine6_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine6_pipe_valid_source_ready = main_basesoc_sdram_bankmachine6_source_source_ready;
assign main_basesoc_sdram_bankmachine6_source_source_first = main_basesoc_sdram_bankmachine6_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine6_source_source_last = main_basesoc_sdram_bankmachine6_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine6_source_source_payload_we = main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine6_source_source_payload_addr = main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine6_row_close <= 1'd0;
    main_basesoc_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    builder_basesoc_bankmachine6_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine6_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine6_row_open <= 1'd0;
    builder_basesoc_bankmachine6_next_state <= builder_basesoc_bankmachine6_state;
    case (builder_basesoc_bankmachine6_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine6_twtpcon_ready & main_basesoc_sdram_bankmachine6_trascon_ready)) begin
                main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine6_cmd_ready) begin
                    builder_basesoc_bankmachine6_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine6_twtpcon_ready & main_basesoc_sdram_bankmachine6_trascon_ready)) begin
                builder_basesoc_bankmachine6_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine6_trccon_ready) begin
                main_basesoc_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine6_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine6_cmd_ready) begin
                    builder_basesoc_bankmachine6_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine6_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine6_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine6_refresh_req)) begin
                builder_basesoc_bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine6_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine6_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine6_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine6_refresh_req) begin
                builder_basesoc_bankmachine6_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine6_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine6_row_opened) begin
                        if (main_basesoc_sdram_bankmachine6_row_hit) begin
                            main_basesoc_sdram_bankmachine6_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine6_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine6_req_wdata_ready <= main_basesoc_sdram_bankmachine6_cmd_ready;
                                main_basesoc_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine6_req_rdata_valid <= main_basesoc_sdram_bankmachine6_cmd_ready;
                                main_basesoc_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine6_cmd_ready & main_basesoc_sdram_bankmachine6_auto_precharge)) begin
                                builder_basesoc_bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_bankmachine7_sink_valid = main_basesoc_sdram_bankmachine7_req_valid;
assign main_basesoc_sdram_bankmachine7_req_ready = main_basesoc_sdram_bankmachine7_sink_ready;
assign main_basesoc_sdram_bankmachine7_sink_payload_we = main_basesoc_sdram_bankmachine7_req_we;
assign main_basesoc_sdram_bankmachine7_sink_payload_addr = main_basesoc_sdram_bankmachine7_req_addr;
assign main_basesoc_sdram_bankmachine7_sink_sink_valid = main_basesoc_sdram_bankmachine7_source_valid;
assign main_basesoc_sdram_bankmachine7_source_ready = main_basesoc_sdram_bankmachine7_sink_sink_ready;
assign main_basesoc_sdram_bankmachine7_sink_sink_first = main_basesoc_sdram_bankmachine7_source_first;
assign main_basesoc_sdram_bankmachine7_sink_sink_last = main_basesoc_sdram_bankmachine7_source_last;
assign main_basesoc_sdram_bankmachine7_sink_sink_payload_we = main_basesoc_sdram_bankmachine7_source_payload_we;
assign main_basesoc_sdram_bankmachine7_sink_sink_payload_addr = main_basesoc_sdram_bankmachine7_source_payload_addr;
assign main_basesoc_sdram_bankmachine7_source_source_ready = (main_basesoc_sdram_bankmachine7_req_wdata_ready | main_basesoc_sdram_bankmachine7_req_rdata_valid);
assign main_basesoc_sdram_bankmachine7_req_lock = (main_basesoc_sdram_bankmachine7_source_valid | main_basesoc_sdram_bankmachine7_source_source_valid);
assign main_basesoc_sdram_bankmachine7_row_hit = (main_basesoc_sdram_bankmachine7_row == main_basesoc_sdram_bankmachine7_source_source_payload_addr[20:7]);
assign main_basesoc_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    main_basesoc_sdram_bankmachine7_cmd_payload_a <= 14'd0;
    if (main_basesoc_sdram_bankmachine7_row_col_n_addr_sel) begin
        main_basesoc_sdram_bankmachine7_cmd_payload_a <= main_basesoc_sdram_bankmachine7_source_source_payload_addr[20:7];
    end else begin
        main_basesoc_sdram_bankmachine7_cmd_payload_a <= ((main_basesoc_sdram_bankmachine7_auto_precharge <<< 4'd10) | {main_basesoc_sdram_bankmachine7_source_source_payload_addr[6:0], {3{1'd0}}});
    end
end
assign main_basesoc_sdram_bankmachine7_twtpcon_valid = ((main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_ready) & main_basesoc_sdram_bankmachine7_cmd_payload_is_write);
assign main_basesoc_sdram_bankmachine7_trccon_valid = ((main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_ready) & main_basesoc_sdram_bankmachine7_row_open);
assign main_basesoc_sdram_bankmachine7_trascon_valid = ((main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_ready) & main_basesoc_sdram_bankmachine7_row_open);
always @(*) begin
    main_basesoc_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((main_basesoc_sdram_bankmachine7_source_valid & main_basesoc_sdram_bankmachine7_source_source_valid)) begin
        if ((main_basesoc_sdram_bankmachine7_source_payload_addr[20:7] != main_basesoc_sdram_bankmachine7_source_source_payload_addr[20:7])) begin
            main_basesoc_sdram_bankmachine7_auto_precharge <= (main_basesoc_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign main_basesoc_sdram_bankmachine7_syncfifo7_din = {main_basesoc_sdram_bankmachine7_fifo_in_last, main_basesoc_sdram_bankmachine7_fifo_in_first, main_basesoc_sdram_bankmachine7_fifo_in_payload_addr, main_basesoc_sdram_bankmachine7_fifo_in_payload_we};
assign {main_basesoc_sdram_bankmachine7_fifo_out_last, main_basesoc_sdram_bankmachine7_fifo_out_first, main_basesoc_sdram_bankmachine7_fifo_out_payload_addr, main_basesoc_sdram_bankmachine7_fifo_out_payload_we} = main_basesoc_sdram_bankmachine7_syncfifo7_dout;
assign main_basesoc_sdram_bankmachine7_sink_ready = main_basesoc_sdram_bankmachine7_syncfifo7_writable;
assign main_basesoc_sdram_bankmachine7_syncfifo7_we = main_basesoc_sdram_bankmachine7_sink_valid;
assign main_basesoc_sdram_bankmachine7_fifo_in_first = main_basesoc_sdram_bankmachine7_sink_first;
assign main_basesoc_sdram_bankmachine7_fifo_in_last = main_basesoc_sdram_bankmachine7_sink_last;
assign main_basesoc_sdram_bankmachine7_fifo_in_payload_we = main_basesoc_sdram_bankmachine7_sink_payload_we;
assign main_basesoc_sdram_bankmachine7_fifo_in_payload_addr = main_basesoc_sdram_bankmachine7_sink_payload_addr;
assign main_basesoc_sdram_bankmachine7_source_valid = main_basesoc_sdram_bankmachine7_syncfifo7_readable;
assign main_basesoc_sdram_bankmachine7_source_first = main_basesoc_sdram_bankmachine7_fifo_out_first;
assign main_basesoc_sdram_bankmachine7_source_last = main_basesoc_sdram_bankmachine7_fifo_out_last;
assign main_basesoc_sdram_bankmachine7_source_payload_we = main_basesoc_sdram_bankmachine7_fifo_out_payload_we;
assign main_basesoc_sdram_bankmachine7_source_payload_addr = main_basesoc_sdram_bankmachine7_fifo_out_payload_addr;
assign main_basesoc_sdram_bankmachine7_syncfifo7_re = main_basesoc_sdram_bankmachine7_source_ready;
always @(*) begin
    main_basesoc_sdram_bankmachine7_wrport_adr <= 3'd0;
    if (main_basesoc_sdram_bankmachine7_replace) begin
        main_basesoc_sdram_bankmachine7_wrport_adr <= (main_basesoc_sdram_bankmachine7_produce - 1'd1);
    end else begin
        main_basesoc_sdram_bankmachine7_wrport_adr <= main_basesoc_sdram_bankmachine7_produce;
    end
end
assign main_basesoc_sdram_bankmachine7_wrport_dat_w = main_basesoc_sdram_bankmachine7_syncfifo7_din;
assign main_basesoc_sdram_bankmachine7_wrport_we = (main_basesoc_sdram_bankmachine7_syncfifo7_we & (main_basesoc_sdram_bankmachine7_syncfifo7_writable | main_basesoc_sdram_bankmachine7_replace));
assign main_basesoc_sdram_bankmachine7_do_read = (main_basesoc_sdram_bankmachine7_syncfifo7_readable & main_basesoc_sdram_bankmachine7_syncfifo7_re);
assign main_basesoc_sdram_bankmachine7_rdport_adr = main_basesoc_sdram_bankmachine7_consume;
assign main_basesoc_sdram_bankmachine7_syncfifo7_dout = main_basesoc_sdram_bankmachine7_rdport_dat_r;
assign main_basesoc_sdram_bankmachine7_syncfifo7_writable = (main_basesoc_sdram_bankmachine7_level != 4'd8);
assign main_basesoc_sdram_bankmachine7_syncfifo7_readable = (main_basesoc_sdram_bankmachine7_level != 1'd0);
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready = ((~main_basesoc_sdram_bankmachine7_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine7_pipe_valid_source_ready);
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_valid = main_basesoc_sdram_bankmachine7_sink_sink_valid;
assign main_basesoc_sdram_bankmachine7_sink_sink_ready = main_basesoc_sdram_bankmachine7_pipe_valid_sink_ready;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_first = main_basesoc_sdram_bankmachine7_sink_sink_first;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_last = main_basesoc_sdram_bankmachine7_sink_sink_last;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_we = main_basesoc_sdram_bankmachine7_sink_sink_payload_we;
assign main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_addr = main_basesoc_sdram_bankmachine7_sink_sink_payload_addr;
assign main_basesoc_sdram_bankmachine7_source_source_valid = main_basesoc_sdram_bankmachine7_pipe_valid_source_valid;
assign main_basesoc_sdram_bankmachine7_pipe_valid_source_ready = main_basesoc_sdram_bankmachine7_source_source_ready;
assign main_basesoc_sdram_bankmachine7_source_source_first = main_basesoc_sdram_bankmachine7_pipe_valid_source_first;
assign main_basesoc_sdram_bankmachine7_source_source_last = main_basesoc_sdram_bankmachine7_pipe_valid_source_last;
assign main_basesoc_sdram_bankmachine7_source_source_payload_we = main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we;
assign main_basesoc_sdram_bankmachine7_source_source_payload_addr = main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    main_basesoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    main_basesoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    main_basesoc_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    main_basesoc_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    main_basesoc_sdram_bankmachine7_refresh_gnt <= 1'd0;
    main_basesoc_sdram_bankmachine7_row_open <= 1'd0;
    builder_basesoc_bankmachine7_next_state <= 4'd0;
    main_basesoc_sdram_bankmachine7_row_close <= 1'd0;
    builder_basesoc_bankmachine7_next_state <= builder_basesoc_bankmachine7_state;
    case (builder_basesoc_bankmachine7_state)
        1'd1: begin
            if ((main_basesoc_sdram_bankmachine7_twtpcon_ready & main_basesoc_sdram_bankmachine7_trascon_ready)) begin
                main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
                if (main_basesoc_sdram_bankmachine7_cmd_ready) begin
                    builder_basesoc_bankmachine7_next_state <= 3'd5;
                end
                main_basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
            main_basesoc_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            if ((main_basesoc_sdram_bankmachine7_twtpcon_ready & main_basesoc_sdram_bankmachine7_trascon_ready)) begin
                builder_basesoc_bankmachine7_next_state <= 3'd5;
            end
            main_basesoc_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
            if (main_basesoc_sdram_bankmachine7_trccon_ready) begin
                main_basesoc_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
                main_basesoc_sdram_bankmachine7_row_open <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
                main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
                if (main_basesoc_sdram_bankmachine7_cmd_ready) begin
                    builder_basesoc_bankmachine7_next_state <= 3'd7;
                end
                main_basesoc_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
            if (main_basesoc_sdram_bankmachine7_twtpcon_ready) begin
                main_basesoc_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
            main_basesoc_sdram_bankmachine7_row_close <= 1'd1;
            main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            if ((~main_basesoc_sdram_bankmachine7_refresh_req)) begin
                builder_basesoc_bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            builder_basesoc_bankmachine7_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_bankmachine7_next_state <= 2'd3;
        end
        3'd7: begin
            builder_basesoc_bankmachine7_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (main_basesoc_sdram_bankmachine7_refresh_req) begin
                builder_basesoc_bankmachine7_next_state <= 3'd4;
            end else begin
                if (main_basesoc_sdram_bankmachine7_source_source_valid) begin
                    if (main_basesoc_sdram_bankmachine7_row_opened) begin
                        if (main_basesoc_sdram_bankmachine7_row_hit) begin
                            main_basesoc_sdram_bankmachine7_cmd_valid <= 1'd1;
                            if (main_basesoc_sdram_bankmachine7_source_source_payload_we) begin
                                main_basesoc_sdram_bankmachine7_req_wdata_ready <= main_basesoc_sdram_bankmachine7_cmd_ready;
                                main_basesoc_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                                main_basesoc_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                                main_basesoc_sdram_bankmachine7_req_rdata_valid <= main_basesoc_sdram_bankmachine7_cmd_ready;
                                main_basesoc_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                            main_basesoc_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                            if ((main_basesoc_sdram_bankmachine7_cmd_ready & main_basesoc_sdram_bankmachine7_auto_precharge)) begin
                                builder_basesoc_bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            builder_basesoc_bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        builder_basesoc_bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
assign main_basesoc_sdram_refresher = (main_k7ddrphy_rdphase_storage - 1'd1);
assign main_basesoc_sdram_rdcmdphase = (main_k7ddrphy_wrphase_storage - 1'd1);
assign main_basesoc_sdram_trrdcon_valid = ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & ((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we)));
assign main_basesoc_sdram_tfawcon_valid = ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & ((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we)));
assign main_basesoc_sdram_ras_allowed = (main_basesoc_sdram_trrdcon_ready & main_basesoc_sdram_tfawcon_ready);
assign main_basesoc_sdram_tccdcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_cmd_payload_is_write | main_basesoc_sdram_choose_req_cmd_payload_is_read));
assign main_basesoc_sdram_cas_allowed = main_basesoc_sdram_tccdcon_ready;
assign main_basesoc_sdram_twtrcon_valid = ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
assign main_basesoc_sdram_read_available = ((((((((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_payload_is_read) | (main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_payload_is_read)) | (main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_payload_is_read));
assign main_basesoc_sdram_write_available = ((((((((main_basesoc_sdram_bankmachine0_cmd_valid & main_basesoc_sdram_bankmachine0_cmd_payload_is_write) | (main_basesoc_sdram_bankmachine1_cmd_valid & main_basesoc_sdram_bankmachine1_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine2_cmd_valid & main_basesoc_sdram_bankmachine2_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine3_cmd_valid & main_basesoc_sdram_bankmachine3_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine4_cmd_valid & main_basesoc_sdram_bankmachine4_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine5_cmd_valid & main_basesoc_sdram_bankmachine5_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine6_cmd_valid & main_basesoc_sdram_bankmachine6_cmd_payload_is_write)) | (main_basesoc_sdram_bankmachine7_cmd_valid & main_basesoc_sdram_bankmachine7_cmd_payload_is_write));
assign main_basesoc_sdram_max_time0 = (main_basesoc_sdram_time0 == 1'd0);
assign main_basesoc_sdram_max_time1 = (main_basesoc_sdram_time1 == 1'd0);
assign main_basesoc_sdram_bankmachine0_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine1_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine2_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine3_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine4_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine5_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine6_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_bankmachine7_refresh_req = main_basesoc_sdram_cmd_valid;
assign main_basesoc_sdram_go_to_refresh = (((((((main_basesoc_sdram_bankmachine0_refresh_gnt & main_basesoc_sdram_bankmachine1_refresh_gnt) & main_basesoc_sdram_bankmachine2_refresh_gnt) & main_basesoc_sdram_bankmachine3_refresh_gnt) & main_basesoc_sdram_bankmachine4_refresh_gnt) & main_basesoc_sdram_bankmachine5_refresh_gnt) & main_basesoc_sdram_bankmachine6_refresh_gnt) & main_basesoc_sdram_bankmachine7_refresh_gnt);
assign main_basesoc_sdram_interface_rdata = {main_basesoc_sdram_dfi_p3_rddata, main_basesoc_sdram_dfi_p2_rddata, main_basesoc_sdram_dfi_p1_rddata, main_basesoc_sdram_dfi_p0_rddata};
assign {main_basesoc_sdram_dfi_p3_wrdata, main_basesoc_sdram_dfi_p2_wrdata, main_basesoc_sdram_dfi_p1_wrdata, main_basesoc_sdram_dfi_p0_wrdata} = main_basesoc_sdram_interface_wdata;
assign {main_basesoc_sdram_dfi_p3_wrdata_mask, main_basesoc_sdram_dfi_p2_wrdata_mask, main_basesoc_sdram_dfi_p1_wrdata_mask, main_basesoc_sdram_dfi_p0_wrdata_mask} = (~main_basesoc_sdram_interface_wdata_we);
always @(*) begin
    main_basesoc_sdram_choose_cmd_valids <= 8'd0;
    main_basesoc_sdram_choose_cmd_valids[0] <= (main_basesoc_sdram_bankmachine0_cmd_valid & (((main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine0_cmd_payload_ras & (~main_basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine0_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine0_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine0_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[1] <= (main_basesoc_sdram_bankmachine1_cmd_valid & (((main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine1_cmd_payload_ras & (~main_basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine1_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine1_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine1_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[2] <= (main_basesoc_sdram_bankmachine2_cmd_valid & (((main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine2_cmd_payload_ras & (~main_basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine2_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine2_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine2_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[3] <= (main_basesoc_sdram_bankmachine3_cmd_valid & (((main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine3_cmd_payload_ras & (~main_basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine3_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine3_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine3_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[4] <= (main_basesoc_sdram_bankmachine4_cmd_valid & (((main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine4_cmd_payload_ras & (~main_basesoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine4_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine4_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine4_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[5] <= (main_basesoc_sdram_bankmachine5_cmd_valid & (((main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine5_cmd_payload_ras & (~main_basesoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine5_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine5_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine5_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[6] <= (main_basesoc_sdram_bankmachine6_cmd_valid & (((main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine6_cmd_payload_ras & (~main_basesoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine6_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine6_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine6_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
    main_basesoc_sdram_choose_cmd_valids[7] <= (main_basesoc_sdram_bankmachine7_cmd_valid & (((main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd & main_basesoc_sdram_choose_cmd_want_cmds) & ((~((main_basesoc_sdram_bankmachine7_cmd_payload_ras & (~main_basesoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine7_cmd_payload_we))) | main_basesoc_sdram_choose_cmd_want_activates)) | ((main_basesoc_sdram_bankmachine7_cmd_payload_is_read == main_basesoc_sdram_choose_cmd_want_reads) & (main_basesoc_sdram_bankmachine7_cmd_payload_is_write == main_basesoc_sdram_choose_cmd_want_writes))));
end
assign main_basesoc_sdram_choose_cmd_request = main_basesoc_sdram_choose_cmd_valids;
assign main_basesoc_sdram_choose_cmd_cmd_valid = builder_rhs_self8;
assign main_basesoc_sdram_choose_cmd_cmd_payload_a = builder_rhs_self9;
assign main_basesoc_sdram_choose_cmd_cmd_payload_ba = builder_rhs_self10;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_read = builder_rhs_self11;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_write = builder_rhs_self12;
assign main_basesoc_sdram_choose_cmd_cmd_payload_is_cmd = builder_rhs_self13;
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_cas <= builder_t_self0;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_ras <= builder_t_self1;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (main_basesoc_sdram_choose_cmd_cmd_valid) begin
        main_basesoc_sdram_choose_cmd_cmd_payload_we <= builder_t_self2;
    end
end
assign main_basesoc_sdram_choose_cmd_ce = (main_basesoc_sdram_choose_cmd_cmd_ready | (~main_basesoc_sdram_choose_cmd_cmd_valid));
always @(*) begin
    main_basesoc_sdram_choose_req_valids <= 8'd0;
    main_basesoc_sdram_choose_req_valids[0] <= (main_basesoc_sdram_bankmachine0_cmd_valid & (((main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine0_cmd_payload_ras & (~main_basesoc_sdram_bankmachine0_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine0_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine0_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine0_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[1] <= (main_basesoc_sdram_bankmachine1_cmd_valid & (((main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine1_cmd_payload_ras & (~main_basesoc_sdram_bankmachine1_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine1_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine1_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine1_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[2] <= (main_basesoc_sdram_bankmachine2_cmd_valid & (((main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine2_cmd_payload_ras & (~main_basesoc_sdram_bankmachine2_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine2_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine2_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine2_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[3] <= (main_basesoc_sdram_bankmachine3_cmd_valid & (((main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine3_cmd_payload_ras & (~main_basesoc_sdram_bankmachine3_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine3_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine3_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine3_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[4] <= (main_basesoc_sdram_bankmachine4_cmd_valid & (((main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine4_cmd_payload_ras & (~main_basesoc_sdram_bankmachine4_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine4_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine4_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine4_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[5] <= (main_basesoc_sdram_bankmachine5_cmd_valid & (((main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine5_cmd_payload_ras & (~main_basesoc_sdram_bankmachine5_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine5_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine5_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine5_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[6] <= (main_basesoc_sdram_bankmachine6_cmd_valid & (((main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine6_cmd_payload_ras & (~main_basesoc_sdram_bankmachine6_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine6_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine6_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine6_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
    main_basesoc_sdram_choose_req_valids[7] <= (main_basesoc_sdram_bankmachine7_cmd_valid & (((main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd & main_basesoc_sdram_choose_req_want_cmds) & ((~((main_basesoc_sdram_bankmachine7_cmd_payload_ras & (~main_basesoc_sdram_bankmachine7_cmd_payload_cas)) & (~main_basesoc_sdram_bankmachine7_cmd_payload_we))) | main_basesoc_sdram_choose_req_want_activates)) | ((main_basesoc_sdram_bankmachine7_cmd_payload_is_read == main_basesoc_sdram_choose_req_want_reads) & (main_basesoc_sdram_bankmachine7_cmd_payload_is_write == main_basesoc_sdram_choose_req_want_writes))));
end
assign main_basesoc_sdram_choose_req_request = main_basesoc_sdram_choose_req_valids;
assign main_basesoc_sdram_choose_req_cmd_valid = builder_rhs_self14;
assign main_basesoc_sdram_choose_req_cmd_payload_a = builder_rhs_self15;
assign main_basesoc_sdram_choose_req_cmd_payload_ba = builder_rhs_self16;
assign main_basesoc_sdram_choose_req_cmd_payload_is_read = builder_rhs_self17;
assign main_basesoc_sdram_choose_req_cmd_payload_is_write = builder_rhs_self18;
assign main_basesoc_sdram_choose_req_cmd_payload_is_cmd = builder_rhs_self19;
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_cas <= builder_t_self3;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_ras <= builder_t_self4;
    end
end
always @(*) begin
    main_basesoc_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (main_basesoc_sdram_choose_req_cmd_valid) begin
        main_basesoc_sdram_choose_req_cmd_payload_we <= builder_t_self5;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 1'd0))) begin
        main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 1'd0))) begin
        main_basesoc_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 1'd1))) begin
        main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 1'd1))) begin
        main_basesoc_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 2'd2))) begin
        main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 2'd2))) begin
        main_basesoc_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 2'd3))) begin
        main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 2'd3))) begin
        main_basesoc_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd4))) begin
        main_basesoc_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd4))) begin
        main_basesoc_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd5))) begin
        main_basesoc_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd5))) begin
        main_basesoc_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd6))) begin
        main_basesoc_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd6))) begin
        main_basesoc_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    main_basesoc_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & (main_basesoc_sdram_choose_cmd_grant == 3'd7))) begin
        main_basesoc_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & (main_basesoc_sdram_choose_req_grant == 3'd7))) begin
        main_basesoc_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign main_basesoc_sdram_choose_req_ce = (main_basesoc_sdram_choose_req_cmd_ready | (~main_basesoc_sdram_choose_req_cmd_valid));
assign main_basesoc_sdram_dfi_p0_reset_n = 1'd1;
assign main_basesoc_sdram_dfi_p0_cke = {1{main_basesoc_sdram_steerer0}};
assign main_basesoc_sdram_dfi_p0_odt = {1{main_basesoc_sdram_steerer1}};
assign main_basesoc_sdram_dfi_p1_reset_n = 1'd1;
assign main_basesoc_sdram_dfi_p1_cke = {1{main_basesoc_sdram_steerer2}};
assign main_basesoc_sdram_dfi_p1_odt = {1{main_basesoc_sdram_steerer3}};
assign main_basesoc_sdram_dfi_p2_reset_n = 1'd1;
assign main_basesoc_sdram_dfi_p2_cke = {1{main_basesoc_sdram_steerer4}};
assign main_basesoc_sdram_dfi_p2_odt = {1{main_basesoc_sdram_steerer5}};
assign main_basesoc_sdram_dfi_p3_reset_n = 1'd1;
assign main_basesoc_sdram_dfi_p3_cke = {1{main_basesoc_sdram_steerer6}};
assign main_basesoc_sdram_dfi_p3_odt = {1{main_basesoc_sdram_steerer7}};
assign main_basesoc_sdram_tfawcon_count = ((((main_basesoc_sdram_tfawcon_window[0] + main_basesoc_sdram_tfawcon_window[1]) + main_basesoc_sdram_tfawcon_window[2]) + main_basesoc_sdram_tfawcon_window[3]) + main_basesoc_sdram_tfawcon_window[4]);
always @(*) begin
    main_basesoc_sdram_steerer_sel0 <= 2'd0;
    main_basesoc_sdram_cmd_ready <= 1'd0;
    main_basesoc_sdram_steerer_sel1 <= 2'd0;
    main_basesoc_sdram_steerer_sel2 <= 2'd0;
    main_basesoc_sdram_choose_cmd_want_activates <= 1'd0;
    main_basesoc_sdram_steerer_sel3 <= 2'd0;
    main_basesoc_sdram_en0 <= 1'd0;
    main_basesoc_sdram_choose_cmd_cmd_ready <= 1'd0;
    main_basesoc_sdram_choose_req_want_reads <= 1'd0;
    main_basesoc_sdram_choose_req_want_writes <= 1'd0;
    builder_basesoc_multiplexer_next_state <= 4'd0;
    main_basesoc_sdram_en1 <= 1'd0;
    main_basesoc_sdram_choose_req_cmd_ready <= 1'd0;
    builder_basesoc_multiplexer_next_state <= builder_basesoc_multiplexer_state;
    case (builder_basesoc_multiplexer_state)
        1'd1: begin
            main_basesoc_sdram_en1 <= 1'd1;
            main_basesoc_sdram_choose_req_want_writes <= 1'd1;
            if (1'd0) begin
                main_basesoc_sdram_choose_req_cmd_ready <= (main_basesoc_sdram_cas_allowed & ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed));
            end else begin
                main_basesoc_sdram_choose_cmd_want_activates <= main_basesoc_sdram_ras_allowed;
                main_basesoc_sdram_choose_cmd_cmd_ready <= ((~((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we))) | main_basesoc_sdram_ras_allowed);
                main_basesoc_sdram_choose_req_cmd_ready <= main_basesoc_sdram_cas_allowed;
            end
            main_basesoc_sdram_steerer_sel0 <= 1'd0;
            if ((main_k7ddrphy_wrphase_storage == 1'd0)) begin
                main_basesoc_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_basesoc_sdram_rdcmdphase == 1'd0)) begin
                main_basesoc_sdram_steerer_sel0 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel1 <= 1'd0;
            if ((main_k7ddrphy_wrphase_storage == 1'd1)) begin
                main_basesoc_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_basesoc_sdram_rdcmdphase == 1'd1)) begin
                main_basesoc_sdram_steerer_sel1 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel2 <= 1'd0;
            if ((main_k7ddrphy_wrphase_storage == 2'd2)) begin
                main_basesoc_sdram_steerer_sel2 <= 2'd2;
            end
            if ((main_basesoc_sdram_rdcmdphase == 2'd2)) begin
                main_basesoc_sdram_steerer_sel2 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel3 <= 1'd0;
            if ((main_k7ddrphy_wrphase_storage == 2'd3)) begin
                main_basesoc_sdram_steerer_sel3 <= 2'd2;
            end
            if ((main_basesoc_sdram_rdcmdphase == 2'd3)) begin
                main_basesoc_sdram_steerer_sel3 <= 1'd1;
            end
            if (main_basesoc_sdram_read_available) begin
                if (((~main_basesoc_sdram_write_available) | main_basesoc_sdram_max_time1)) begin
                    builder_basesoc_multiplexer_next_state <= 2'd3;
                end
            end
            if (main_basesoc_sdram_go_to_refresh) begin
                builder_basesoc_multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            main_basesoc_sdram_steerer_sel0 <= 2'd3;
            main_basesoc_sdram_cmd_ready <= 1'd1;
            if (main_basesoc_sdram_cmd_last) begin
                builder_basesoc_multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (main_basesoc_sdram_twtrcon_ready) begin
                builder_basesoc_multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            builder_basesoc_multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            builder_basesoc_multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            builder_basesoc_multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            builder_basesoc_multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            builder_basesoc_multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            builder_basesoc_multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            builder_basesoc_multiplexer_next_state <= 1'd1;
        end
        default: begin
            main_basesoc_sdram_en0 <= 1'd1;
            main_basesoc_sdram_choose_req_want_reads <= 1'd1;
            if (1'd0) begin
                main_basesoc_sdram_choose_req_cmd_ready <= (main_basesoc_sdram_cas_allowed & ((~((main_basesoc_sdram_choose_req_cmd_payload_ras & (~main_basesoc_sdram_choose_req_cmd_payload_cas)) & (~main_basesoc_sdram_choose_req_cmd_payload_we))) | main_basesoc_sdram_ras_allowed));
            end else begin
                main_basesoc_sdram_choose_cmd_want_activates <= main_basesoc_sdram_ras_allowed;
                main_basesoc_sdram_choose_cmd_cmd_ready <= ((~((main_basesoc_sdram_choose_cmd_cmd_payload_ras & (~main_basesoc_sdram_choose_cmd_cmd_payload_cas)) & (~main_basesoc_sdram_choose_cmd_cmd_payload_we))) | main_basesoc_sdram_ras_allowed);
                main_basesoc_sdram_choose_req_cmd_ready <= main_basesoc_sdram_cas_allowed;
            end
            main_basesoc_sdram_steerer_sel0 <= 1'd0;
            if ((main_k7ddrphy_rdphase_storage == 1'd0)) begin
                main_basesoc_sdram_steerer_sel0 <= 2'd2;
            end
            if ((main_basesoc_sdram_refresher == 1'd0)) begin
                main_basesoc_sdram_steerer_sel0 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel1 <= 1'd0;
            if ((main_k7ddrphy_rdphase_storage == 1'd1)) begin
                main_basesoc_sdram_steerer_sel1 <= 2'd2;
            end
            if ((main_basesoc_sdram_refresher == 1'd1)) begin
                main_basesoc_sdram_steerer_sel1 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel2 <= 1'd0;
            if ((main_k7ddrphy_rdphase_storage == 2'd2)) begin
                main_basesoc_sdram_steerer_sel2 <= 2'd2;
            end
            if ((main_basesoc_sdram_refresher == 2'd2)) begin
                main_basesoc_sdram_steerer_sel2 <= 1'd1;
            end
            main_basesoc_sdram_steerer_sel3 <= 1'd0;
            if ((main_k7ddrphy_rdphase_storage == 2'd3)) begin
                main_basesoc_sdram_steerer_sel3 <= 2'd2;
            end
            if ((main_basesoc_sdram_refresher == 2'd3)) begin
                main_basesoc_sdram_steerer_sel3 <= 1'd1;
            end
            if (main_basesoc_sdram_write_available) begin
                if (((~main_basesoc_sdram_read_available) | main_basesoc_sdram_max_time0)) begin
                    builder_basesoc_multiplexer_next_state <= 3'd4;
                end
            end
            if (main_basesoc_sdram_go_to_refresh) begin
                builder_basesoc_multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
assign builder_basesoc_roundrobin0_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_basesoc_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin0_ce = ((~main_basesoc_sdram_interface_bank0_valid) & (~main_basesoc_sdram_interface_bank0_lock));
assign main_basesoc_sdram_interface_bank0_addr = builder_rhs_self20;
assign main_basesoc_sdram_interface_bank0_we = builder_rhs_self21;
assign main_basesoc_sdram_interface_bank0_valid = builder_rhs_self22;
assign builder_basesoc_roundrobin1_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_basesoc_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin1_ce = ((~main_basesoc_sdram_interface_bank1_valid) & (~main_basesoc_sdram_interface_bank1_lock));
assign main_basesoc_sdram_interface_bank1_addr = builder_rhs_self23;
assign main_basesoc_sdram_interface_bank1_we = builder_rhs_self24;
assign main_basesoc_sdram_interface_bank1_valid = builder_rhs_self25;
assign builder_basesoc_roundrobin2_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_basesoc_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin2_ce = ((~main_basesoc_sdram_interface_bank2_valid) & (~main_basesoc_sdram_interface_bank2_lock));
assign main_basesoc_sdram_interface_bank2_addr = builder_rhs_self26;
assign main_basesoc_sdram_interface_bank2_we = builder_rhs_self27;
assign main_basesoc_sdram_interface_bank2_valid = builder_rhs_self28;
assign builder_basesoc_roundrobin3_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_basesoc_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin3_ce = ((~main_basesoc_sdram_interface_bank3_valid) & (~main_basesoc_sdram_interface_bank3_lock));
assign main_basesoc_sdram_interface_bank3_addr = builder_rhs_self29;
assign main_basesoc_sdram_interface_bank3_we = builder_rhs_self30;
assign main_basesoc_sdram_interface_bank3_valid = builder_rhs_self31;
assign builder_basesoc_roundrobin4_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_basesoc_locked4 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin4_ce = ((~main_basesoc_sdram_interface_bank4_valid) & (~main_basesoc_sdram_interface_bank4_lock));
assign main_basesoc_sdram_interface_bank4_addr = builder_rhs_self32;
assign main_basesoc_sdram_interface_bank4_we = builder_rhs_self33;
assign main_basesoc_sdram_interface_bank4_valid = builder_rhs_self34;
assign builder_basesoc_roundrobin5_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_basesoc_locked5 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin5_ce = ((~main_basesoc_sdram_interface_bank5_valid) & (~main_basesoc_sdram_interface_bank5_lock));
assign main_basesoc_sdram_interface_bank5_addr = builder_rhs_self35;
assign main_basesoc_sdram_interface_bank5_we = builder_rhs_self36;
assign main_basesoc_sdram_interface_bank5_valid = builder_rhs_self37;
assign builder_basesoc_roundrobin6_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_basesoc_locked6 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin6_ce = ((~main_basesoc_sdram_interface_bank6_valid) & (~main_basesoc_sdram_interface_bank6_lock));
assign main_basesoc_sdram_interface_bank6_addr = builder_rhs_self38;
assign main_basesoc_sdram_interface_bank6_we = builder_rhs_self39;
assign main_basesoc_sdram_interface_bank6_valid = builder_rhs_self40;
assign builder_basesoc_roundrobin7_request = {(((main_basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_basesoc_locked7 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))))) & main_basesoc_port_cmd_valid)};
assign builder_basesoc_roundrobin7_ce = ((~main_basesoc_sdram_interface_bank7_valid) & (~main_basesoc_sdram_interface_bank7_lock));
assign main_basesoc_sdram_interface_bank7_addr = builder_rhs_self41;
assign main_basesoc_sdram_interface_bank7_we = builder_rhs_self42;
assign main_basesoc_sdram_interface_bank7_valid = builder_rhs_self43;
assign main_basesoc_port_cmd_ready = ((((((((1'd0 | (((builder_basesoc_roundrobin0_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_basesoc_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank0_ready)) | (((builder_basesoc_roundrobin1_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_basesoc_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank1_ready)) | (((builder_basesoc_roundrobin2_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_basesoc_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank2_ready)) | (((builder_basesoc_roundrobin3_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_basesoc_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank3_ready)) | (((builder_basesoc_roundrobin4_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_basesoc_locked4 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank4_ready)) | (((builder_basesoc_roundrobin5_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_basesoc_locked5 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank5_ready)) | (((builder_basesoc_roundrobin6_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_basesoc_locked6 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank6_ready)) | (((builder_basesoc_roundrobin7_grant == 1'd0) & ((main_basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_basesoc_locked7 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0)))))) & main_basesoc_sdram_interface_bank7_ready));
assign main_basesoc_port_wdata_ready = builder_basesoc_new_master_wdata_ready1;
assign main_basesoc_port_rdata_valid = builder_basesoc_new_master_rdata_valid8;
always @(*) begin
    main_basesoc_sdram_interface_wdata_we <= 64'd0;
    main_basesoc_sdram_interface_wdata <= 512'd0;
    case ({builder_basesoc_new_master_wdata_ready1})
        1'd1: begin
            main_basesoc_sdram_interface_wdata <= main_basesoc_port_wdata_payload_data;
            main_basesoc_sdram_interface_wdata_we <= main_basesoc_port_wdata_payload_we;
        end
        default: begin
            main_basesoc_sdram_interface_wdata <= 1'd0;
            main_basesoc_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign main_basesoc_port_rdata_payload_data = main_basesoc_sdram_interface_rdata;
assign builder_basesoc_roundrobin0_grant = 1'd0;
assign builder_basesoc_roundrobin1_grant = 1'd0;
assign builder_basesoc_roundrobin2_grant = 1'd0;
assign builder_basesoc_roundrobin3_grant = 1'd0;
assign builder_basesoc_roundrobin4_grant = 1'd0;
assign builder_basesoc_roundrobin5_grant = 1'd0;
assign builder_basesoc_roundrobin6_grant = 1'd0;
assign builder_basesoc_roundrobin7_grant = 1'd0;
assign main_basesoc_data_port_adr = main_basesoc_wb_sdram_adr[10:4];
always @(*) begin
    main_basesoc_data_port_we <= 64'd0;
    main_basesoc_data_port_dat_w <= 512'd0;
    if (main_basesoc_write_from_slave) begin
        main_basesoc_data_port_dat_w <= main_basesoc_interface_dat_r;
        main_basesoc_data_port_we <= {64{1'd1}};
    end else begin
        main_basesoc_data_port_dat_w <= {16{main_basesoc_wb_sdram_dat_w}};
        if ((((main_basesoc_wb_sdram_cyc & main_basesoc_wb_sdram_stb) & main_basesoc_wb_sdram_we) & main_basesoc_wb_sdram_ack)) begin
            main_basesoc_data_port_we <= {({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd15)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd14)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd13)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd12)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd11)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd10)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd9)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 4'd8)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 3'd7)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 3'd6)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 3'd5)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 3'd4)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 2'd3)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 2'd2)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 1'd1)}} & main_basesoc_wb_sdram_sel), ({4{(main_basesoc_wb_sdram_adr[3:0] == 1'd0)}} & main_basesoc_wb_sdram_sel)};
        end
    end
end
assign main_basesoc_interface_dat_w = main_basesoc_data_port_dat_r;
assign main_basesoc_interface_sel = 64'd18446744073709551615;
always @(*) begin
    main_basesoc_wb_sdram_dat_r <= 32'd0;
    case (main_basesoc_adr_offset_r)
        1'd0: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[31:0];
        end
        1'd1: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[63:32];
        end
        2'd2: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[95:64];
        end
        2'd3: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[127:96];
        end
        3'd4: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[159:128];
        end
        3'd5: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[191:160];
        end
        3'd6: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[223:192];
        end
        3'd7: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[255:224];
        end
        4'd8: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[287:256];
        end
        4'd9: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[319:288];
        end
        4'd10: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[351:320];
        end
        4'd11: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[383:352];
        end
        4'd12: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[415:384];
        end
        4'd13: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[447:416];
        end
        4'd14: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[479:448];
        end
        default: begin
            main_basesoc_wb_sdram_dat_r <= main_basesoc_data_port_dat_r[511:480];
        end
    endcase
end
assign {main_basesoc_tag_do_dirty, main_basesoc_tag_do_tag} = main_basesoc_tag_port_dat_r;
assign main_basesoc_tag_port_dat_w = {main_basesoc_tag_di_dirty, main_basesoc_tag_di_tag};
assign main_basesoc_tag_port_adr = main_basesoc_wb_sdram_adr[10:4];
assign main_basesoc_tag_di_tag = main_basesoc_wb_sdram_adr[29:11];
assign main_basesoc_interface_adr = {main_basesoc_tag_do_tag, main_basesoc_wb_sdram_adr[10:4]};
always @(*) begin
    main_basesoc_interface_we <= 1'd0;
    builder_basesoc_fullmemorywe_next_state <= 2'd0;
    main_basesoc_tag_port_we <= 1'd0;
    main_basesoc_wb_sdram_ack <= 1'd0;
    main_basesoc_word_inc <= 1'd0;
    main_basesoc_tag_di_dirty <= 1'd0;
    main_basesoc_write_from_slave <= 1'd0;
    main_basesoc_word_clr <= 1'd0;
    main_basesoc_interface_cyc <= 1'd0;
    main_basesoc_interface_stb <= 1'd0;
    builder_basesoc_fullmemorywe_next_state <= builder_basesoc_fullmemorywe_state;
    case (builder_basesoc_fullmemorywe_state)
        1'd1: begin
            main_basesoc_word_clr <= 1'd1;
            if ((main_basesoc_tag_do_tag == main_basesoc_wb_sdram_adr[29:11])) begin
                main_basesoc_wb_sdram_ack <= 1'd1;
                if (main_basesoc_wb_sdram_we) begin
                    main_basesoc_tag_di_dirty <= 1'd1;
                    main_basesoc_tag_port_we <= 1'd1;
                end
                builder_basesoc_fullmemorywe_next_state <= 1'd0;
            end else begin
                if (main_basesoc_tag_do_dirty) begin
                    builder_basesoc_fullmemorywe_next_state <= 2'd2;
                end else begin
                    main_basesoc_tag_port_we <= 1'd1;
                    main_basesoc_word_clr <= 1'd1;
                    builder_basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            main_basesoc_interface_stb <= 1'd1;
            main_basesoc_interface_cyc <= 1'd1;
            main_basesoc_interface_we <= 1'd1;
            if (main_basesoc_interface_ack) begin
                main_basesoc_word_inc <= 1'd1;
                if (1'd1) begin
                    main_basesoc_tag_port_we <= 1'd1;
                    main_basesoc_word_clr <= 1'd1;
                    builder_basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            main_basesoc_interface_stb <= 1'd1;
            main_basesoc_interface_cyc <= 1'd1;
            main_basesoc_interface_we <= 1'd0;
            if (main_basesoc_interface_ack) begin
                main_basesoc_write_from_slave <= 1'd1;
                main_basesoc_word_inc <= 1'd1;
                if (1'd1) begin
                    builder_basesoc_fullmemorywe_next_state <= 1'd1;
                end else begin
                    builder_basesoc_fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((main_basesoc_wb_sdram_cyc & main_basesoc_wb_sdram_stb)) begin
                builder_basesoc_fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
assign main_basesoc_port_cmd_payload_addr = (main_basesoc_interface_adr - 25'd16777216);
assign main_basesoc_port_cmd_payload_we = main_basesoc_interface_we;
assign main_basesoc_port_cmd_last = (~main_basesoc_interface_we);
assign main_basesoc_port_flush = (~main_basesoc_interface_cyc);
always @(*) begin
    main_basesoc_port_wdata_valid <= 1'd0;
    main_basesoc_port_wdata_valid <= (main_basesoc_interface_stb & main_basesoc_interface_we);
    if (1'd1) begin
        if ((~main_basesoc_is_ongoing)) begin
            main_basesoc_port_wdata_valid <= 1'd0;
        end
    end
end
assign main_basesoc_port_wdata_payload_data = main_basesoc_interface_dat_w;
assign main_basesoc_port_wdata_payload_we = main_basesoc_interface_sel;
assign main_basesoc_port_rdata_ready = 1'd1;
always @(*) begin
    builder_basesoc_litedramwishbone2native_next_state <= 2'd0;
    main_basesoc_aborted_litedramwishbone2native_next_value <= 1'd0;
    main_basesoc_is_ongoing <= 1'd0;
    main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd0;
    main_basesoc_interface_dat_r <= 512'd0;
    main_basesoc_port_cmd_valid <= 1'd0;
    main_basesoc_interface_ack <= 1'd0;
    builder_basesoc_litedramwishbone2native_next_state <= builder_basesoc_litedramwishbone2native_state;
    case (builder_basesoc_litedramwishbone2native_state)
        1'd1: begin
            main_basesoc_is_ongoing <= 1'd1;
            main_basesoc_aborted_litedramwishbone2native_next_value <= ((~main_basesoc_interface_cyc) | main_basesoc_aborted);
            main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if ((main_basesoc_port_wdata_valid & main_basesoc_port_wdata_ready)) begin
                main_basesoc_interface_ack <= (main_basesoc_interface_cyc & (~main_basesoc_aborted));
                builder_basesoc_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        2'd2: begin
            main_basesoc_aborted_litedramwishbone2native_next_value <= ((~main_basesoc_interface_cyc) | main_basesoc_aborted);
            main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
            if (main_basesoc_port_rdata_valid) begin
                main_basesoc_interface_ack <= (main_basesoc_interface_cyc & (~main_basesoc_aborted));
                main_basesoc_interface_dat_r <= main_basesoc_port_rdata_payload_data;
                builder_basesoc_litedramwishbone2native_next_state <= 1'd0;
            end
        end
        default: begin
            main_basesoc_port_cmd_valid <= (main_basesoc_interface_cyc & main_basesoc_interface_stb);
            if (((main_basesoc_port_cmd_valid & main_basesoc_port_cmd_ready) & main_basesoc_interface_we)) begin
                builder_basesoc_litedramwishbone2native_next_state <= 1'd1;
            end
            if (((main_basesoc_port_cmd_valid & main_basesoc_port_cmd_ready) & (~main_basesoc_interface_we))) begin
                builder_basesoc_litedramwishbone2native_next_state <= 2'd2;
            end
            main_basesoc_aborted_litedramwishbone2native_next_value <= 1'd0;
            main_basesoc_aborted_litedramwishbone2native_next_value_ce <= 1'd1;
        end
    endcase
end
assign main_wait = (~main_done);
always @(*) begin
    main_leds <= 8'd0;
    if ((main_mode == 1'd1)) begin
        main_leds <= main_storage;
    end else begin
        main_leds <= main_chaser;
    end
end
assign {user_led7, user_led6, user_led5, user_led4, user_led3, user_led2, user_led1, user_led0} = (main_leds ^ 1'd0);
assign main_done = (main_count == 1'd0);
always @(*) begin
    builder_basesoc_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    builder_basesoc_adr_wishbone2csr_next_value1 <= 14'd0;
    builder_basesoc_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    builder_basesoc_we_wishbone2csr_next_value2 <= 1'd0;
    builder_basesoc_we_wishbone2csr_next_value_ce2 <= 1'd0;
    builder_basesoc_wishbone_dat_r <= 32'd0;
    builder_basesoc_wishbone_ack <= 1'd0;
    builder_basesoc_wishbone2csr_next_state <= 2'd0;
    builder_basesoc_dat_w_wishbone2csr_next_value0 <= 32'd0;
    builder_basesoc_wishbone2csr_next_state <= builder_basesoc_wishbone2csr_state;
    case (builder_basesoc_wishbone2csr_state)
        1'd1: begin
            builder_basesoc_adr_wishbone2csr_next_value1 <= 1'd0;
            builder_basesoc_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            builder_basesoc_we_wishbone2csr_next_value2 <= 1'd0;
            builder_basesoc_we_wishbone2csr_next_value_ce2 <= 1'd1;
            builder_basesoc_wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            builder_basesoc_wishbone_ack <= 1'd1;
            builder_basesoc_wishbone_dat_r <= builder_basesoc_dat_r;
            builder_basesoc_wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            builder_basesoc_dat_w_wishbone2csr_next_value0 <= builder_basesoc_wishbone_dat_w;
            builder_basesoc_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
            if ((builder_basesoc_wishbone_cyc & builder_basesoc_wishbone_stb)) begin
                builder_basesoc_adr_wishbone2csr_next_value1 <= builder_basesoc_wishbone_adr;
                builder_basesoc_adr_wishbone2csr_next_value_ce1 <= 1'd1;
                builder_basesoc_we_wishbone2csr_next_value2 <= (builder_basesoc_wishbone_we & (builder_basesoc_wishbone_sel != 1'd0));
                builder_basesoc_we_wishbone2csr_next_value_ce2 <= 1'd1;
                builder_basesoc_wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign builder_csr_bankarray_csrbank0_sel = (builder_csr_bankarray_interface0_bank_bus_adr[13:9] == 1'd0);
assign builder_csr_bankarray_csrbank0_reset0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_reset0_re <= 1'd0;
    builder_csr_bankarray_csrbank0_reset0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank0_reset0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_reset0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank0_scratch0_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_scratch0_we <= 1'd0;
    builder_csr_bankarray_csrbank0_scratch0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank0_scratch0_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_scratch0_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank0_bus_errors_r = builder_csr_bankarray_interface0_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank0_bus_errors_we <= 1'd0;
    builder_csr_bankarray_csrbank0_bus_errors_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank0_sel & (builder_csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank0_bus_errors_re <= builder_csr_bankarray_interface0_bank_bus_we;
        builder_csr_bankarray_csrbank0_bus_errors_we <= (~builder_csr_bankarray_interface0_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_sel = (builder_csr_bankarray_interface1_bank_bus_adr[13:9] == 1'd1);
assign builder_csr_bankarray_csrbank1_rst0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_rst0_we <= 1'd0;
    builder_csr_bankarray_csrbank1_rst0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank1_rst0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_rst0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_dly_sel0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_dly_sel0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_dly_sel0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank1_dly_sel0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_dly_sel0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_half_sys8x_taps0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[4:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_half_sys8x_taps0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_half_sys8x_taps0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank1_half_sys8x_taps0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_half_sys8x_taps0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_wlevel_en0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank1_wlevel_en0_we <= 1'd0;
    builder_csr_bankarray_csrbank1_wlevel_en0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank1_wlevel_en0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_wlevel_en0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_wlevel_strobe_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_wlevel_strobe_we <= 1'd0;
    main_k7ddrphy_wlevel_strobe_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        main_k7ddrphy_wlevel_strobe_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_wlevel_strobe_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_cdly_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_cdly_rst_re <= 1'd0;
    main_k7ddrphy_cdly_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd5))) begin
        main_k7ddrphy_cdly_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_cdly_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_cdly_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_cdly_inc_re <= 1'd0;
    main_k7ddrphy_cdly_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd6))) begin
        main_k7ddrphy_cdly_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_cdly_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_rdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_rdly_dq_rst_re <= 1'd0;
    main_k7ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd7))) begin
        main_k7ddrphy_rdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_rdly_dq_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_rdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_rdly_dq_inc_re <= 1'd0;
    main_k7ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd8))) begin
        main_k7ddrphy_rdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_rdly_dq_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_rdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    main_k7ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd9))) begin
        main_k7ddrphy_rdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_rdly_dq_bitslip_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_rdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_rdly_dq_bitslip_we <= 1'd0;
    main_k7ddrphy_rdly_dq_bitslip_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd10))) begin
        main_k7ddrphy_rdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_rdly_dq_bitslip_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_wdly_dq_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_wdly_dq_rst_we <= 1'd0;
    main_k7ddrphy_wdly_dq_rst_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd11))) begin
        main_k7ddrphy_wdly_dq_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_wdly_dq_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_wdly_dq_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_wdly_dq_inc_we <= 1'd0;
    main_k7ddrphy_wdly_dq_inc_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd12))) begin
        main_k7ddrphy_wdly_dq_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_wdly_dq_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_wdly_dqs_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_wdly_dqs_rst_re <= 1'd0;
    main_k7ddrphy_wdly_dqs_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd13))) begin
        main_k7ddrphy_wdly_dqs_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_wdly_dqs_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_wdly_dqs_inc_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_wdly_dqs_inc_re <= 1'd0;
    main_k7ddrphy_wdly_dqs_inc_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd14))) begin
        main_k7ddrphy_wdly_dqs_inc_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_wdly_dqs_inc_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_wdly_dq_bitslip_rst_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    main_k7ddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 4'd15))) begin
        main_k7ddrphy_wdly_dq_bitslip_rst_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_wdly_dq_bitslip_rst_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign main_k7ddrphy_wdly_dq_bitslip_r = builder_csr_bankarray_interface1_bank_bus_dat_w[0];
always @(*) begin
    main_k7ddrphy_wdly_dq_bitslip_re <= 1'd0;
    main_k7ddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd16))) begin
        main_k7ddrphy_wdly_dq_bitslip_re <= builder_csr_bankarray_interface1_bank_bus_we;
        main_k7ddrphy_wdly_dq_bitslip_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_rdphase0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_rdphase0_re <= 1'd0;
    builder_csr_bankarray_csrbank1_rdphase0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank1_rdphase0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_rdphase0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_wrphase0_r = builder_csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank1_wrphase0_we <= 1'd0;
    builder_csr_bankarray_csrbank1_wrphase0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank1_sel & (builder_csr_bankarray_interface1_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csr_bankarray_csrbank1_wrphase0_re <= builder_csr_bankarray_interface1_bank_bus_we;
        builder_csr_bankarray_csrbank1_wrphase0_we <= (~builder_csr_bankarray_interface1_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank1_rst0_w = main_k7ddrphy_rst_storage;
assign builder_csr_bankarray_csrbank1_dly_sel0_w = main_k7ddrphy_dly_sel_storage[7:0];
assign builder_csr_bankarray_csrbank1_half_sys8x_taps0_w = main_k7ddrphy_half_sys8x_taps_storage[4:0];
assign builder_csr_bankarray_csrbank1_wlevel_en0_w = main_k7ddrphy_wlevel_en_storage;
assign builder_csr_bankarray_csrbank1_rdphase0_w = main_k7ddrphy_rdphase_storage[1:0];
assign builder_csr_bankarray_csrbank1_wrphase0_w = main_k7ddrphy_wrphase_storage[1:0];
assign builder_csr_bankarray_sel = (builder_csr_bankarray_sram_bus_adr[13:9] == 2'd2);
always @(*) begin
    builder_csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (builder_csr_bankarray_sel_r) begin
        builder_csr_bankarray_sram_bus_dat_r <= builder_csr_bankarray_dat_r;
    end
end
assign builder_csr_bankarray_adr = builder_csr_bankarray_sram_bus_adr[5:0];
assign builder_csr_bankarray_csrbank2_sel = (builder_csr_bankarray_interface2_bank_bus_adr[13:9] == 2'd3);
assign builder_csr_bankarray_csrbank2_out0_r = builder_csr_bankarray_interface2_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank2_out0_re <= 1'd0;
    builder_csr_bankarray_csrbank2_out0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank2_sel & (builder_csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank2_out0_re <= builder_csr_bankarray_interface2_bank_bus_we;
        builder_csr_bankarray_csrbank2_out0_we <= (~builder_csr_bankarray_interface2_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank2_out0_w = main_storage[7:0];
assign builder_csr_bankarray_csrbank3_sel = (builder_csr_bankarray_interface3_bank_bus_adr[13:9] == 3'd4);
assign builder_csr_bankarray_csrbank3_dfii_control0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[3:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_control0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_control0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank3_dfii_control0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_control0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_command0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign main_basesoc_sdram_phaseinjector0_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_basesoc_sdram_phaseinjector0_command_issue_we <= 1'd0;
    main_basesoc_sdram_phaseinjector0_command_issue_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd2))) begin
        main_basesoc_sdram_phaseinjector0_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_basesoc_sdram_phaseinjector0_command_issue_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_address0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd8))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd9))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd10))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd11))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd12))) begin
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_command0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_command0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd13))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_command0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign main_basesoc_sdram_phaseinjector1_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_basesoc_sdram_phaseinjector1_command_issue_we <= 1'd0;
    main_basesoc_sdram_phaseinjector1_command_issue_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd14))) begin
        main_basesoc_sdram_phaseinjector1_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_basesoc_sdram_phaseinjector1_command_issue_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_address0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_address0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 4'd15))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_address0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd16))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd17))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd18))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd19))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd20))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd21))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd22))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd23))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd24))) begin
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_command0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_command0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd25))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_command0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign main_basesoc_sdram_phaseinjector2_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_basesoc_sdram_phaseinjector2_command_issue_re <= 1'd0;
    main_basesoc_sdram_phaseinjector2_command_issue_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd26))) begin
        main_basesoc_sdram_phaseinjector2_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_basesoc_sdram_phaseinjector2_command_issue_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_address0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_address0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd27))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_address0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd28))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd29))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd30))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 5'd31))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd32))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd33))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd34))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd35))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd36))) begin
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_command0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[7:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_command0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_command0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd37))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_command0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_command0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign main_basesoc_sdram_phaseinjector3_command_issue_r = builder_csr_bankarray_interface3_bank_bus_dat_w[0];
always @(*) begin
    main_basesoc_sdram_phaseinjector3_command_issue_we <= 1'd0;
    main_basesoc_sdram_phaseinjector3_command_issue_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd38))) begin
        main_basesoc_sdram_phaseinjector3_command_issue_re <= builder_csr_bankarray_interface3_bank_bus_we;
        main_basesoc_sdram_phaseinjector3_command_issue_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_address0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[13:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_address0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_address0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd39))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_address0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_address0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[2:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd40))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd41))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd42))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd43))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd44))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd45))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_re <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd46))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd47))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_r = builder_csr_bankarray_interface3_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we <= 1'd0;
    builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank3_sel & (builder_csr_bankarray_interface3_bank_bus_adr[8:0] == 6'd48))) begin
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re <= builder_csr_bankarray_interface3_bank_bus_we;
        builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we <= (~builder_csr_bankarray_interface3_bank_bus_we);
    end
end
assign main_basesoc_sdram_sel = main_basesoc_sdram_storage[0];
assign main_basesoc_sdram_cke = main_basesoc_sdram_storage[1];
assign main_basesoc_sdram_odt = main_basesoc_sdram_storage[2];
assign main_basesoc_sdram_reset_n = main_basesoc_sdram_storage[3];
assign builder_csr_bankarray_csrbank3_dfii_control0_w = main_basesoc_sdram_storage[3:0];
assign main_basesoc_sdram_phaseinjector0_csrfield_cs = main_basesoc_sdram_phaseinjector0_command_storage[0];
assign main_basesoc_sdram_phaseinjector0_csrfield_we = main_basesoc_sdram_phaseinjector0_command_storage[1];
assign main_basesoc_sdram_phaseinjector0_csrfield_cas = main_basesoc_sdram_phaseinjector0_command_storage[2];
assign main_basesoc_sdram_phaseinjector0_csrfield_ras = main_basesoc_sdram_phaseinjector0_command_storage[3];
assign main_basesoc_sdram_phaseinjector0_csrfield_wren = main_basesoc_sdram_phaseinjector0_command_storage[4];
assign main_basesoc_sdram_phaseinjector0_csrfield_rden = main_basesoc_sdram_phaseinjector0_command_storage[5];
assign main_basesoc_sdram_phaseinjector0_csrfield_cs_top = main_basesoc_sdram_phaseinjector0_command_storage[6];
assign main_basesoc_sdram_phaseinjector0_csrfield_cs_bottom = main_basesoc_sdram_phaseinjector0_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi0_command0_w = main_basesoc_sdram_phaseinjector0_command_storage[7:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_address0_w = main_basesoc_sdram_phaseinjector0_address_storage[13:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w = main_basesoc_sdram_phaseinjector0_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w = main_basesoc_sdram_phaseinjector0_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w = main_basesoc_sdram_phaseinjector0_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w = main_basesoc_sdram_phaseinjector0_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w = main_basesoc_sdram_phaseinjector0_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w = main_basesoc_sdram_phaseinjector0_rddata_status[31:0];
assign main_basesoc_sdram_phaseinjector0_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_we;
assign main_basesoc_sdram_phaseinjector1_csrfield_cs = main_basesoc_sdram_phaseinjector1_command_storage[0];
assign main_basesoc_sdram_phaseinjector1_csrfield_we = main_basesoc_sdram_phaseinjector1_command_storage[1];
assign main_basesoc_sdram_phaseinjector1_csrfield_cas = main_basesoc_sdram_phaseinjector1_command_storage[2];
assign main_basesoc_sdram_phaseinjector1_csrfield_ras = main_basesoc_sdram_phaseinjector1_command_storage[3];
assign main_basesoc_sdram_phaseinjector1_csrfield_wren = main_basesoc_sdram_phaseinjector1_command_storage[4];
assign main_basesoc_sdram_phaseinjector1_csrfield_rden = main_basesoc_sdram_phaseinjector1_command_storage[5];
assign main_basesoc_sdram_phaseinjector1_csrfield_cs_top = main_basesoc_sdram_phaseinjector1_command_storage[6];
assign main_basesoc_sdram_phaseinjector1_csrfield_cs_bottom = main_basesoc_sdram_phaseinjector1_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi1_command0_w = main_basesoc_sdram_phaseinjector1_command_storage[7:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_address0_w = main_basesoc_sdram_phaseinjector1_address_storage[13:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w = main_basesoc_sdram_phaseinjector1_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w = main_basesoc_sdram_phaseinjector1_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w = main_basesoc_sdram_phaseinjector1_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w = main_basesoc_sdram_phaseinjector1_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w = main_basesoc_sdram_phaseinjector1_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w = main_basesoc_sdram_phaseinjector1_rddata_status[31:0];
assign main_basesoc_sdram_phaseinjector1_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_we;
assign main_basesoc_sdram_phaseinjector2_csrfield_cs = main_basesoc_sdram_phaseinjector2_command_storage[0];
assign main_basesoc_sdram_phaseinjector2_csrfield_we = main_basesoc_sdram_phaseinjector2_command_storage[1];
assign main_basesoc_sdram_phaseinjector2_csrfield_cas = main_basesoc_sdram_phaseinjector2_command_storage[2];
assign main_basesoc_sdram_phaseinjector2_csrfield_ras = main_basesoc_sdram_phaseinjector2_command_storage[3];
assign main_basesoc_sdram_phaseinjector2_csrfield_wren = main_basesoc_sdram_phaseinjector2_command_storage[4];
assign main_basesoc_sdram_phaseinjector2_csrfield_rden = main_basesoc_sdram_phaseinjector2_command_storage[5];
assign main_basesoc_sdram_phaseinjector2_csrfield_cs_top = main_basesoc_sdram_phaseinjector2_command_storage[6];
assign main_basesoc_sdram_phaseinjector2_csrfield_cs_bottom = main_basesoc_sdram_phaseinjector2_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi2_command0_w = main_basesoc_sdram_phaseinjector2_command_storage[7:0];
assign builder_csr_bankarray_csrbank3_dfii_pi2_address0_w = main_basesoc_sdram_phaseinjector2_address_storage[13:0];
assign builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_w = main_basesoc_sdram_phaseinjector2_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_w = main_basesoc_sdram_phaseinjector2_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_w = main_basesoc_sdram_phaseinjector2_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_w = main_basesoc_sdram_phaseinjector2_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_w = main_basesoc_sdram_phaseinjector2_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_w = main_basesoc_sdram_phaseinjector2_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_w = main_basesoc_sdram_phaseinjector2_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_w = main_basesoc_sdram_phaseinjector2_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_w = main_basesoc_sdram_phaseinjector2_rddata_status[31:0];
assign main_basesoc_sdram_phaseinjector2_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_we;
assign main_basesoc_sdram_phaseinjector3_csrfield_cs = main_basesoc_sdram_phaseinjector3_command_storage[0];
assign main_basesoc_sdram_phaseinjector3_csrfield_we = main_basesoc_sdram_phaseinjector3_command_storage[1];
assign main_basesoc_sdram_phaseinjector3_csrfield_cas = main_basesoc_sdram_phaseinjector3_command_storage[2];
assign main_basesoc_sdram_phaseinjector3_csrfield_ras = main_basesoc_sdram_phaseinjector3_command_storage[3];
assign main_basesoc_sdram_phaseinjector3_csrfield_wren = main_basesoc_sdram_phaseinjector3_command_storage[4];
assign main_basesoc_sdram_phaseinjector3_csrfield_rden = main_basesoc_sdram_phaseinjector3_command_storage[5];
assign main_basesoc_sdram_phaseinjector3_csrfield_cs_top = main_basesoc_sdram_phaseinjector3_command_storage[6];
assign main_basesoc_sdram_phaseinjector3_csrfield_cs_bottom = main_basesoc_sdram_phaseinjector3_command_storage[7];
assign builder_csr_bankarray_csrbank3_dfii_pi3_command0_w = main_basesoc_sdram_phaseinjector3_command_storage[7:0];
assign builder_csr_bankarray_csrbank3_dfii_pi3_address0_w = main_basesoc_sdram_phaseinjector3_address_storage[13:0];
assign builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_w = main_basesoc_sdram_phaseinjector3_baddress_storage[2:0];
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_w = main_basesoc_sdram_phaseinjector3_wrdata_storage[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_w = main_basesoc_sdram_phaseinjector3_wrdata_storage[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_w = main_basesoc_sdram_phaseinjector3_wrdata_storage[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_w = main_basesoc_sdram_phaseinjector3_wrdata_storage[31:0];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_w = main_basesoc_sdram_phaseinjector3_rddata_status[127:96];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_w = main_basesoc_sdram_phaseinjector3_rddata_status[95:64];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_w = main_basesoc_sdram_phaseinjector3_rddata_status[63:32];
assign builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_w = main_basesoc_sdram_phaseinjector3_rddata_status[31:0];
assign main_basesoc_sdram_phaseinjector3_rddata_we = builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_we;
assign builder_csr_bankarray_csrbank4_sel = (builder_csr_bankarray_interface4_bank_bus_adr[13:9] == 3'd5);
assign builder_csr_bankarray_csrbank4_load0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_load0_we <= 1'd0;
    builder_csr_bankarray_csrbank4_load0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        builder_csr_bankarray_csrbank4_load0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_load0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_reload0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_reload0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_reload0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank4_reload0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_reload0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_en0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_en0_we <= 1'd0;
    builder_csr_bankarray_csrbank4_en0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank4_en0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_en0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_update_value0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_update_value0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_update_value0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank4_update_value0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_update_value0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_value_r = builder_csr_bankarray_interface4_bank_bus_dat_w[31:0];
always @(*) begin
    builder_csr_bankarray_csrbank4_value_re <= 1'd0;
    builder_csr_bankarray_csrbank4_value_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank4_value_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_value_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_ev_status_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_status_we <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_status_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank4_ev_status_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_status_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_ev_pending_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_pending_we <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_pending_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank4_ev_pending_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_pending_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_ev_enable0_r = builder_csr_bankarray_interface4_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank4_ev_enable0_re <= 1'd0;
    builder_csr_bankarray_csrbank4_ev_enable0_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank4_sel & (builder_csr_bankarray_interface4_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank4_ev_enable0_re <= builder_csr_bankarray_interface4_bank_bus_we;
        builder_csr_bankarray_csrbank4_ev_enable0_we <= (~builder_csr_bankarray_interface4_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank4_load0_w = main_basesoc_timer_load_storage[31:0];
assign builder_csr_bankarray_csrbank4_reload0_w = main_basesoc_timer_reload_storage[31:0];
assign builder_csr_bankarray_csrbank4_en0_w = main_basesoc_timer_en_storage;
assign builder_csr_bankarray_csrbank4_update_value0_w = main_basesoc_timer_update_value_storage;
assign builder_csr_bankarray_csrbank4_value_w = main_basesoc_timer_value_status[31:0];
assign main_basesoc_timer_value_we = builder_csr_bankarray_csrbank4_value_we;
assign main_basesoc_timer_status_status = main_basesoc_timer_zero0;
assign builder_csr_bankarray_csrbank4_ev_status_w = main_basesoc_timer_status_status;
assign main_basesoc_timer_status_we = builder_csr_bankarray_csrbank4_ev_status_we;
assign main_basesoc_timer_pending_status = main_basesoc_timer_zero1;
assign builder_csr_bankarray_csrbank4_ev_pending_w = main_basesoc_timer_pending_status;
assign main_basesoc_timer_pending_we = builder_csr_bankarray_csrbank4_ev_pending_we;
assign main_basesoc_timer_zero2 = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank4_ev_enable0_w = main_basesoc_timer_enable_storage;
assign builder_csr_bankarray_csrbank5_sel = (builder_csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd6);
assign main_basesoc_uart_rxtx_r = builder_csr_bankarray_interface5_bank_bus_dat_w[7:0];
always @(*) begin
    main_basesoc_uart_rxtx_we <= 1'd0;
    main_basesoc_uart_rxtx_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        main_basesoc_uart_rxtx_re <= builder_csr_bankarray_interface5_bank_bus_we;
        main_basesoc_uart_rxtx_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_txfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_txfull_we <= 1'd0;
    builder_csr_bankarray_csrbank5_txfull_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        builder_csr_bankarray_csrbank5_txfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_txfull_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_rxempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_rxempty_we <= 1'd0;
    builder_csr_bankarray_csrbank5_rxempty_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd2))) begin
        builder_csr_bankarray_csrbank5_rxempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_rxempty_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_ev_status_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_status_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_status_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 2'd3))) begin
        builder_csr_bankarray_csrbank5_ev_status_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_status_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_ev_pending_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_pending_re <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_pending_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd4))) begin
        builder_csr_bankarray_csrbank5_ev_pending_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_pending_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_ev_enable0_r = builder_csr_bankarray_interface5_bank_bus_dat_w[1:0];
always @(*) begin
    builder_csr_bankarray_csrbank5_ev_enable0_we <= 1'd0;
    builder_csr_bankarray_csrbank5_ev_enable0_re <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd5))) begin
        builder_csr_bankarray_csrbank5_ev_enable0_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_ev_enable0_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_txempty_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_txempty_re <= 1'd0;
    builder_csr_bankarray_csrbank5_txempty_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd6))) begin
        builder_csr_bankarray_csrbank5_txempty_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_txempty_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_rxfull_r = builder_csr_bankarray_interface5_bank_bus_dat_w[0];
always @(*) begin
    builder_csr_bankarray_csrbank5_rxfull_re <= 1'd0;
    builder_csr_bankarray_csrbank5_rxfull_we <= 1'd0;
    if ((builder_csr_bankarray_csrbank5_sel & (builder_csr_bankarray_interface5_bank_bus_adr[8:0] == 3'd7))) begin
        builder_csr_bankarray_csrbank5_rxfull_re <= builder_csr_bankarray_interface5_bank_bus_we;
        builder_csr_bankarray_csrbank5_rxfull_we <= (~builder_csr_bankarray_interface5_bank_bus_we);
    end
end
assign builder_csr_bankarray_csrbank5_txfull_w = main_basesoc_uart_txfull_status;
assign main_basesoc_uart_txfull_we = builder_csr_bankarray_csrbank5_txfull_we;
assign builder_csr_bankarray_csrbank5_rxempty_w = main_basesoc_uart_rxempty_status;
assign main_basesoc_uart_rxempty_we = builder_csr_bankarray_csrbank5_rxempty_we;
always @(*) begin
    main_basesoc_uart_status_status <= 2'd0;
    main_basesoc_uart_status_status[0] <= main_basesoc_uart_tx0;
    main_basesoc_uart_status_status[1] <= main_basesoc_uart_rx0;
end
assign builder_csr_bankarray_csrbank5_ev_status_w = main_basesoc_uart_status_status[1:0];
assign main_basesoc_uart_status_we = builder_csr_bankarray_csrbank5_ev_status_we;
always @(*) begin
    main_basesoc_uart_pending_status <= 2'd0;
    main_basesoc_uart_pending_status[0] <= main_basesoc_uart_tx1;
    main_basesoc_uart_pending_status[1] <= main_basesoc_uart_rx1;
end
assign builder_csr_bankarray_csrbank5_ev_pending_w = main_basesoc_uart_pending_status[1:0];
assign main_basesoc_uart_pending_we = builder_csr_bankarray_csrbank5_ev_pending_we;
assign main_basesoc_uart_tx2 = main_basesoc_uart_enable_storage[0];
assign main_basesoc_uart_rx2 = main_basesoc_uart_enable_storage[1];
assign builder_csr_bankarray_csrbank5_ev_enable0_w = main_basesoc_uart_enable_storage[1:0];
assign builder_csr_bankarray_csrbank5_txempty_w = main_basesoc_uart_txempty_status;
assign main_basesoc_uart_txempty_we = builder_csr_bankarray_csrbank5_txempty_we;
assign builder_csr_bankarray_csrbank5_rxfull_w = main_basesoc_uart_rxfull_status;
assign main_basesoc_uart_rxfull_we = builder_csr_bankarray_csrbank5_rxfull_we;
assign builder_csr_interconnect_adr = builder_basesoc_adr;
assign builder_csr_interconnect_we = builder_basesoc_we;
assign builder_csr_interconnect_dat_w = builder_basesoc_dat_w;
assign builder_basesoc_dat_r = builder_csr_interconnect_dat_r;
assign builder_csr_bankarray_interface0_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface1_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface2_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface3_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface4_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface5_bank_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_sram_bus_adr = builder_csr_interconnect_adr;
assign builder_csr_bankarray_interface0_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface1_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface2_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface3_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface4_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface5_bank_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_sram_bus_we = builder_csr_interconnect_we;
assign builder_csr_bankarray_interface0_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface1_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface2_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface3_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface4_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_interface5_bank_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_bankarray_sram_bus_dat_w = builder_csr_interconnect_dat_w;
assign builder_csr_interconnect_dat_r = ((((((builder_csr_bankarray_interface0_bank_bus_dat_r | builder_csr_bankarray_interface1_bank_bus_dat_r) | builder_csr_bankarray_interface2_bank_bus_dat_r) | builder_csr_bankarray_interface3_bank_bus_dat_r) | builder_csr_bankarray_interface4_bank_bus_dat_r) | builder_csr_bankarray_interface5_bank_bus_dat_r) | builder_csr_bankarray_sram_bus_dat_r);
always @(*) begin
    builder_rhs_self0 <= 30'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self0 <= main_basesoc_ibus_adr;
        end
        default: begin
            builder_rhs_self0 <= main_basesoc_dbus_adr;
        end
    endcase
end
always @(*) begin
    builder_rhs_self1 <= 32'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self1 <= main_basesoc_ibus_dat_w;
        end
        default: begin
            builder_rhs_self1 <= main_basesoc_dbus_dat_w;
        end
    endcase
end
always @(*) begin
    builder_rhs_self2 <= 4'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self2 <= main_basesoc_ibus_sel;
        end
        default: begin
            builder_rhs_self2 <= main_basesoc_dbus_sel;
        end
    endcase
end
always @(*) begin
    builder_rhs_self3 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self3 <= main_basesoc_ibus_cyc;
        end
        default: begin
            builder_rhs_self3 <= main_basesoc_dbus_cyc;
        end
    endcase
end
always @(*) begin
    builder_rhs_self4 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self4 <= main_basesoc_ibus_stb;
        end
        default: begin
            builder_rhs_self4 <= main_basesoc_dbus_stb;
        end
    endcase
end
always @(*) begin
    builder_rhs_self5 <= 1'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self5 <= main_basesoc_ibus_we;
        end
        default: begin
            builder_rhs_self5 <= main_basesoc_dbus_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self6 <= 3'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self6 <= main_basesoc_ibus_cti;
        end
        default: begin
            builder_rhs_self6 <= main_basesoc_dbus_cti;
        end
    endcase
end
always @(*) begin
    builder_rhs_self7 <= 2'd0;
    case (builder_grant)
        1'd0: begin
            builder_rhs_self7 <= main_basesoc_ibus_bte;
        end
        default: begin
            builder_rhs_self7 <= main_basesoc_dbus_bte;
        end
    endcase
end
always @(*) begin
    builder_rhs_self8 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[6];
        end
        default: begin
            builder_rhs_self8 <= main_basesoc_sdram_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_self9 <= 14'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_self9 <= main_basesoc_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_self10 <= 3'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_self10 <= main_basesoc_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_self11 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_self11 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_self12 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_self12 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_self13 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_self13 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_self0 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_self0 <= main_basesoc_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_self1 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_self1 <= main_basesoc_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_self2 <= 1'd0;
    case (main_basesoc_sdram_choose_cmd_grant)
        1'd0: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_self2 <= main_basesoc_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self14 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[0];
        end
        1'd1: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[1];
        end
        2'd2: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[2];
        end
        2'd3: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[3];
        end
        3'd4: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[4];
        end
        3'd5: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[5];
        end
        3'd6: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[6];
        end
        default: begin
            builder_rhs_self14 <= main_basesoc_sdram_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    builder_rhs_self15 <= 14'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            builder_rhs_self15 <= main_basesoc_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_rhs_self16 <= 3'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            builder_rhs_self16 <= main_basesoc_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    builder_rhs_self17 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            builder_rhs_self17 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    builder_rhs_self18 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            builder_rhs_self18 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    builder_rhs_self19 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            builder_rhs_self19 <= main_basesoc_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    builder_t_self3 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            builder_t_self3 <= main_basesoc_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    builder_t_self4 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            builder_t_self4 <= main_basesoc_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    builder_t_self5 <= 1'd0;
    case (main_basesoc_sdram_choose_req_grant)
        1'd0: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            builder_t_self5 <= main_basesoc_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self20 <= 21'd0;
    case (builder_basesoc_roundrobin0_grant)
        default: begin
            builder_rhs_self20 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self21 <= 1'd0;
    case (builder_basesoc_roundrobin0_grant)
        default: begin
            builder_rhs_self21 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self22 <= 1'd0;
    case (builder_basesoc_roundrobin0_grant)
        default: begin
            builder_rhs_self22 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 1'd0) & (~(((((((builder_basesoc_locked0 | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self23 <= 21'd0;
    case (builder_basesoc_roundrobin1_grant)
        default: begin
            builder_rhs_self23 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self24 <= 1'd0;
    case (builder_basesoc_roundrobin1_grant)
        default: begin
            builder_rhs_self24 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self25 <= 1'd0;
    case (builder_basesoc_roundrobin1_grant)
        default: begin
            builder_rhs_self25 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 1'd1) & (~(((((((builder_basesoc_locked1 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self26 <= 21'd0;
    case (builder_basesoc_roundrobin2_grant)
        default: begin
            builder_rhs_self26 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self27 <= 1'd0;
    case (builder_basesoc_roundrobin2_grant)
        default: begin
            builder_rhs_self27 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self28 <= 1'd0;
    case (builder_basesoc_roundrobin2_grant)
        default: begin
            builder_rhs_self28 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 2'd2) & (~(((((((builder_basesoc_locked2 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self29 <= 21'd0;
    case (builder_basesoc_roundrobin3_grant)
        default: begin
            builder_rhs_self29 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self30 <= 1'd0;
    case (builder_basesoc_roundrobin3_grant)
        default: begin
            builder_rhs_self30 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self31 <= 1'd0;
    case (builder_basesoc_roundrobin3_grant)
        default: begin
            builder_rhs_self31 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 2'd3) & (~(((((((builder_basesoc_locked3 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self32 <= 21'd0;
    case (builder_basesoc_roundrobin4_grant)
        default: begin
            builder_rhs_self32 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self33 <= 1'd0;
    case (builder_basesoc_roundrobin4_grant)
        default: begin
            builder_rhs_self33 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self34 <= 1'd0;
    case (builder_basesoc_roundrobin4_grant)
        default: begin
            builder_rhs_self34 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd4) & (~(((((((builder_basesoc_locked4 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self35 <= 21'd0;
    case (builder_basesoc_roundrobin5_grant)
        default: begin
            builder_rhs_self35 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self36 <= 1'd0;
    case (builder_basesoc_roundrobin5_grant)
        default: begin
            builder_rhs_self36 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self37 <= 1'd0;
    case (builder_basesoc_roundrobin5_grant)
        default: begin
            builder_rhs_self37 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd5) & (~(((((((builder_basesoc_locked5 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self38 <= 21'd0;
    case (builder_basesoc_roundrobin6_grant)
        default: begin
            builder_rhs_self38 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self39 <= 1'd0;
    case (builder_basesoc_roundrobin6_grant)
        default: begin
            builder_rhs_self39 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self40 <= 1'd0;
    case (builder_basesoc_roundrobin6_grant)
        default: begin
            builder_rhs_self40 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd6) & (~(((((((builder_basesoc_locked6 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank7_lock & (builder_basesoc_roundrobin7_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_rhs_self41 <= 21'd0;
    case (builder_basesoc_roundrobin7_grant)
        default: begin
            builder_rhs_self41 <= {main_basesoc_port_cmd_payload_addr[23:10], main_basesoc_port_cmd_payload_addr[6:0]};
        end
    endcase
end
always @(*) begin
    builder_rhs_self42 <= 1'd0;
    case (builder_basesoc_roundrobin7_grant)
        default: begin
            builder_rhs_self42 <= main_basesoc_port_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    builder_rhs_self43 <= 1'd0;
    case (builder_basesoc_roundrobin7_grant)
        default: begin
            builder_rhs_self43 <= (((main_basesoc_port_cmd_payload_addr[9:7] == 3'd7) & (~(((((((builder_basesoc_locked7 | (main_basesoc_sdram_interface_bank0_lock & (builder_basesoc_roundrobin0_grant == 1'd0))) | (main_basesoc_sdram_interface_bank1_lock & (builder_basesoc_roundrobin1_grant == 1'd0))) | (main_basesoc_sdram_interface_bank2_lock & (builder_basesoc_roundrobin2_grant == 1'd0))) | (main_basesoc_sdram_interface_bank3_lock & (builder_basesoc_roundrobin3_grant == 1'd0))) | (main_basesoc_sdram_interface_bank4_lock & (builder_basesoc_roundrobin4_grant == 1'd0))) | (main_basesoc_sdram_interface_bank5_lock & (builder_basesoc_roundrobin5_grant == 1'd0))) | (main_basesoc_sdram_interface_bank6_lock & (builder_basesoc_roundrobin6_grant == 1'd0))))) & main_basesoc_port_cmd_valid);
        end
    endcase
end
always @(*) begin
    builder_self0 <= 3'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_self0 <= main_basesoc_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self0 <= main_basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self0 <= main_basesoc_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self0 <= main_basesoc_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self1 <= 14'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_self1 <= main_basesoc_sdram_nop_a;
        end
        1'd1: begin
            builder_self1 <= main_basesoc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self1 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self1 <= main_basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self2 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_self2 <= 1'd0;
        end
        1'd1: begin
            builder_self2 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self2 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self2 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self3 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_self3 <= 1'd0;
        end
        1'd1: begin
            builder_self3 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self3 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self3 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self4 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_self4 <= 1'd0;
        end
        1'd1: begin
            builder_self4 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self4 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self4 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self5 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_self5 <= 1'd0;
        end
        1'd1: begin
            builder_self5 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self5 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self5 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self6 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel0)
        1'd0: begin
            builder_self6 <= 1'd0;
        end
        1'd1: begin
            builder_self6 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self6 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self6 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self7 <= 3'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_self7 <= main_basesoc_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self7 <= main_basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self7 <= main_basesoc_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self7 <= main_basesoc_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self8 <= 14'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_self8 <= main_basesoc_sdram_nop_a;
        end
        1'd1: begin
            builder_self8 <= main_basesoc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self8 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self8 <= main_basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self9 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_self9 <= 1'd0;
        end
        1'd1: begin
            builder_self9 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self9 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self9 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self10 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_self10 <= 1'd0;
        end
        1'd1: begin
            builder_self10 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self10 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self10 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self11 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_self11 <= 1'd0;
        end
        1'd1: begin
            builder_self11 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self11 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self11 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self12 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_self12 <= 1'd0;
        end
        1'd1: begin
            builder_self12 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self12 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self12 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self13 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel1)
        1'd0: begin
            builder_self13 <= 1'd0;
        end
        1'd1: begin
            builder_self13 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self13 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self13 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self14 <= 3'd0;
    case (main_basesoc_sdram_steerer_sel2)
        1'd0: begin
            builder_self14 <= main_basesoc_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self14 <= main_basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self14 <= main_basesoc_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self14 <= main_basesoc_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self15 <= 14'd0;
    case (main_basesoc_sdram_steerer_sel2)
        1'd0: begin
            builder_self15 <= main_basesoc_sdram_nop_a;
        end
        1'd1: begin
            builder_self15 <= main_basesoc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self15 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self15 <= main_basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self16 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel2)
        1'd0: begin
            builder_self16 <= 1'd0;
        end
        1'd1: begin
            builder_self16 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self16 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self16 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self17 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel2)
        1'd0: begin
            builder_self17 <= 1'd0;
        end
        1'd1: begin
            builder_self17 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self17 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self17 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self18 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel2)
        1'd0: begin
            builder_self18 <= 1'd0;
        end
        1'd1: begin
            builder_self18 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self18 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self18 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self19 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel2)
        1'd0: begin
            builder_self19 <= 1'd0;
        end
        1'd1: begin
            builder_self19 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self19 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self19 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self20 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel2)
        1'd0: begin
            builder_self20 <= 1'd0;
        end
        1'd1: begin
            builder_self20 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self20 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self20 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    builder_self21 <= 3'd0;
    case (main_basesoc_sdram_steerer_sel3)
        1'd0: begin
            builder_self21 <= main_basesoc_sdram_nop_ba[2:0];
        end
        1'd1: begin
            builder_self21 <= main_basesoc_sdram_choose_cmd_cmd_payload_ba[2:0];
        end
        2'd2: begin
            builder_self21 <= main_basesoc_sdram_choose_req_cmd_payload_ba[2:0];
        end
        default: begin
            builder_self21 <= main_basesoc_sdram_cmd_payload_ba[2:0];
        end
    endcase
end
always @(*) begin
    builder_self22 <= 14'd0;
    case (main_basesoc_sdram_steerer_sel3)
        1'd0: begin
            builder_self22 <= main_basesoc_sdram_nop_a;
        end
        1'd1: begin
            builder_self22 <= main_basesoc_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            builder_self22 <= main_basesoc_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            builder_self22 <= main_basesoc_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    builder_self23 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel3)
        1'd0: begin
            builder_self23 <= 1'd0;
        end
        1'd1: begin
            builder_self23 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            builder_self23 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            builder_self23 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    builder_self24 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel3)
        1'd0: begin
            builder_self24 <= 1'd0;
        end
        1'd1: begin
            builder_self24 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            builder_self24 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            builder_self24 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    builder_self25 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel3)
        1'd0: begin
            builder_self25 <= 1'd0;
        end
        1'd1: begin
            builder_self25 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            builder_self25 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            builder_self25 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    builder_self26 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel3)
        1'd0: begin
            builder_self26 <= 1'd0;
        end
        1'd1: begin
            builder_self26 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            builder_self26 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            builder_self26 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    builder_self27 <= 1'd0;
    case (main_basesoc_sdram_steerer_sel3)
        1'd0: begin
            builder_self27 <= 1'd0;
        end
        1'd1: begin
            builder_self27 <= ((main_basesoc_sdram_choose_cmd_cmd_valid & main_basesoc_sdram_choose_cmd_cmd_ready) & main_basesoc_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            builder_self27 <= ((main_basesoc_sdram_choose_req_cmd_valid & main_basesoc_sdram_choose_req_cmd_ready) & main_basesoc_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            builder_self27 <= ((main_basesoc_sdram_cmd_valid & main_basesoc_sdram_cmd_ready) & main_basesoc_sdram_cmd_payload_is_write);
        end
    endcase
end
assign builder_xilinxasyncresetsynchronizerimpl0_async_reset = (~main_crg_locked);
assign builder_xilinxasyncresetsynchronizerimpl1_async_reset = (~main_crg_locked);
assign builder_xilinxasyncresetsynchronizerimpl2_async_reset = (~main_crg_locked);
assign main_basesoc_rx_rx = builder_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge idelay_clk) begin
    if ((main_crg_reset_counter != 1'd0)) begin
        main_crg_reset_counter <= (main_crg_reset_counter - 1'd1);
    end else begin
        main_crg_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
        main_crg_reset_counter <= 4'd15;
        main_crg_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    case (builder_grant)
        1'd0: begin
            if ((~builder_request[0])) begin
                if (builder_request[1]) begin
                    builder_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~builder_request[1])) begin
                if (builder_request[0]) begin
                    builder_grant <= 1'd0;
                end
            end
        end
    endcase
    builder_slaves <= builder_master;
    if (builder_wait) begin
        if ((~builder_done)) begin
            builder_count <= (builder_count - 1'd1);
        end
    end else begin
        builder_count <= 20'd1000000;
    end
    if ((main_basesoc_bus_errors != 32'd4294967295)) begin
        if (main_basesoc_bus_error) begin
            main_basesoc_bus_errors <= (main_basesoc_bus_errors + 1'd1);
        end
    end
    if (builder_csr_bankarray_csrbank0_reset0_re) begin
        main_basesoc_reset_storage[1:0] <= builder_csr_bankarray_csrbank0_reset0_r;
    end
    main_basesoc_reset_re <= builder_csr_bankarray_csrbank0_reset0_re;
    if (builder_csr_bankarray_csrbank0_scratch0_re) begin
        main_basesoc_scratch_storage[31:0] <= builder_csr_bankarray_csrbank0_scratch0_r;
    end
    main_basesoc_scratch_re <= builder_csr_bankarray_csrbank0_scratch0_re;
    main_basesoc_bus_errors_re <= builder_csr_bankarray_csrbank0_bus_errors_re;
    main_basesoc_basesoc_ram_bus_ack <= 1'd0;
    if (((main_basesoc_basesoc_ram_bus_cyc & main_basesoc_basesoc_ram_bus_stb) & ((~main_basesoc_basesoc_ram_bus_ack) | main_basesoc_basesoc_adr_burst))) begin
        main_basesoc_basesoc_ram_bus_ack <= 1'd1;
    end
    main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
    if (((main_basesoc_ram_bus_ram_bus_cyc & main_basesoc_ram_bus_ram_bus_stb) & ((~main_basesoc_ram_bus_ram_bus_ack) | main_basesoc_ram_adr_burst))) begin
        main_basesoc_ram_bus_ram_bus_ack <= 1'd1;
    end
    {main_basesoc_tx_tick, main_basesoc_tx_phase} <= 22'd3958241;
    if (main_basesoc_tx_enable) begin
        {main_basesoc_tx_tick, main_basesoc_tx_phase} <= (main_basesoc_tx_phase + 22'd3958241);
    end
    builder_basesoc_rs232phytx_state <= builder_basesoc_rs232phytx_next_state;
    if (main_basesoc_tx_count_rs232phytx_next_value_ce0) begin
        main_basesoc_tx_count <= main_basesoc_tx_count_rs232phytx_next_value0;
    end
    if (main_basesoc_serial_tx_rs232phytx_next_value_ce1) begin
        serial_tx <= main_basesoc_serial_tx_rs232phytx_next_value1;
    end
    if (main_basesoc_tx_data_rs232phytx_next_value_ce2) begin
        main_basesoc_tx_data <= main_basesoc_tx_data_rs232phytx_next_value2;
    end
    main_basesoc_rx_rx_d <= main_basesoc_rx_rx;
    {main_basesoc_rx_tick, main_basesoc_rx_phase} <= 32'd2147483648;
    if (main_basesoc_rx_enable) begin
        {main_basesoc_rx_tick, main_basesoc_rx_phase} <= (main_basesoc_rx_phase + 22'd3958241);
    end
    builder_basesoc_rs232phyrx_state <= builder_basesoc_rs232phyrx_next_state;
    if (main_basesoc_rx_count_rs232phyrx_next_value_ce0) begin
        main_basesoc_rx_count <= main_basesoc_rx_count_rs232phyrx_next_value0;
    end
    if (main_basesoc_rx_data_rs232phyrx_next_value_ce1) begin
        main_basesoc_rx_data <= main_basesoc_rx_data_rs232phyrx_next_value1;
    end
    if (main_basesoc_uart_tx_clear) begin
        main_basesoc_uart_tx_pending <= 1'd0;
    end
    main_basesoc_uart_tx_trigger_d <= main_basesoc_uart_tx_trigger;
    if ((main_basesoc_uart_tx_trigger & (~main_basesoc_uart_tx_trigger_d))) begin
        main_basesoc_uart_tx_pending <= 1'd1;
    end
    if (main_basesoc_uart_rx_clear) begin
        main_basesoc_uart_rx_pending <= 1'd0;
    end
    main_basesoc_uart_rx_trigger_d <= main_basesoc_uart_rx_trigger;
    if ((main_basesoc_uart_rx_trigger & (~main_basesoc_uart_rx_trigger_d))) begin
        main_basesoc_uart_rx_pending <= 1'd1;
    end
    if (main_basesoc_uart_tx_fifo_syncfifo_re) begin
        main_basesoc_uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_tx_fifo_re) begin
            main_basesoc_uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        main_basesoc_uart_tx_fifo_produce <= (main_basesoc_uart_tx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_tx_fifo_do_read) begin
        main_basesoc_uart_tx_fifo_consume <= (main_basesoc_uart_tx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_tx_fifo_syncfifo_we & main_basesoc_uart_tx_fifo_syncfifo_writable) & (~main_basesoc_uart_tx_fifo_replace))) begin
        if ((~main_basesoc_uart_tx_fifo_do_read)) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_tx_fifo_do_read) begin
            main_basesoc_uart_tx_fifo_level0 <= (main_basesoc_uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_uart_rx_fifo_syncfifo_re) begin
        main_basesoc_uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (main_basesoc_uart_rx_fifo_re) begin
            main_basesoc_uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        main_basesoc_uart_rx_fifo_produce <= (main_basesoc_uart_rx_fifo_produce + 1'd1);
    end
    if (main_basesoc_uart_rx_fifo_do_read) begin
        main_basesoc_uart_rx_fifo_consume <= (main_basesoc_uart_rx_fifo_consume + 1'd1);
    end
    if (((main_basesoc_uart_rx_fifo_syncfifo_we & main_basesoc_uart_rx_fifo_syncfifo_writable) & (~main_basesoc_uart_rx_fifo_replace))) begin
        if ((~main_basesoc_uart_rx_fifo_do_read)) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (main_basesoc_uart_rx_fifo_do_read) begin
            main_basesoc_uart_rx_fifo_level0 <= (main_basesoc_uart_rx_fifo_level0 - 1'd1);
        end
    end
    if (main_basesoc_timer_en_storage) begin
        if ((main_basesoc_timer_value == 1'd0)) begin
            main_basesoc_timer_value <= main_basesoc_timer_reload_storage;
        end else begin
            main_basesoc_timer_value <= (main_basesoc_timer_value - 1'd1);
        end
    end else begin
        main_basesoc_timer_value <= main_basesoc_timer_load_storage;
    end
    if (main_basesoc_timer_update_value_re) begin
        main_basesoc_timer_value_status <= main_basesoc_timer_value;
    end
    if (main_basesoc_timer_zero_clear) begin
        main_basesoc_timer_zero_pending <= 1'd0;
    end
    main_basesoc_timer_zero_trigger_d <= main_basesoc_timer_zero_trigger;
    if ((main_basesoc_timer_zero_trigger & (~main_basesoc_timer_zero_trigger_d))) begin
        main_basesoc_timer_zero_pending <= 1'd1;
    end
    main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= main_k7ddrphy_dqs_oe_delay_tappeddelayline;
    main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0;
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip0_value0 <= (main_k7ddrphy_bitslip0_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip0_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip0_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip0_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip1_value0 <= (main_k7ddrphy_bitslip1_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip1_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip1_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip1_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip2_value0 <= (main_k7ddrphy_bitslip2_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip2_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip2_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip2_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip3_value0 <= (main_k7ddrphy_bitslip3_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip3_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip3_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip3_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip4_value0 <= (main_k7ddrphy_bitslip4_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip4_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip4_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip4_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip5_value0 <= (main_k7ddrphy_bitslip5_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip5_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip5_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip5_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip6_value0 <= (main_k7ddrphy_bitslip6_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip6_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip6_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip6_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip7_value0 <= (main_k7ddrphy_bitslip7_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip7_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip7_r0 <= {main_k7ddrphy_dqspattern_o, main_k7ddrphy_bitslip7_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip0_value1 <= (main_k7ddrphy_bitslip0_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip0_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip0_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[8], main_k7ddrphy_dfi_p3_wrdata_mask[0], main_k7ddrphy_dfi_p2_wrdata_mask[8], main_k7ddrphy_dfi_p2_wrdata_mask[0], main_k7ddrphy_dfi_p1_wrdata_mask[8], main_k7ddrphy_dfi_p1_wrdata_mask[0], main_k7ddrphy_dfi_p0_wrdata_mask[8], main_k7ddrphy_dfi_p0_wrdata_mask[0]}, main_k7ddrphy_bitslip0_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip1_value1 <= (main_k7ddrphy_bitslip1_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip1_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip1_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[9], main_k7ddrphy_dfi_p3_wrdata_mask[1], main_k7ddrphy_dfi_p2_wrdata_mask[9], main_k7ddrphy_dfi_p2_wrdata_mask[1], main_k7ddrphy_dfi_p1_wrdata_mask[9], main_k7ddrphy_dfi_p1_wrdata_mask[1], main_k7ddrphy_dfi_p0_wrdata_mask[9], main_k7ddrphy_dfi_p0_wrdata_mask[1]}, main_k7ddrphy_bitslip1_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip2_value1 <= (main_k7ddrphy_bitslip2_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip2_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip2_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[10], main_k7ddrphy_dfi_p3_wrdata_mask[2], main_k7ddrphy_dfi_p2_wrdata_mask[10], main_k7ddrphy_dfi_p2_wrdata_mask[2], main_k7ddrphy_dfi_p1_wrdata_mask[10], main_k7ddrphy_dfi_p1_wrdata_mask[2], main_k7ddrphy_dfi_p0_wrdata_mask[10], main_k7ddrphy_dfi_p0_wrdata_mask[2]}, main_k7ddrphy_bitslip2_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip3_value1 <= (main_k7ddrphy_bitslip3_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip3_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip3_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[11], main_k7ddrphy_dfi_p3_wrdata_mask[3], main_k7ddrphy_dfi_p2_wrdata_mask[11], main_k7ddrphy_dfi_p2_wrdata_mask[3], main_k7ddrphy_dfi_p1_wrdata_mask[11], main_k7ddrphy_dfi_p1_wrdata_mask[3], main_k7ddrphy_dfi_p0_wrdata_mask[11], main_k7ddrphy_dfi_p0_wrdata_mask[3]}, main_k7ddrphy_bitslip3_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip4_value1 <= (main_k7ddrphy_bitslip4_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip4_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip4_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[12], main_k7ddrphy_dfi_p3_wrdata_mask[4], main_k7ddrphy_dfi_p2_wrdata_mask[12], main_k7ddrphy_dfi_p2_wrdata_mask[4], main_k7ddrphy_dfi_p1_wrdata_mask[12], main_k7ddrphy_dfi_p1_wrdata_mask[4], main_k7ddrphy_dfi_p0_wrdata_mask[12], main_k7ddrphy_dfi_p0_wrdata_mask[4]}, main_k7ddrphy_bitslip4_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip5_value1 <= (main_k7ddrphy_bitslip5_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip5_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip5_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[13], main_k7ddrphy_dfi_p3_wrdata_mask[5], main_k7ddrphy_dfi_p2_wrdata_mask[13], main_k7ddrphy_dfi_p2_wrdata_mask[5], main_k7ddrphy_dfi_p1_wrdata_mask[13], main_k7ddrphy_dfi_p1_wrdata_mask[5], main_k7ddrphy_dfi_p0_wrdata_mask[13], main_k7ddrphy_dfi_p0_wrdata_mask[5]}, main_k7ddrphy_bitslip5_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip6_value1 <= (main_k7ddrphy_bitslip6_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip6_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip6_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[14], main_k7ddrphy_dfi_p3_wrdata_mask[6], main_k7ddrphy_dfi_p2_wrdata_mask[14], main_k7ddrphy_dfi_p2_wrdata_mask[6], main_k7ddrphy_dfi_p1_wrdata_mask[14], main_k7ddrphy_dfi_p1_wrdata_mask[6], main_k7ddrphy_dfi_p0_wrdata_mask[14], main_k7ddrphy_dfi_p0_wrdata_mask[6]}, main_k7ddrphy_bitslip6_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip7_value1 <= (main_k7ddrphy_bitslip7_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip7_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip7_r1 <= {{main_k7ddrphy_dfi_p3_wrdata_mask[15], main_k7ddrphy_dfi_p3_wrdata_mask[7], main_k7ddrphy_dfi_p2_wrdata_mask[15], main_k7ddrphy_dfi_p2_wrdata_mask[7], main_k7ddrphy_dfi_p1_wrdata_mask[15], main_k7ddrphy_dfi_p1_wrdata_mask[7], main_k7ddrphy_dfi_p0_wrdata_mask[15], main_k7ddrphy_dfi_p0_wrdata_mask[7]}, main_k7ddrphy_bitslip7_r1[15:8]};
    main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= main_k7ddrphy_dq_oe_delay_tappeddelayline;
    main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0;
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip0_value2 <= (main_k7ddrphy_bitslip0_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip0_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip0_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[64], main_k7ddrphy_dfi_p3_wrdata[0], main_k7ddrphy_dfi_p2_wrdata[64], main_k7ddrphy_dfi_p2_wrdata[0], main_k7ddrphy_dfi_p1_wrdata[64], main_k7ddrphy_dfi_p1_wrdata[0], main_k7ddrphy_dfi_p0_wrdata[64], main_k7ddrphy_dfi_p0_wrdata[0]}, main_k7ddrphy_bitslip0_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip0_value3 <= (main_k7ddrphy_bitslip0_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip0_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip0_r3 <= {main_k7ddrphy_bitslip03, main_k7ddrphy_bitslip0_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip1_value2 <= (main_k7ddrphy_bitslip1_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip1_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip1_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[65], main_k7ddrphy_dfi_p3_wrdata[1], main_k7ddrphy_dfi_p2_wrdata[65], main_k7ddrphy_dfi_p2_wrdata[1], main_k7ddrphy_dfi_p1_wrdata[65], main_k7ddrphy_dfi_p1_wrdata[1], main_k7ddrphy_dfi_p0_wrdata[65], main_k7ddrphy_dfi_p0_wrdata[1]}, main_k7ddrphy_bitslip1_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip1_value3 <= (main_k7ddrphy_bitslip1_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip1_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip1_r3 <= {main_k7ddrphy_bitslip13, main_k7ddrphy_bitslip1_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip2_value2 <= (main_k7ddrphy_bitslip2_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip2_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip2_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[66], main_k7ddrphy_dfi_p3_wrdata[2], main_k7ddrphy_dfi_p2_wrdata[66], main_k7ddrphy_dfi_p2_wrdata[2], main_k7ddrphy_dfi_p1_wrdata[66], main_k7ddrphy_dfi_p1_wrdata[2], main_k7ddrphy_dfi_p0_wrdata[66], main_k7ddrphy_dfi_p0_wrdata[2]}, main_k7ddrphy_bitslip2_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip2_value3 <= (main_k7ddrphy_bitslip2_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip2_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip2_r3 <= {main_k7ddrphy_bitslip23, main_k7ddrphy_bitslip2_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip3_value2 <= (main_k7ddrphy_bitslip3_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip3_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip3_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[67], main_k7ddrphy_dfi_p3_wrdata[3], main_k7ddrphy_dfi_p2_wrdata[67], main_k7ddrphy_dfi_p2_wrdata[3], main_k7ddrphy_dfi_p1_wrdata[67], main_k7ddrphy_dfi_p1_wrdata[3], main_k7ddrphy_dfi_p0_wrdata[67], main_k7ddrphy_dfi_p0_wrdata[3]}, main_k7ddrphy_bitslip3_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip3_value3 <= (main_k7ddrphy_bitslip3_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip3_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip3_r3 <= {main_k7ddrphy_bitslip33, main_k7ddrphy_bitslip3_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip4_value2 <= (main_k7ddrphy_bitslip4_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip4_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip4_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[68], main_k7ddrphy_dfi_p3_wrdata[4], main_k7ddrphy_dfi_p2_wrdata[68], main_k7ddrphy_dfi_p2_wrdata[4], main_k7ddrphy_dfi_p1_wrdata[68], main_k7ddrphy_dfi_p1_wrdata[4], main_k7ddrphy_dfi_p0_wrdata[68], main_k7ddrphy_dfi_p0_wrdata[4]}, main_k7ddrphy_bitslip4_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip4_value3 <= (main_k7ddrphy_bitslip4_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip4_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip4_r3 <= {main_k7ddrphy_bitslip43, main_k7ddrphy_bitslip4_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip5_value2 <= (main_k7ddrphy_bitslip5_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip5_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip5_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[69], main_k7ddrphy_dfi_p3_wrdata[5], main_k7ddrphy_dfi_p2_wrdata[69], main_k7ddrphy_dfi_p2_wrdata[5], main_k7ddrphy_dfi_p1_wrdata[69], main_k7ddrphy_dfi_p1_wrdata[5], main_k7ddrphy_dfi_p0_wrdata[69], main_k7ddrphy_dfi_p0_wrdata[5]}, main_k7ddrphy_bitslip5_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip5_value3 <= (main_k7ddrphy_bitslip5_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip5_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip5_r3 <= {main_k7ddrphy_bitslip53, main_k7ddrphy_bitslip5_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip6_value2 <= (main_k7ddrphy_bitslip6_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip6_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip6_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[70], main_k7ddrphy_dfi_p3_wrdata[6], main_k7ddrphy_dfi_p2_wrdata[70], main_k7ddrphy_dfi_p2_wrdata[6], main_k7ddrphy_dfi_p1_wrdata[70], main_k7ddrphy_dfi_p1_wrdata[6], main_k7ddrphy_dfi_p0_wrdata[70], main_k7ddrphy_dfi_p0_wrdata[6]}, main_k7ddrphy_bitslip6_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip6_value3 <= (main_k7ddrphy_bitslip6_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip6_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip6_r3 <= {main_k7ddrphy_bitslip63, main_k7ddrphy_bitslip6_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip7_value2 <= (main_k7ddrphy_bitslip7_value2 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip7_value2 <= 3'd7;
    end
    main_k7ddrphy_bitslip7_r2 <= {{main_k7ddrphy_dfi_p3_wrdata[71], main_k7ddrphy_dfi_p3_wrdata[7], main_k7ddrphy_dfi_p2_wrdata[71], main_k7ddrphy_dfi_p2_wrdata[7], main_k7ddrphy_dfi_p1_wrdata[71], main_k7ddrphy_dfi_p1_wrdata[7], main_k7ddrphy_dfi_p0_wrdata[71], main_k7ddrphy_dfi_p0_wrdata[7]}, main_k7ddrphy_bitslip7_r2[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip7_value3 <= (main_k7ddrphy_bitslip7_value3 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip7_value3 <= 3'd7;
    end
    main_k7ddrphy_bitslip7_r3 <= {main_k7ddrphy_bitslip73, main_k7ddrphy_bitslip7_r3[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip8_value0 <= (main_k7ddrphy_bitslip8_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip8_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip8_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[72], main_k7ddrphy_dfi_p3_wrdata[8], main_k7ddrphy_dfi_p2_wrdata[72], main_k7ddrphy_dfi_p2_wrdata[8], main_k7ddrphy_dfi_p1_wrdata[72], main_k7ddrphy_dfi_p1_wrdata[8], main_k7ddrphy_dfi_p0_wrdata[72], main_k7ddrphy_dfi_p0_wrdata[8]}, main_k7ddrphy_bitslip8_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip8_value1 <= (main_k7ddrphy_bitslip8_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip8_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip8_r1 <= {main_k7ddrphy_bitslip81, main_k7ddrphy_bitslip8_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip9_value0 <= (main_k7ddrphy_bitslip9_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip9_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip9_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[73], main_k7ddrphy_dfi_p3_wrdata[9], main_k7ddrphy_dfi_p2_wrdata[73], main_k7ddrphy_dfi_p2_wrdata[9], main_k7ddrphy_dfi_p1_wrdata[73], main_k7ddrphy_dfi_p1_wrdata[9], main_k7ddrphy_dfi_p0_wrdata[73], main_k7ddrphy_dfi_p0_wrdata[9]}, main_k7ddrphy_bitslip9_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip9_value1 <= (main_k7ddrphy_bitslip9_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip9_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip9_r1 <= {main_k7ddrphy_bitslip91, main_k7ddrphy_bitslip9_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip10_value0 <= (main_k7ddrphy_bitslip10_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip10_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip10_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[74], main_k7ddrphy_dfi_p3_wrdata[10], main_k7ddrphy_dfi_p2_wrdata[74], main_k7ddrphy_dfi_p2_wrdata[10], main_k7ddrphy_dfi_p1_wrdata[74], main_k7ddrphy_dfi_p1_wrdata[10], main_k7ddrphy_dfi_p0_wrdata[74], main_k7ddrphy_dfi_p0_wrdata[10]}, main_k7ddrphy_bitslip10_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip10_value1 <= (main_k7ddrphy_bitslip10_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip10_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip10_r1 <= {main_k7ddrphy_bitslip101, main_k7ddrphy_bitslip10_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip11_value0 <= (main_k7ddrphy_bitslip11_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip11_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip11_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[75], main_k7ddrphy_dfi_p3_wrdata[11], main_k7ddrphy_dfi_p2_wrdata[75], main_k7ddrphy_dfi_p2_wrdata[11], main_k7ddrphy_dfi_p1_wrdata[75], main_k7ddrphy_dfi_p1_wrdata[11], main_k7ddrphy_dfi_p0_wrdata[75], main_k7ddrphy_dfi_p0_wrdata[11]}, main_k7ddrphy_bitslip11_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip11_value1 <= (main_k7ddrphy_bitslip11_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip11_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip11_r1 <= {main_k7ddrphy_bitslip111, main_k7ddrphy_bitslip11_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip12_value0 <= (main_k7ddrphy_bitslip12_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip12_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip12_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[76], main_k7ddrphy_dfi_p3_wrdata[12], main_k7ddrphy_dfi_p2_wrdata[76], main_k7ddrphy_dfi_p2_wrdata[12], main_k7ddrphy_dfi_p1_wrdata[76], main_k7ddrphy_dfi_p1_wrdata[12], main_k7ddrphy_dfi_p0_wrdata[76], main_k7ddrphy_dfi_p0_wrdata[12]}, main_k7ddrphy_bitslip12_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip12_value1 <= (main_k7ddrphy_bitslip12_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip12_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip12_r1 <= {main_k7ddrphy_bitslip121, main_k7ddrphy_bitslip12_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip13_value0 <= (main_k7ddrphy_bitslip13_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip13_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip13_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[77], main_k7ddrphy_dfi_p3_wrdata[13], main_k7ddrphy_dfi_p2_wrdata[77], main_k7ddrphy_dfi_p2_wrdata[13], main_k7ddrphy_dfi_p1_wrdata[77], main_k7ddrphy_dfi_p1_wrdata[13], main_k7ddrphy_dfi_p0_wrdata[77], main_k7ddrphy_dfi_p0_wrdata[13]}, main_k7ddrphy_bitslip13_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip13_value1 <= (main_k7ddrphy_bitslip13_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip13_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip13_r1 <= {main_k7ddrphy_bitslip131, main_k7ddrphy_bitslip13_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip14_value0 <= (main_k7ddrphy_bitslip14_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip14_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip14_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[78], main_k7ddrphy_dfi_p3_wrdata[14], main_k7ddrphy_dfi_p2_wrdata[78], main_k7ddrphy_dfi_p2_wrdata[14], main_k7ddrphy_dfi_p1_wrdata[78], main_k7ddrphy_dfi_p1_wrdata[14], main_k7ddrphy_dfi_p0_wrdata[78], main_k7ddrphy_dfi_p0_wrdata[14]}, main_k7ddrphy_bitslip14_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip14_value1 <= (main_k7ddrphy_bitslip14_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip14_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip14_r1 <= {main_k7ddrphy_bitslip141, main_k7ddrphy_bitslip14_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip15_value0 <= (main_k7ddrphy_bitslip15_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip15_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip15_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[79], main_k7ddrphy_dfi_p3_wrdata[15], main_k7ddrphy_dfi_p2_wrdata[79], main_k7ddrphy_dfi_p2_wrdata[15], main_k7ddrphy_dfi_p1_wrdata[79], main_k7ddrphy_dfi_p1_wrdata[15], main_k7ddrphy_dfi_p0_wrdata[79], main_k7ddrphy_dfi_p0_wrdata[15]}, main_k7ddrphy_bitslip15_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip15_value1 <= (main_k7ddrphy_bitslip15_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip15_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip15_r1 <= {main_k7ddrphy_bitslip151, main_k7ddrphy_bitslip15_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip16_value0 <= (main_k7ddrphy_bitslip16_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip16_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip16_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[80], main_k7ddrphy_dfi_p3_wrdata[16], main_k7ddrphy_dfi_p2_wrdata[80], main_k7ddrphy_dfi_p2_wrdata[16], main_k7ddrphy_dfi_p1_wrdata[80], main_k7ddrphy_dfi_p1_wrdata[16], main_k7ddrphy_dfi_p0_wrdata[80], main_k7ddrphy_dfi_p0_wrdata[16]}, main_k7ddrphy_bitslip16_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip16_value1 <= (main_k7ddrphy_bitslip16_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip16_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip16_r1 <= {main_k7ddrphy_bitslip161, main_k7ddrphy_bitslip16_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip17_value0 <= (main_k7ddrphy_bitslip17_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip17_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip17_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[81], main_k7ddrphy_dfi_p3_wrdata[17], main_k7ddrphy_dfi_p2_wrdata[81], main_k7ddrphy_dfi_p2_wrdata[17], main_k7ddrphy_dfi_p1_wrdata[81], main_k7ddrphy_dfi_p1_wrdata[17], main_k7ddrphy_dfi_p0_wrdata[81], main_k7ddrphy_dfi_p0_wrdata[17]}, main_k7ddrphy_bitslip17_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip17_value1 <= (main_k7ddrphy_bitslip17_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip17_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip17_r1 <= {main_k7ddrphy_bitslip171, main_k7ddrphy_bitslip17_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip18_value0 <= (main_k7ddrphy_bitslip18_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip18_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip18_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[82], main_k7ddrphy_dfi_p3_wrdata[18], main_k7ddrphy_dfi_p2_wrdata[82], main_k7ddrphy_dfi_p2_wrdata[18], main_k7ddrphy_dfi_p1_wrdata[82], main_k7ddrphy_dfi_p1_wrdata[18], main_k7ddrphy_dfi_p0_wrdata[82], main_k7ddrphy_dfi_p0_wrdata[18]}, main_k7ddrphy_bitslip18_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip18_value1 <= (main_k7ddrphy_bitslip18_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip18_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip18_r1 <= {main_k7ddrphy_bitslip181, main_k7ddrphy_bitslip18_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip19_value0 <= (main_k7ddrphy_bitslip19_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip19_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip19_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[83], main_k7ddrphy_dfi_p3_wrdata[19], main_k7ddrphy_dfi_p2_wrdata[83], main_k7ddrphy_dfi_p2_wrdata[19], main_k7ddrphy_dfi_p1_wrdata[83], main_k7ddrphy_dfi_p1_wrdata[19], main_k7ddrphy_dfi_p0_wrdata[83], main_k7ddrphy_dfi_p0_wrdata[19]}, main_k7ddrphy_bitslip19_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip19_value1 <= (main_k7ddrphy_bitslip19_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip19_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip19_r1 <= {main_k7ddrphy_bitslip191, main_k7ddrphy_bitslip19_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip20_value0 <= (main_k7ddrphy_bitslip20_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip20_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip20_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[84], main_k7ddrphy_dfi_p3_wrdata[20], main_k7ddrphy_dfi_p2_wrdata[84], main_k7ddrphy_dfi_p2_wrdata[20], main_k7ddrphy_dfi_p1_wrdata[84], main_k7ddrphy_dfi_p1_wrdata[20], main_k7ddrphy_dfi_p0_wrdata[84], main_k7ddrphy_dfi_p0_wrdata[20]}, main_k7ddrphy_bitslip20_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip20_value1 <= (main_k7ddrphy_bitslip20_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip20_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip20_r1 <= {main_k7ddrphy_bitslip201, main_k7ddrphy_bitslip20_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip21_value0 <= (main_k7ddrphy_bitslip21_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip21_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip21_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[85], main_k7ddrphy_dfi_p3_wrdata[21], main_k7ddrphy_dfi_p2_wrdata[85], main_k7ddrphy_dfi_p2_wrdata[21], main_k7ddrphy_dfi_p1_wrdata[85], main_k7ddrphy_dfi_p1_wrdata[21], main_k7ddrphy_dfi_p0_wrdata[85], main_k7ddrphy_dfi_p0_wrdata[21]}, main_k7ddrphy_bitslip21_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip21_value1 <= (main_k7ddrphy_bitslip21_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip21_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip21_r1 <= {main_k7ddrphy_bitslip211, main_k7ddrphy_bitslip21_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip22_value0 <= (main_k7ddrphy_bitslip22_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip22_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip22_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[86], main_k7ddrphy_dfi_p3_wrdata[22], main_k7ddrphy_dfi_p2_wrdata[86], main_k7ddrphy_dfi_p2_wrdata[22], main_k7ddrphy_dfi_p1_wrdata[86], main_k7ddrphy_dfi_p1_wrdata[22], main_k7ddrphy_dfi_p0_wrdata[86], main_k7ddrphy_dfi_p0_wrdata[22]}, main_k7ddrphy_bitslip22_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip22_value1 <= (main_k7ddrphy_bitslip22_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip22_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip22_r1 <= {main_k7ddrphy_bitslip221, main_k7ddrphy_bitslip22_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip23_value0 <= (main_k7ddrphy_bitslip23_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip23_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip23_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[87], main_k7ddrphy_dfi_p3_wrdata[23], main_k7ddrphy_dfi_p2_wrdata[87], main_k7ddrphy_dfi_p2_wrdata[23], main_k7ddrphy_dfi_p1_wrdata[87], main_k7ddrphy_dfi_p1_wrdata[23], main_k7ddrphy_dfi_p0_wrdata[87], main_k7ddrphy_dfi_p0_wrdata[23]}, main_k7ddrphy_bitslip23_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip23_value1 <= (main_k7ddrphy_bitslip23_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip23_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip23_r1 <= {main_k7ddrphy_bitslip231, main_k7ddrphy_bitslip23_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip24_value0 <= (main_k7ddrphy_bitslip24_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip24_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip24_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[88], main_k7ddrphy_dfi_p3_wrdata[24], main_k7ddrphy_dfi_p2_wrdata[88], main_k7ddrphy_dfi_p2_wrdata[24], main_k7ddrphy_dfi_p1_wrdata[88], main_k7ddrphy_dfi_p1_wrdata[24], main_k7ddrphy_dfi_p0_wrdata[88], main_k7ddrphy_dfi_p0_wrdata[24]}, main_k7ddrphy_bitslip24_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip24_value1 <= (main_k7ddrphy_bitslip24_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip24_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip24_r1 <= {main_k7ddrphy_bitslip241, main_k7ddrphy_bitslip24_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip25_value0 <= (main_k7ddrphy_bitslip25_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip25_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip25_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[89], main_k7ddrphy_dfi_p3_wrdata[25], main_k7ddrphy_dfi_p2_wrdata[89], main_k7ddrphy_dfi_p2_wrdata[25], main_k7ddrphy_dfi_p1_wrdata[89], main_k7ddrphy_dfi_p1_wrdata[25], main_k7ddrphy_dfi_p0_wrdata[89], main_k7ddrphy_dfi_p0_wrdata[25]}, main_k7ddrphy_bitslip25_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip25_value1 <= (main_k7ddrphy_bitslip25_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip25_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip25_r1 <= {main_k7ddrphy_bitslip251, main_k7ddrphy_bitslip25_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip26_value0 <= (main_k7ddrphy_bitslip26_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip26_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip26_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[90], main_k7ddrphy_dfi_p3_wrdata[26], main_k7ddrphy_dfi_p2_wrdata[90], main_k7ddrphy_dfi_p2_wrdata[26], main_k7ddrphy_dfi_p1_wrdata[90], main_k7ddrphy_dfi_p1_wrdata[26], main_k7ddrphy_dfi_p0_wrdata[90], main_k7ddrphy_dfi_p0_wrdata[26]}, main_k7ddrphy_bitslip26_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip26_value1 <= (main_k7ddrphy_bitslip26_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip26_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip26_r1 <= {main_k7ddrphy_bitslip261, main_k7ddrphy_bitslip26_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip27_value0 <= (main_k7ddrphy_bitslip27_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip27_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip27_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[91], main_k7ddrphy_dfi_p3_wrdata[27], main_k7ddrphy_dfi_p2_wrdata[91], main_k7ddrphy_dfi_p2_wrdata[27], main_k7ddrphy_dfi_p1_wrdata[91], main_k7ddrphy_dfi_p1_wrdata[27], main_k7ddrphy_dfi_p0_wrdata[91], main_k7ddrphy_dfi_p0_wrdata[27]}, main_k7ddrphy_bitslip27_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip27_value1 <= (main_k7ddrphy_bitslip27_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip27_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip27_r1 <= {main_k7ddrphy_bitslip271, main_k7ddrphy_bitslip27_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip28_value0 <= (main_k7ddrphy_bitslip28_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip28_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip28_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[92], main_k7ddrphy_dfi_p3_wrdata[28], main_k7ddrphy_dfi_p2_wrdata[92], main_k7ddrphy_dfi_p2_wrdata[28], main_k7ddrphy_dfi_p1_wrdata[92], main_k7ddrphy_dfi_p1_wrdata[28], main_k7ddrphy_dfi_p0_wrdata[92], main_k7ddrphy_dfi_p0_wrdata[28]}, main_k7ddrphy_bitslip28_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip28_value1 <= (main_k7ddrphy_bitslip28_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip28_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip28_r1 <= {main_k7ddrphy_bitslip281, main_k7ddrphy_bitslip28_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip29_value0 <= (main_k7ddrphy_bitslip29_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip29_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip29_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[93], main_k7ddrphy_dfi_p3_wrdata[29], main_k7ddrphy_dfi_p2_wrdata[93], main_k7ddrphy_dfi_p2_wrdata[29], main_k7ddrphy_dfi_p1_wrdata[93], main_k7ddrphy_dfi_p1_wrdata[29], main_k7ddrphy_dfi_p0_wrdata[93], main_k7ddrphy_dfi_p0_wrdata[29]}, main_k7ddrphy_bitslip29_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip29_value1 <= (main_k7ddrphy_bitslip29_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip29_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip29_r1 <= {main_k7ddrphy_bitslip291, main_k7ddrphy_bitslip29_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip30_value0 <= (main_k7ddrphy_bitslip30_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip30_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip30_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[94], main_k7ddrphy_dfi_p3_wrdata[30], main_k7ddrphy_dfi_p2_wrdata[94], main_k7ddrphy_dfi_p2_wrdata[30], main_k7ddrphy_dfi_p1_wrdata[94], main_k7ddrphy_dfi_p1_wrdata[30], main_k7ddrphy_dfi_p0_wrdata[94], main_k7ddrphy_dfi_p0_wrdata[30]}, main_k7ddrphy_bitslip30_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip30_value1 <= (main_k7ddrphy_bitslip30_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip30_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip30_r1 <= {main_k7ddrphy_bitslip301, main_k7ddrphy_bitslip30_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip31_value0 <= (main_k7ddrphy_bitslip31_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip31_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip31_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[95], main_k7ddrphy_dfi_p3_wrdata[31], main_k7ddrphy_dfi_p2_wrdata[95], main_k7ddrphy_dfi_p2_wrdata[31], main_k7ddrphy_dfi_p1_wrdata[95], main_k7ddrphy_dfi_p1_wrdata[31], main_k7ddrphy_dfi_p0_wrdata[95], main_k7ddrphy_dfi_p0_wrdata[31]}, main_k7ddrphy_bitslip31_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip31_value1 <= (main_k7ddrphy_bitslip31_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip31_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip31_r1 <= {main_k7ddrphy_bitslip311, main_k7ddrphy_bitslip31_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip32_value0 <= (main_k7ddrphy_bitslip32_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip32_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip32_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[96], main_k7ddrphy_dfi_p3_wrdata[32], main_k7ddrphy_dfi_p2_wrdata[96], main_k7ddrphy_dfi_p2_wrdata[32], main_k7ddrphy_dfi_p1_wrdata[96], main_k7ddrphy_dfi_p1_wrdata[32], main_k7ddrphy_dfi_p0_wrdata[96], main_k7ddrphy_dfi_p0_wrdata[32]}, main_k7ddrphy_bitslip32_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip32_value1 <= (main_k7ddrphy_bitslip32_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip32_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip32_r1 <= {main_k7ddrphy_bitslip321, main_k7ddrphy_bitslip32_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip33_value0 <= (main_k7ddrphy_bitslip33_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip33_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip33_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[97], main_k7ddrphy_dfi_p3_wrdata[33], main_k7ddrphy_dfi_p2_wrdata[97], main_k7ddrphy_dfi_p2_wrdata[33], main_k7ddrphy_dfi_p1_wrdata[97], main_k7ddrphy_dfi_p1_wrdata[33], main_k7ddrphy_dfi_p0_wrdata[97], main_k7ddrphy_dfi_p0_wrdata[33]}, main_k7ddrphy_bitslip33_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip33_value1 <= (main_k7ddrphy_bitslip33_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip33_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip33_r1 <= {main_k7ddrphy_bitslip331, main_k7ddrphy_bitslip33_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip34_value0 <= (main_k7ddrphy_bitslip34_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip34_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip34_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[98], main_k7ddrphy_dfi_p3_wrdata[34], main_k7ddrphy_dfi_p2_wrdata[98], main_k7ddrphy_dfi_p2_wrdata[34], main_k7ddrphy_dfi_p1_wrdata[98], main_k7ddrphy_dfi_p1_wrdata[34], main_k7ddrphy_dfi_p0_wrdata[98], main_k7ddrphy_dfi_p0_wrdata[34]}, main_k7ddrphy_bitslip34_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip34_value1 <= (main_k7ddrphy_bitslip34_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip34_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip34_r1 <= {main_k7ddrphy_bitslip341, main_k7ddrphy_bitslip34_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip35_value0 <= (main_k7ddrphy_bitslip35_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip35_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip35_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[99], main_k7ddrphy_dfi_p3_wrdata[35], main_k7ddrphy_dfi_p2_wrdata[99], main_k7ddrphy_dfi_p2_wrdata[35], main_k7ddrphy_dfi_p1_wrdata[99], main_k7ddrphy_dfi_p1_wrdata[35], main_k7ddrphy_dfi_p0_wrdata[99], main_k7ddrphy_dfi_p0_wrdata[35]}, main_k7ddrphy_bitslip35_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip35_value1 <= (main_k7ddrphy_bitslip35_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip35_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip35_r1 <= {main_k7ddrphy_bitslip351, main_k7ddrphy_bitslip35_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip36_value0 <= (main_k7ddrphy_bitslip36_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip36_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip36_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[100], main_k7ddrphy_dfi_p3_wrdata[36], main_k7ddrphy_dfi_p2_wrdata[100], main_k7ddrphy_dfi_p2_wrdata[36], main_k7ddrphy_dfi_p1_wrdata[100], main_k7ddrphy_dfi_p1_wrdata[36], main_k7ddrphy_dfi_p0_wrdata[100], main_k7ddrphy_dfi_p0_wrdata[36]}, main_k7ddrphy_bitslip36_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip36_value1 <= (main_k7ddrphy_bitslip36_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip36_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip36_r1 <= {main_k7ddrphy_bitslip361, main_k7ddrphy_bitslip36_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip37_value0 <= (main_k7ddrphy_bitslip37_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip37_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip37_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[101], main_k7ddrphy_dfi_p3_wrdata[37], main_k7ddrphy_dfi_p2_wrdata[101], main_k7ddrphy_dfi_p2_wrdata[37], main_k7ddrphy_dfi_p1_wrdata[101], main_k7ddrphy_dfi_p1_wrdata[37], main_k7ddrphy_dfi_p0_wrdata[101], main_k7ddrphy_dfi_p0_wrdata[37]}, main_k7ddrphy_bitslip37_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip37_value1 <= (main_k7ddrphy_bitslip37_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip37_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip37_r1 <= {main_k7ddrphy_bitslip371, main_k7ddrphy_bitslip37_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip38_value0 <= (main_k7ddrphy_bitslip38_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip38_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip38_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[102], main_k7ddrphy_dfi_p3_wrdata[38], main_k7ddrphy_dfi_p2_wrdata[102], main_k7ddrphy_dfi_p2_wrdata[38], main_k7ddrphy_dfi_p1_wrdata[102], main_k7ddrphy_dfi_p1_wrdata[38], main_k7ddrphy_dfi_p0_wrdata[102], main_k7ddrphy_dfi_p0_wrdata[38]}, main_k7ddrphy_bitslip38_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip38_value1 <= (main_k7ddrphy_bitslip38_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip38_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip38_r1 <= {main_k7ddrphy_bitslip381, main_k7ddrphy_bitslip38_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip39_value0 <= (main_k7ddrphy_bitslip39_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip39_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip39_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[103], main_k7ddrphy_dfi_p3_wrdata[39], main_k7ddrphy_dfi_p2_wrdata[103], main_k7ddrphy_dfi_p2_wrdata[39], main_k7ddrphy_dfi_p1_wrdata[103], main_k7ddrphy_dfi_p1_wrdata[39], main_k7ddrphy_dfi_p0_wrdata[103], main_k7ddrphy_dfi_p0_wrdata[39]}, main_k7ddrphy_bitslip39_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip39_value1 <= (main_k7ddrphy_bitslip39_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip39_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip39_r1 <= {main_k7ddrphy_bitslip391, main_k7ddrphy_bitslip39_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip40_value0 <= (main_k7ddrphy_bitslip40_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip40_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip40_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[104], main_k7ddrphy_dfi_p3_wrdata[40], main_k7ddrphy_dfi_p2_wrdata[104], main_k7ddrphy_dfi_p2_wrdata[40], main_k7ddrphy_dfi_p1_wrdata[104], main_k7ddrphy_dfi_p1_wrdata[40], main_k7ddrphy_dfi_p0_wrdata[104], main_k7ddrphy_dfi_p0_wrdata[40]}, main_k7ddrphy_bitslip40_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip40_value1 <= (main_k7ddrphy_bitslip40_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip40_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip40_r1 <= {main_k7ddrphy_bitslip401, main_k7ddrphy_bitslip40_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip41_value0 <= (main_k7ddrphy_bitslip41_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip41_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip41_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[105], main_k7ddrphy_dfi_p3_wrdata[41], main_k7ddrphy_dfi_p2_wrdata[105], main_k7ddrphy_dfi_p2_wrdata[41], main_k7ddrphy_dfi_p1_wrdata[105], main_k7ddrphy_dfi_p1_wrdata[41], main_k7ddrphy_dfi_p0_wrdata[105], main_k7ddrphy_dfi_p0_wrdata[41]}, main_k7ddrphy_bitslip41_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip41_value1 <= (main_k7ddrphy_bitslip41_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip41_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip41_r1 <= {main_k7ddrphy_bitslip411, main_k7ddrphy_bitslip41_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip42_value0 <= (main_k7ddrphy_bitslip42_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip42_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip42_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[106], main_k7ddrphy_dfi_p3_wrdata[42], main_k7ddrphy_dfi_p2_wrdata[106], main_k7ddrphy_dfi_p2_wrdata[42], main_k7ddrphy_dfi_p1_wrdata[106], main_k7ddrphy_dfi_p1_wrdata[42], main_k7ddrphy_dfi_p0_wrdata[106], main_k7ddrphy_dfi_p0_wrdata[42]}, main_k7ddrphy_bitslip42_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip42_value1 <= (main_k7ddrphy_bitslip42_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip42_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip42_r1 <= {main_k7ddrphy_bitslip421, main_k7ddrphy_bitslip42_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip43_value0 <= (main_k7ddrphy_bitslip43_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip43_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip43_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[107], main_k7ddrphy_dfi_p3_wrdata[43], main_k7ddrphy_dfi_p2_wrdata[107], main_k7ddrphy_dfi_p2_wrdata[43], main_k7ddrphy_dfi_p1_wrdata[107], main_k7ddrphy_dfi_p1_wrdata[43], main_k7ddrphy_dfi_p0_wrdata[107], main_k7ddrphy_dfi_p0_wrdata[43]}, main_k7ddrphy_bitslip43_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip43_value1 <= (main_k7ddrphy_bitslip43_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip43_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip43_r1 <= {main_k7ddrphy_bitslip431, main_k7ddrphy_bitslip43_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip44_value0 <= (main_k7ddrphy_bitslip44_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip44_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip44_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[108], main_k7ddrphy_dfi_p3_wrdata[44], main_k7ddrphy_dfi_p2_wrdata[108], main_k7ddrphy_dfi_p2_wrdata[44], main_k7ddrphy_dfi_p1_wrdata[108], main_k7ddrphy_dfi_p1_wrdata[44], main_k7ddrphy_dfi_p0_wrdata[108], main_k7ddrphy_dfi_p0_wrdata[44]}, main_k7ddrphy_bitslip44_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip44_value1 <= (main_k7ddrphy_bitslip44_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip44_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip44_r1 <= {main_k7ddrphy_bitslip441, main_k7ddrphy_bitslip44_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip45_value0 <= (main_k7ddrphy_bitslip45_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip45_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip45_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[109], main_k7ddrphy_dfi_p3_wrdata[45], main_k7ddrphy_dfi_p2_wrdata[109], main_k7ddrphy_dfi_p2_wrdata[45], main_k7ddrphy_dfi_p1_wrdata[109], main_k7ddrphy_dfi_p1_wrdata[45], main_k7ddrphy_dfi_p0_wrdata[109], main_k7ddrphy_dfi_p0_wrdata[45]}, main_k7ddrphy_bitslip45_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip45_value1 <= (main_k7ddrphy_bitslip45_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip45_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip45_r1 <= {main_k7ddrphy_bitslip451, main_k7ddrphy_bitslip45_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip46_value0 <= (main_k7ddrphy_bitslip46_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip46_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip46_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[110], main_k7ddrphy_dfi_p3_wrdata[46], main_k7ddrphy_dfi_p2_wrdata[110], main_k7ddrphy_dfi_p2_wrdata[46], main_k7ddrphy_dfi_p1_wrdata[110], main_k7ddrphy_dfi_p1_wrdata[46], main_k7ddrphy_dfi_p0_wrdata[110], main_k7ddrphy_dfi_p0_wrdata[46]}, main_k7ddrphy_bitslip46_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip46_value1 <= (main_k7ddrphy_bitslip46_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip46_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip46_r1 <= {main_k7ddrphy_bitslip461, main_k7ddrphy_bitslip46_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip47_value0 <= (main_k7ddrphy_bitslip47_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip47_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip47_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[111], main_k7ddrphy_dfi_p3_wrdata[47], main_k7ddrphy_dfi_p2_wrdata[111], main_k7ddrphy_dfi_p2_wrdata[47], main_k7ddrphy_dfi_p1_wrdata[111], main_k7ddrphy_dfi_p1_wrdata[47], main_k7ddrphy_dfi_p0_wrdata[111], main_k7ddrphy_dfi_p0_wrdata[47]}, main_k7ddrphy_bitslip47_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip47_value1 <= (main_k7ddrphy_bitslip47_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip47_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip47_r1 <= {main_k7ddrphy_bitslip471, main_k7ddrphy_bitslip47_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip48_value0 <= (main_k7ddrphy_bitslip48_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip48_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip48_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[112], main_k7ddrphy_dfi_p3_wrdata[48], main_k7ddrphy_dfi_p2_wrdata[112], main_k7ddrphy_dfi_p2_wrdata[48], main_k7ddrphy_dfi_p1_wrdata[112], main_k7ddrphy_dfi_p1_wrdata[48], main_k7ddrphy_dfi_p0_wrdata[112], main_k7ddrphy_dfi_p0_wrdata[48]}, main_k7ddrphy_bitslip48_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip48_value1 <= (main_k7ddrphy_bitslip48_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip48_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip48_r1 <= {main_k7ddrphy_bitslip481, main_k7ddrphy_bitslip48_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip49_value0 <= (main_k7ddrphy_bitslip49_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip49_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip49_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[113], main_k7ddrphy_dfi_p3_wrdata[49], main_k7ddrphy_dfi_p2_wrdata[113], main_k7ddrphy_dfi_p2_wrdata[49], main_k7ddrphy_dfi_p1_wrdata[113], main_k7ddrphy_dfi_p1_wrdata[49], main_k7ddrphy_dfi_p0_wrdata[113], main_k7ddrphy_dfi_p0_wrdata[49]}, main_k7ddrphy_bitslip49_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip49_value1 <= (main_k7ddrphy_bitslip49_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip49_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip49_r1 <= {main_k7ddrphy_bitslip491, main_k7ddrphy_bitslip49_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip50_value0 <= (main_k7ddrphy_bitslip50_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip50_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip50_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[114], main_k7ddrphy_dfi_p3_wrdata[50], main_k7ddrphy_dfi_p2_wrdata[114], main_k7ddrphy_dfi_p2_wrdata[50], main_k7ddrphy_dfi_p1_wrdata[114], main_k7ddrphy_dfi_p1_wrdata[50], main_k7ddrphy_dfi_p0_wrdata[114], main_k7ddrphy_dfi_p0_wrdata[50]}, main_k7ddrphy_bitslip50_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip50_value1 <= (main_k7ddrphy_bitslip50_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip50_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip50_r1 <= {main_k7ddrphy_bitslip501, main_k7ddrphy_bitslip50_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip51_value0 <= (main_k7ddrphy_bitslip51_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip51_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip51_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[115], main_k7ddrphy_dfi_p3_wrdata[51], main_k7ddrphy_dfi_p2_wrdata[115], main_k7ddrphy_dfi_p2_wrdata[51], main_k7ddrphy_dfi_p1_wrdata[115], main_k7ddrphy_dfi_p1_wrdata[51], main_k7ddrphy_dfi_p0_wrdata[115], main_k7ddrphy_dfi_p0_wrdata[51]}, main_k7ddrphy_bitslip51_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip51_value1 <= (main_k7ddrphy_bitslip51_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip51_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip51_r1 <= {main_k7ddrphy_bitslip511, main_k7ddrphy_bitslip51_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip52_value0 <= (main_k7ddrphy_bitslip52_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip52_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip52_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[116], main_k7ddrphy_dfi_p3_wrdata[52], main_k7ddrphy_dfi_p2_wrdata[116], main_k7ddrphy_dfi_p2_wrdata[52], main_k7ddrphy_dfi_p1_wrdata[116], main_k7ddrphy_dfi_p1_wrdata[52], main_k7ddrphy_dfi_p0_wrdata[116], main_k7ddrphy_dfi_p0_wrdata[52]}, main_k7ddrphy_bitslip52_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip52_value1 <= (main_k7ddrphy_bitslip52_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip52_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip52_r1 <= {main_k7ddrphy_bitslip521, main_k7ddrphy_bitslip52_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip53_value0 <= (main_k7ddrphy_bitslip53_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip53_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip53_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[117], main_k7ddrphy_dfi_p3_wrdata[53], main_k7ddrphy_dfi_p2_wrdata[117], main_k7ddrphy_dfi_p2_wrdata[53], main_k7ddrphy_dfi_p1_wrdata[117], main_k7ddrphy_dfi_p1_wrdata[53], main_k7ddrphy_dfi_p0_wrdata[117], main_k7ddrphy_dfi_p0_wrdata[53]}, main_k7ddrphy_bitslip53_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip53_value1 <= (main_k7ddrphy_bitslip53_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip53_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip53_r1 <= {main_k7ddrphy_bitslip531, main_k7ddrphy_bitslip53_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip54_value0 <= (main_k7ddrphy_bitslip54_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip54_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip54_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[118], main_k7ddrphy_dfi_p3_wrdata[54], main_k7ddrphy_dfi_p2_wrdata[118], main_k7ddrphy_dfi_p2_wrdata[54], main_k7ddrphy_dfi_p1_wrdata[118], main_k7ddrphy_dfi_p1_wrdata[54], main_k7ddrphy_dfi_p0_wrdata[118], main_k7ddrphy_dfi_p0_wrdata[54]}, main_k7ddrphy_bitslip54_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip54_value1 <= (main_k7ddrphy_bitslip54_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip54_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip54_r1 <= {main_k7ddrphy_bitslip541, main_k7ddrphy_bitslip54_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip55_value0 <= (main_k7ddrphy_bitslip55_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip55_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip55_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[119], main_k7ddrphy_dfi_p3_wrdata[55], main_k7ddrphy_dfi_p2_wrdata[119], main_k7ddrphy_dfi_p2_wrdata[55], main_k7ddrphy_dfi_p1_wrdata[119], main_k7ddrphy_dfi_p1_wrdata[55], main_k7ddrphy_dfi_p0_wrdata[119], main_k7ddrphy_dfi_p0_wrdata[55]}, main_k7ddrphy_bitslip55_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip55_value1 <= (main_k7ddrphy_bitslip55_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip55_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip55_r1 <= {main_k7ddrphy_bitslip551, main_k7ddrphy_bitslip55_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip56_value0 <= (main_k7ddrphy_bitslip56_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip56_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip56_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[120], main_k7ddrphy_dfi_p3_wrdata[56], main_k7ddrphy_dfi_p2_wrdata[120], main_k7ddrphy_dfi_p2_wrdata[56], main_k7ddrphy_dfi_p1_wrdata[120], main_k7ddrphy_dfi_p1_wrdata[56], main_k7ddrphy_dfi_p0_wrdata[120], main_k7ddrphy_dfi_p0_wrdata[56]}, main_k7ddrphy_bitslip56_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip56_value1 <= (main_k7ddrphy_bitslip56_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip56_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip56_r1 <= {main_k7ddrphy_bitslip561, main_k7ddrphy_bitslip56_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip57_value0 <= (main_k7ddrphy_bitslip57_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip57_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip57_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[121], main_k7ddrphy_dfi_p3_wrdata[57], main_k7ddrphy_dfi_p2_wrdata[121], main_k7ddrphy_dfi_p2_wrdata[57], main_k7ddrphy_dfi_p1_wrdata[121], main_k7ddrphy_dfi_p1_wrdata[57], main_k7ddrphy_dfi_p0_wrdata[121], main_k7ddrphy_dfi_p0_wrdata[57]}, main_k7ddrphy_bitslip57_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip57_value1 <= (main_k7ddrphy_bitslip57_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip57_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip57_r1 <= {main_k7ddrphy_bitslip571, main_k7ddrphy_bitslip57_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip58_value0 <= (main_k7ddrphy_bitslip58_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip58_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip58_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[122], main_k7ddrphy_dfi_p3_wrdata[58], main_k7ddrphy_dfi_p2_wrdata[122], main_k7ddrphy_dfi_p2_wrdata[58], main_k7ddrphy_dfi_p1_wrdata[122], main_k7ddrphy_dfi_p1_wrdata[58], main_k7ddrphy_dfi_p0_wrdata[122], main_k7ddrphy_dfi_p0_wrdata[58]}, main_k7ddrphy_bitslip58_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip58_value1 <= (main_k7ddrphy_bitslip58_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip58_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip58_r1 <= {main_k7ddrphy_bitslip581, main_k7ddrphy_bitslip58_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip59_value0 <= (main_k7ddrphy_bitslip59_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip59_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip59_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[123], main_k7ddrphy_dfi_p3_wrdata[59], main_k7ddrphy_dfi_p2_wrdata[123], main_k7ddrphy_dfi_p2_wrdata[59], main_k7ddrphy_dfi_p1_wrdata[123], main_k7ddrphy_dfi_p1_wrdata[59], main_k7ddrphy_dfi_p0_wrdata[123], main_k7ddrphy_dfi_p0_wrdata[59]}, main_k7ddrphy_bitslip59_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip59_value1 <= (main_k7ddrphy_bitslip59_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip59_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip59_r1 <= {main_k7ddrphy_bitslip591, main_k7ddrphy_bitslip59_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip60_value0 <= (main_k7ddrphy_bitslip60_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip60_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip60_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[124], main_k7ddrphy_dfi_p3_wrdata[60], main_k7ddrphy_dfi_p2_wrdata[124], main_k7ddrphy_dfi_p2_wrdata[60], main_k7ddrphy_dfi_p1_wrdata[124], main_k7ddrphy_dfi_p1_wrdata[60], main_k7ddrphy_dfi_p0_wrdata[124], main_k7ddrphy_dfi_p0_wrdata[60]}, main_k7ddrphy_bitslip60_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip60_value1 <= (main_k7ddrphy_bitslip60_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip60_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip60_r1 <= {main_k7ddrphy_bitslip601, main_k7ddrphy_bitslip60_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip61_value0 <= (main_k7ddrphy_bitslip61_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip61_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip61_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[125], main_k7ddrphy_dfi_p3_wrdata[61], main_k7ddrphy_dfi_p2_wrdata[125], main_k7ddrphy_dfi_p2_wrdata[61], main_k7ddrphy_dfi_p1_wrdata[125], main_k7ddrphy_dfi_p1_wrdata[61], main_k7ddrphy_dfi_p0_wrdata[125], main_k7ddrphy_dfi_p0_wrdata[61]}, main_k7ddrphy_bitslip61_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip61_value1 <= (main_k7ddrphy_bitslip61_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip61_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip61_r1 <= {main_k7ddrphy_bitslip611, main_k7ddrphy_bitslip61_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip62_value0 <= (main_k7ddrphy_bitslip62_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip62_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip62_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[126], main_k7ddrphy_dfi_p3_wrdata[62], main_k7ddrphy_dfi_p2_wrdata[126], main_k7ddrphy_dfi_p2_wrdata[62], main_k7ddrphy_dfi_p1_wrdata[126], main_k7ddrphy_dfi_p1_wrdata[62], main_k7ddrphy_dfi_p0_wrdata[126], main_k7ddrphy_dfi_p0_wrdata[62]}, main_k7ddrphy_bitslip62_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip62_value1 <= (main_k7ddrphy_bitslip62_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip62_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip62_r1 <= {main_k7ddrphy_bitslip621, main_k7ddrphy_bitslip62_r1[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip63_value0 <= (main_k7ddrphy_bitslip63_value0 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip63_value0 <= 3'd7;
    end
    main_k7ddrphy_bitslip63_r0 <= {{main_k7ddrphy_dfi_p3_wrdata[127], main_k7ddrphy_dfi_p3_wrdata[63], main_k7ddrphy_dfi_p2_wrdata[127], main_k7ddrphy_dfi_p2_wrdata[63], main_k7ddrphy_dfi_p1_wrdata[127], main_k7ddrphy_dfi_p1_wrdata[63], main_k7ddrphy_dfi_p0_wrdata[127], main_k7ddrphy_dfi_p0_wrdata[63]}, main_k7ddrphy_bitslip63_r0[15:8]};
    if ((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_re)) begin
        main_k7ddrphy_bitslip63_value1 <= (main_k7ddrphy_bitslip63_value1 + 1'd1);
    end
    if (((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_bitslip_rst_re) | main_k7ddrphy_rst_storage)) begin
        main_k7ddrphy_bitslip63_value1 <= 3'd7;
    end
    main_k7ddrphy_bitslip63_r1 <= {main_k7ddrphy_bitslip631, main_k7ddrphy_bitslip63_r1[15:8]};
    main_k7ddrphy_dqs_bitslip_tappeddelayline0 <= (((main_k7ddrphy_dfi_p0_rddata_en | main_k7ddrphy_dfi_p1_rddata_en) | main_k7ddrphy_dfi_p2_rddata_en) | main_k7ddrphy_dfi_p3_rddata_en);
    main_k7ddrphy_dqs_bitslip_tappeddelayline1 <= main_k7ddrphy_dqs_bitslip_tappeddelayline0;
    main_k7ddrphy_dqs_bitslip_tappeddelayline2 <= main_k7ddrphy_dqs_bitslip_tappeddelayline1;
    main_k7ddrphy_dqs_bitslip_tappeddelayline3 <= main_k7ddrphy_dqs_bitslip_tappeddelayline2;
    main_k7ddrphy_dqs_bitslip_tappeddelayline4 <= main_k7ddrphy_dqs_bitslip_tappeddelayline3;
    main_k7ddrphy_dqs_bitslip_tappeddelayline5 <= main_k7ddrphy_dqs_bitslip_tappeddelayline4;
    main_k7ddrphy_dqs_bitslip_tappeddelayline6 <= main_k7ddrphy_dqs_bitslip_tappeddelayline5;
    main_k7ddrphy_dqs_bitslip_tappeddelayline7 <= main_k7ddrphy_dqs_bitslip_tappeddelayline6;
    main_k7ddrphy_wrdata_en_tappeddelayline0 <= (((main_k7ddrphy_dfi_p0_wrdata_en | main_k7ddrphy_dfi_p1_wrdata_en) | main_k7ddrphy_dfi_p2_wrdata_en) | main_k7ddrphy_dfi_p3_wrdata_en);
    main_k7ddrphy_wrdata_en_tappeddelayline1 <= main_k7ddrphy_wrdata_en_tappeddelayline0;
    main_k7ddrphy_wrdata_en_tappeddelayline2 <= main_k7ddrphy_wrdata_en_tappeddelayline1;
    if (main_basesoc_sdram_csr_dfi_p0_rddata_valid) begin
        main_basesoc_sdram_phaseinjector0_rddata_status <= main_basesoc_sdram_csr_dfi_p0_rddata;
    end
    if (main_basesoc_sdram_csr_dfi_p1_rddata_valid) begin
        main_basesoc_sdram_phaseinjector1_rddata_status <= main_basesoc_sdram_csr_dfi_p1_rddata;
    end
    if (main_basesoc_sdram_csr_dfi_p2_rddata_valid) begin
        main_basesoc_sdram_phaseinjector2_rddata_status <= main_basesoc_sdram_csr_dfi_p2_rddata;
    end
    if (main_basesoc_sdram_csr_dfi_p3_rddata_valid) begin
        main_basesoc_sdram_phaseinjector3_rddata_status <= main_basesoc_sdram_csr_dfi_p3_rddata;
    end
    if ((main_basesoc_sdram_timer_wait & (~main_basesoc_sdram_timer_done0))) begin
        main_basesoc_sdram_timer_count1 <= (main_basesoc_sdram_timer_count1 - 1'd1);
    end else begin
        main_basesoc_sdram_timer_count1 <= 10'd976;
    end
    main_basesoc_sdram_postponer_req_o <= 1'd0;
    if (main_basesoc_sdram_postponer_req_i) begin
        main_basesoc_sdram_postponer_count <= (main_basesoc_sdram_postponer_count - 1'd1);
        if ((main_basesoc_sdram_postponer_count == 1'd0)) begin
            main_basesoc_sdram_postponer_count <= 1'd0;
            main_basesoc_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (main_basesoc_sdram_sequencer_start0) begin
        main_basesoc_sdram_sequencer_count <= 1'd0;
    end else begin
        if (main_basesoc_sdram_sequencer_done1) begin
            if ((main_basesoc_sdram_sequencer_count != 1'd0)) begin
                main_basesoc_sdram_sequencer_count <= (main_basesoc_sdram_sequencer_count - 1'd1);
            end
        end
    end
    main_basesoc_sdram_cmd_payload_a <= 1'd0;
    main_basesoc_sdram_cmd_payload_ba <= 1'd0;
    main_basesoc_sdram_cmd_payload_cas <= 1'd0;
    main_basesoc_sdram_cmd_payload_ras <= 1'd0;
    main_basesoc_sdram_cmd_payload_we <= 1'd0;
    main_basesoc_sdram_sequencer_done1 <= 1'd0;
    if ((main_basesoc_sdram_sequencer_start1 & (main_basesoc_sdram_sequencer_trigger == 1'd0))) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_basesoc_sdram_sequencer_trigger == 2'd3)) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd1;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
    end
    if ((main_basesoc_sdram_sequencer_trigger == 5'd18)) begin
        main_basesoc_sdram_cmd_payload_a <= 1'd0;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_sequencer_done1 <= 1'd1;
    end
    if ((main_basesoc_sdram_sequencer_trigger == 5'd18)) begin
        main_basesoc_sdram_sequencer_trigger <= 1'd0;
    end else begin
        if ((main_basesoc_sdram_sequencer_trigger != 1'd0)) begin
            main_basesoc_sdram_sequencer_trigger <= (main_basesoc_sdram_sequencer_trigger + 1'd1);
        end else begin
            if (main_basesoc_sdram_sequencer_start1) begin
                main_basesoc_sdram_sequencer_trigger <= 1'd1;
            end
        end
    end
    if ((main_basesoc_sdram_zqcs_timer_wait & (~main_basesoc_sdram_zqcs_timer_done0))) begin
        main_basesoc_sdram_zqcs_timer_count1 <= (main_basesoc_sdram_zqcs_timer_count1 - 1'd1);
    end else begin
        main_basesoc_sdram_zqcs_timer_count1 <= 27'd124999999;
    end
    main_basesoc_sdram_zqcs_executer_done <= 1'd0;
    if ((main_basesoc_sdram_zqcs_executer_start & (main_basesoc_sdram_zqcs_executer_trigger == 1'd0))) begin
        main_basesoc_sdram_cmd_payload_a <= 11'd1024;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd1;
        main_basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_basesoc_sdram_zqcs_executer_trigger == 2'd3)) begin
        main_basesoc_sdram_cmd_payload_a <= 1'd0;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd1;
    end
    if ((main_basesoc_sdram_zqcs_executer_trigger == 5'd19)) begin
        main_basesoc_sdram_cmd_payload_a <= 1'd0;
        main_basesoc_sdram_cmd_payload_ba <= 1'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_zqcs_executer_done <= 1'd1;
    end
    if ((main_basesoc_sdram_zqcs_executer_trigger == 5'd19)) begin
        main_basesoc_sdram_zqcs_executer_trigger <= 1'd0;
    end else begin
        if ((main_basesoc_sdram_zqcs_executer_trigger != 1'd0)) begin
            main_basesoc_sdram_zqcs_executer_trigger <= (main_basesoc_sdram_zqcs_executer_trigger + 1'd1);
        end else begin
            if (main_basesoc_sdram_zqcs_executer_start) begin
                main_basesoc_sdram_zqcs_executer_trigger <= 1'd1;
            end
        end
    end
    builder_basesoc_refresher_state <= builder_basesoc_refresher_next_state;
    if (main_basesoc_sdram_bankmachine0_row_close) begin
        main_basesoc_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine0_row_open) begin
            main_basesoc_sdram_bankmachine0_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine0_row <= main_basesoc_sdram_bankmachine0_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine0_syncfifo0_we & main_basesoc_sdram_bankmachine0_syncfifo0_writable) & (~main_basesoc_sdram_bankmachine0_replace))) begin
        main_basesoc_sdram_bankmachine0_produce <= (main_basesoc_sdram_bankmachine0_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine0_do_read) begin
        main_basesoc_sdram_bankmachine0_consume <= (main_basesoc_sdram_bankmachine0_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine0_syncfifo0_we & main_basesoc_sdram_bankmachine0_syncfifo0_writable) & (~main_basesoc_sdram_bankmachine0_replace))) begin
        if ((~main_basesoc_sdram_bankmachine0_do_read)) begin
            main_basesoc_sdram_bankmachine0_level <= (main_basesoc_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine0_do_read) begin
            main_basesoc_sdram_bankmachine0_level <= (main_basesoc_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine0_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine0_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine0_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_first <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_last <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine0_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine0_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine0_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine0_twtpcon_count <= (main_basesoc_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine0_trccon_valid) begin
        main_basesoc_sdram_bankmachine0_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine0_trccon_ready)) begin
            main_basesoc_sdram_bankmachine0_trccon_count <= (main_basesoc_sdram_bankmachine0_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine0_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine0_trascon_valid) begin
        main_basesoc_sdram_bankmachine0_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine0_trascon_ready)) begin
            main_basesoc_sdram_bankmachine0_trascon_count <= (main_basesoc_sdram_bankmachine0_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine0_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine0_state <= builder_basesoc_bankmachine0_next_state;
    if (main_basesoc_sdram_bankmachine1_row_close) begin
        main_basesoc_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine1_row_open) begin
            main_basesoc_sdram_bankmachine1_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine1_row <= main_basesoc_sdram_bankmachine1_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine1_syncfifo1_we & main_basesoc_sdram_bankmachine1_syncfifo1_writable) & (~main_basesoc_sdram_bankmachine1_replace))) begin
        main_basesoc_sdram_bankmachine1_produce <= (main_basesoc_sdram_bankmachine1_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine1_do_read) begin
        main_basesoc_sdram_bankmachine1_consume <= (main_basesoc_sdram_bankmachine1_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine1_syncfifo1_we & main_basesoc_sdram_bankmachine1_syncfifo1_writable) & (~main_basesoc_sdram_bankmachine1_replace))) begin
        if ((~main_basesoc_sdram_bankmachine1_do_read)) begin
            main_basesoc_sdram_bankmachine1_level <= (main_basesoc_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine1_do_read) begin
            main_basesoc_sdram_bankmachine1_level <= (main_basesoc_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine1_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine1_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine1_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_first <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_last <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine1_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine1_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine1_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine1_twtpcon_count <= (main_basesoc_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine1_trccon_valid) begin
        main_basesoc_sdram_bankmachine1_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine1_trccon_ready)) begin
            main_basesoc_sdram_bankmachine1_trccon_count <= (main_basesoc_sdram_bankmachine1_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine1_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine1_trascon_valid) begin
        main_basesoc_sdram_bankmachine1_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine1_trascon_ready)) begin
            main_basesoc_sdram_bankmachine1_trascon_count <= (main_basesoc_sdram_bankmachine1_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine1_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine1_state <= builder_basesoc_bankmachine1_next_state;
    if (main_basesoc_sdram_bankmachine2_row_close) begin
        main_basesoc_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine2_row_open) begin
            main_basesoc_sdram_bankmachine2_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine2_row <= main_basesoc_sdram_bankmachine2_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine2_syncfifo2_we & main_basesoc_sdram_bankmachine2_syncfifo2_writable) & (~main_basesoc_sdram_bankmachine2_replace))) begin
        main_basesoc_sdram_bankmachine2_produce <= (main_basesoc_sdram_bankmachine2_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine2_do_read) begin
        main_basesoc_sdram_bankmachine2_consume <= (main_basesoc_sdram_bankmachine2_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine2_syncfifo2_we & main_basesoc_sdram_bankmachine2_syncfifo2_writable) & (~main_basesoc_sdram_bankmachine2_replace))) begin
        if ((~main_basesoc_sdram_bankmachine2_do_read)) begin
            main_basesoc_sdram_bankmachine2_level <= (main_basesoc_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine2_do_read) begin
            main_basesoc_sdram_bankmachine2_level <= (main_basesoc_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine2_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine2_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine2_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_first <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_last <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine2_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine2_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine2_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine2_twtpcon_count <= (main_basesoc_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine2_trccon_valid) begin
        main_basesoc_sdram_bankmachine2_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine2_trccon_ready)) begin
            main_basesoc_sdram_bankmachine2_trccon_count <= (main_basesoc_sdram_bankmachine2_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine2_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine2_trascon_valid) begin
        main_basesoc_sdram_bankmachine2_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine2_trascon_ready)) begin
            main_basesoc_sdram_bankmachine2_trascon_count <= (main_basesoc_sdram_bankmachine2_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine2_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine2_state <= builder_basesoc_bankmachine2_next_state;
    if (main_basesoc_sdram_bankmachine3_row_close) begin
        main_basesoc_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine3_row_open) begin
            main_basesoc_sdram_bankmachine3_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine3_row <= main_basesoc_sdram_bankmachine3_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine3_syncfifo3_we & main_basesoc_sdram_bankmachine3_syncfifo3_writable) & (~main_basesoc_sdram_bankmachine3_replace))) begin
        main_basesoc_sdram_bankmachine3_produce <= (main_basesoc_sdram_bankmachine3_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine3_do_read) begin
        main_basesoc_sdram_bankmachine3_consume <= (main_basesoc_sdram_bankmachine3_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine3_syncfifo3_we & main_basesoc_sdram_bankmachine3_syncfifo3_writable) & (~main_basesoc_sdram_bankmachine3_replace))) begin
        if ((~main_basesoc_sdram_bankmachine3_do_read)) begin
            main_basesoc_sdram_bankmachine3_level <= (main_basesoc_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine3_do_read) begin
            main_basesoc_sdram_bankmachine3_level <= (main_basesoc_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine3_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine3_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine3_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_first <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_last <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine3_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine3_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine3_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine3_twtpcon_count <= (main_basesoc_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine3_trccon_valid) begin
        main_basesoc_sdram_bankmachine3_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine3_trccon_ready)) begin
            main_basesoc_sdram_bankmachine3_trccon_count <= (main_basesoc_sdram_bankmachine3_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine3_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine3_trascon_valid) begin
        main_basesoc_sdram_bankmachine3_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine3_trascon_ready)) begin
            main_basesoc_sdram_bankmachine3_trascon_count <= (main_basesoc_sdram_bankmachine3_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine3_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine3_state <= builder_basesoc_bankmachine3_next_state;
    if (main_basesoc_sdram_bankmachine4_row_close) begin
        main_basesoc_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine4_row_open) begin
            main_basesoc_sdram_bankmachine4_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine4_row <= main_basesoc_sdram_bankmachine4_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine4_syncfifo4_we & main_basesoc_sdram_bankmachine4_syncfifo4_writable) & (~main_basesoc_sdram_bankmachine4_replace))) begin
        main_basesoc_sdram_bankmachine4_produce <= (main_basesoc_sdram_bankmachine4_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine4_do_read) begin
        main_basesoc_sdram_bankmachine4_consume <= (main_basesoc_sdram_bankmachine4_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine4_syncfifo4_we & main_basesoc_sdram_bankmachine4_syncfifo4_writable) & (~main_basesoc_sdram_bankmachine4_replace))) begin
        if ((~main_basesoc_sdram_bankmachine4_do_read)) begin
            main_basesoc_sdram_bankmachine4_level <= (main_basesoc_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine4_do_read) begin
            main_basesoc_sdram_bankmachine4_level <= (main_basesoc_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine4_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine4_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine4_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_first <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_last <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine4_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine4_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine4_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine4_twtpcon_count <= (main_basesoc_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine4_trccon_valid) begin
        main_basesoc_sdram_bankmachine4_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine4_trccon_ready)) begin
            main_basesoc_sdram_bankmachine4_trccon_count <= (main_basesoc_sdram_bankmachine4_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine4_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine4_trascon_valid) begin
        main_basesoc_sdram_bankmachine4_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine4_trascon_ready)) begin
            main_basesoc_sdram_bankmachine4_trascon_count <= (main_basesoc_sdram_bankmachine4_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine4_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine4_state <= builder_basesoc_bankmachine4_next_state;
    if (main_basesoc_sdram_bankmachine5_row_close) begin
        main_basesoc_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine5_row_open) begin
            main_basesoc_sdram_bankmachine5_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine5_row <= main_basesoc_sdram_bankmachine5_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine5_syncfifo5_we & main_basesoc_sdram_bankmachine5_syncfifo5_writable) & (~main_basesoc_sdram_bankmachine5_replace))) begin
        main_basesoc_sdram_bankmachine5_produce <= (main_basesoc_sdram_bankmachine5_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine5_do_read) begin
        main_basesoc_sdram_bankmachine5_consume <= (main_basesoc_sdram_bankmachine5_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine5_syncfifo5_we & main_basesoc_sdram_bankmachine5_syncfifo5_writable) & (~main_basesoc_sdram_bankmachine5_replace))) begin
        if ((~main_basesoc_sdram_bankmachine5_do_read)) begin
            main_basesoc_sdram_bankmachine5_level <= (main_basesoc_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine5_do_read) begin
            main_basesoc_sdram_bankmachine5_level <= (main_basesoc_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine5_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine5_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine5_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_first <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_last <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine5_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine5_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine5_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine5_twtpcon_count <= (main_basesoc_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine5_trccon_valid) begin
        main_basesoc_sdram_bankmachine5_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine5_trccon_ready)) begin
            main_basesoc_sdram_bankmachine5_trccon_count <= (main_basesoc_sdram_bankmachine5_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine5_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine5_trascon_valid) begin
        main_basesoc_sdram_bankmachine5_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine5_trascon_ready)) begin
            main_basesoc_sdram_bankmachine5_trascon_count <= (main_basesoc_sdram_bankmachine5_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine5_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine5_state <= builder_basesoc_bankmachine5_next_state;
    if (main_basesoc_sdram_bankmachine6_row_close) begin
        main_basesoc_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine6_row_open) begin
            main_basesoc_sdram_bankmachine6_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine6_row <= main_basesoc_sdram_bankmachine6_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine6_syncfifo6_we & main_basesoc_sdram_bankmachine6_syncfifo6_writable) & (~main_basesoc_sdram_bankmachine6_replace))) begin
        main_basesoc_sdram_bankmachine6_produce <= (main_basesoc_sdram_bankmachine6_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine6_do_read) begin
        main_basesoc_sdram_bankmachine6_consume <= (main_basesoc_sdram_bankmachine6_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine6_syncfifo6_we & main_basesoc_sdram_bankmachine6_syncfifo6_writable) & (~main_basesoc_sdram_bankmachine6_replace))) begin
        if ((~main_basesoc_sdram_bankmachine6_do_read)) begin
            main_basesoc_sdram_bankmachine6_level <= (main_basesoc_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine6_do_read) begin
            main_basesoc_sdram_bankmachine6_level <= (main_basesoc_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine6_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine6_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine6_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_first <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_last <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine6_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine6_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine6_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine6_twtpcon_count <= (main_basesoc_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine6_trccon_valid) begin
        main_basesoc_sdram_bankmachine6_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine6_trccon_ready)) begin
            main_basesoc_sdram_bankmachine6_trccon_count <= (main_basesoc_sdram_bankmachine6_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine6_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine6_trascon_valid) begin
        main_basesoc_sdram_bankmachine6_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine6_trascon_ready)) begin
            main_basesoc_sdram_bankmachine6_trascon_count <= (main_basesoc_sdram_bankmachine6_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine6_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine6_state <= builder_basesoc_bankmachine6_next_state;
    if (main_basesoc_sdram_bankmachine7_row_close) begin
        main_basesoc_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (main_basesoc_sdram_bankmachine7_row_open) begin
            main_basesoc_sdram_bankmachine7_row_opened <= 1'd1;
            main_basesoc_sdram_bankmachine7_row <= main_basesoc_sdram_bankmachine7_source_source_payload_addr[20:7];
        end
    end
    if (((main_basesoc_sdram_bankmachine7_syncfifo7_we & main_basesoc_sdram_bankmachine7_syncfifo7_writable) & (~main_basesoc_sdram_bankmachine7_replace))) begin
        main_basesoc_sdram_bankmachine7_produce <= (main_basesoc_sdram_bankmachine7_produce + 1'd1);
    end
    if (main_basesoc_sdram_bankmachine7_do_read) begin
        main_basesoc_sdram_bankmachine7_consume <= (main_basesoc_sdram_bankmachine7_consume + 1'd1);
    end
    if (((main_basesoc_sdram_bankmachine7_syncfifo7_we & main_basesoc_sdram_bankmachine7_syncfifo7_writable) & (~main_basesoc_sdram_bankmachine7_replace))) begin
        if ((~main_basesoc_sdram_bankmachine7_do_read)) begin
            main_basesoc_sdram_bankmachine7_level <= (main_basesoc_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (main_basesoc_sdram_bankmachine7_do_read) begin
            main_basesoc_sdram_bankmachine7_level <= (main_basesoc_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~main_basesoc_sdram_bankmachine7_pipe_valid_source_valid) | main_basesoc_sdram_bankmachine7_pipe_valid_source_ready)) begin
        main_basesoc_sdram_bankmachine7_pipe_valid_source_valid <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_valid;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_first <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_first;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_last <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_last;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_we;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr <= main_basesoc_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (main_basesoc_sdram_bankmachine7_twtpcon_valid) begin
        main_basesoc_sdram_bankmachine7_twtpcon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine7_twtpcon_ready)) begin
            main_basesoc_sdram_bankmachine7_twtpcon_count <= (main_basesoc_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine7_trccon_valid) begin
        main_basesoc_sdram_bankmachine7_trccon_count <= 3'd6;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine7_trccon_ready)) begin
            main_basesoc_sdram_bankmachine7_trccon_count <= (main_basesoc_sdram_bankmachine7_trccon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine7_trccon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_bankmachine7_trascon_valid) begin
        main_basesoc_sdram_bankmachine7_trascon_count <= 3'd5;
        if (1'd0) begin
            main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_bankmachine7_trascon_ready)) begin
            main_basesoc_sdram_bankmachine7_trascon_count <= (main_basesoc_sdram_bankmachine7_trascon_count - 1'd1);
            if ((main_basesoc_sdram_bankmachine7_trascon_count == 1'd1)) begin
                main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_bankmachine7_state <= builder_basesoc_bankmachine7_next_state;
    if ((~main_basesoc_sdram_en0)) begin
        main_basesoc_sdram_time0 <= 5'd31;
    end else begin
        if ((~main_basesoc_sdram_max_time0)) begin
            main_basesoc_sdram_time0 <= (main_basesoc_sdram_time0 - 1'd1);
        end
    end
    if ((~main_basesoc_sdram_en1)) begin
        main_basesoc_sdram_time1 <= 4'd15;
    end else begin
        if ((~main_basesoc_sdram_max_time1)) begin
            main_basesoc_sdram_time1 <= (main_basesoc_sdram_time1 - 1'd1);
        end
    end
    if (main_basesoc_sdram_choose_cmd_ce) begin
        case (main_basesoc_sdram_choose_cmd_grant)
            1'd0: begin
                if (main_basesoc_sdram_choose_cmd_request[1]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[2]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[3]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_basesoc_sdram_choose_cmd_request[2]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[3]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[4]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_basesoc_sdram_choose_cmd_request[3]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[4]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[5]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_basesoc_sdram_choose_cmd_request[4]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[5]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[6]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[7]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_basesoc_sdram_choose_cmd_request[5]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[6]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[7]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[0]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_basesoc_sdram_choose_cmd_request[6]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[7]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[0]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[1]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_basesoc_sdram_choose_cmd_request[7]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[0]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[1]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[2]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_basesoc_sdram_choose_cmd_request[0]) begin
                    main_basesoc_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (main_basesoc_sdram_choose_cmd_request[1]) begin
                        main_basesoc_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (main_basesoc_sdram_choose_cmd_request[2]) begin
                            main_basesoc_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (main_basesoc_sdram_choose_cmd_request[3]) begin
                                main_basesoc_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (main_basesoc_sdram_choose_cmd_request[4]) begin
                                    main_basesoc_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (main_basesoc_sdram_choose_cmd_request[5]) begin
                                        main_basesoc_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (main_basesoc_sdram_choose_cmd_request[6]) begin
                                            main_basesoc_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (main_basesoc_sdram_choose_req_ce) begin
        case (main_basesoc_sdram_choose_req_grant)
            1'd0: begin
                if (main_basesoc_sdram_choose_req_request[1]) begin
                    main_basesoc_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[2]) begin
                        main_basesoc_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[3]) begin
                            main_basesoc_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[4]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[5]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[6]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[7]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (main_basesoc_sdram_choose_req_request[2]) begin
                    main_basesoc_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[3]) begin
                        main_basesoc_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[4]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[5]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[6]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[7]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[0]) begin
                                            main_basesoc_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (main_basesoc_sdram_choose_req_request[3]) begin
                    main_basesoc_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[4]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[5]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[6]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[7]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[0]) begin
                                        main_basesoc_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[1]) begin
                                            main_basesoc_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (main_basesoc_sdram_choose_req_request[4]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[5]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[6]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[7]) begin
                                main_basesoc_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[0]) begin
                                    main_basesoc_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[1]) begin
                                        main_basesoc_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[2]) begin
                                            main_basesoc_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (main_basesoc_sdram_choose_req_request[5]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[6]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[7]) begin
                            main_basesoc_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[0]) begin
                                main_basesoc_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[1]) begin
                                    main_basesoc_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[2]) begin
                                        main_basesoc_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[3]) begin
                                            main_basesoc_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (main_basesoc_sdram_choose_req_request[6]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[7]) begin
                        main_basesoc_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[0]) begin
                            main_basesoc_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[1]) begin
                                main_basesoc_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[2]) begin
                                    main_basesoc_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[3]) begin
                                        main_basesoc_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[4]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (main_basesoc_sdram_choose_req_request[7]) begin
                    main_basesoc_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[0]) begin
                        main_basesoc_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[1]) begin
                            main_basesoc_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[2]) begin
                                main_basesoc_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[3]) begin
                                    main_basesoc_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[4]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[5]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (main_basesoc_sdram_choose_req_request[0]) begin
                    main_basesoc_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (main_basesoc_sdram_choose_req_request[1]) begin
                        main_basesoc_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (main_basesoc_sdram_choose_req_request[2]) begin
                            main_basesoc_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (main_basesoc_sdram_choose_req_request[3]) begin
                                main_basesoc_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (main_basesoc_sdram_choose_req_request[4]) begin
                                    main_basesoc_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (main_basesoc_sdram_choose_req_request[5]) begin
                                        main_basesoc_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (main_basesoc_sdram_choose_req_request[6]) begin
                                            main_basesoc_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    main_basesoc_sdram_dfi_p0_cs_n <= 1'd0;
    main_basesoc_sdram_dfi_p0_bank <= builder_self0;
    main_basesoc_sdram_dfi_p0_address <= builder_self1;
    main_basesoc_sdram_dfi_p0_cas_n <= (~builder_self2);
    main_basesoc_sdram_dfi_p0_ras_n <= (~builder_self3);
    main_basesoc_sdram_dfi_p0_we_n <= (~builder_self4);
    main_basesoc_sdram_dfi_p0_rddata_en <= builder_self5;
    main_basesoc_sdram_dfi_p0_wrdata_en <= builder_self6;
    main_basesoc_sdram_dfi_p1_cs_n <= 1'd0;
    main_basesoc_sdram_dfi_p1_bank <= builder_self7;
    main_basesoc_sdram_dfi_p1_address <= builder_self8;
    main_basesoc_sdram_dfi_p1_cas_n <= (~builder_self9);
    main_basesoc_sdram_dfi_p1_ras_n <= (~builder_self10);
    main_basesoc_sdram_dfi_p1_we_n <= (~builder_self11);
    main_basesoc_sdram_dfi_p1_rddata_en <= builder_self12;
    main_basesoc_sdram_dfi_p1_wrdata_en <= builder_self13;
    main_basesoc_sdram_dfi_p2_cs_n <= 1'd0;
    main_basesoc_sdram_dfi_p2_bank <= builder_self14;
    main_basesoc_sdram_dfi_p2_address <= builder_self15;
    main_basesoc_sdram_dfi_p2_cas_n <= (~builder_self16);
    main_basesoc_sdram_dfi_p2_ras_n <= (~builder_self17);
    main_basesoc_sdram_dfi_p2_we_n <= (~builder_self18);
    main_basesoc_sdram_dfi_p2_rddata_en <= builder_self19;
    main_basesoc_sdram_dfi_p2_wrdata_en <= builder_self20;
    main_basesoc_sdram_dfi_p3_cs_n <= 1'd0;
    main_basesoc_sdram_dfi_p3_bank <= builder_self21;
    main_basesoc_sdram_dfi_p3_address <= builder_self22;
    main_basesoc_sdram_dfi_p3_cas_n <= (~builder_self23);
    main_basesoc_sdram_dfi_p3_ras_n <= (~builder_self24);
    main_basesoc_sdram_dfi_p3_we_n <= (~builder_self25);
    main_basesoc_sdram_dfi_p3_rddata_en <= builder_self26;
    main_basesoc_sdram_dfi_p3_wrdata_en <= builder_self27;
    if (main_basesoc_sdram_trrdcon_valid) begin
        main_basesoc_sdram_trrdcon_count <= 1'd1;
        if (1'd0) begin
            main_basesoc_sdram_trrdcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_trrdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_trrdcon_ready)) begin
            main_basesoc_sdram_trrdcon_count <= (main_basesoc_sdram_trrdcon_count - 1'd1);
            if ((main_basesoc_sdram_trrdcon_count == 1'd1)) begin
                main_basesoc_sdram_trrdcon_ready <= 1'd1;
            end
        end
    end
    main_basesoc_sdram_tfawcon_window <= {main_basesoc_sdram_tfawcon_window, main_basesoc_sdram_tfawcon_valid};
    if ((main_basesoc_sdram_tfawcon_count < 3'd4)) begin
        if ((main_basesoc_sdram_tfawcon_count == 2'd3)) begin
            main_basesoc_sdram_tfawcon_ready <= (~main_basesoc_sdram_tfawcon_valid);
        end else begin
            main_basesoc_sdram_tfawcon_ready <= 1'd1;
        end
    end
    if (main_basesoc_sdram_tccdcon_valid) begin
        main_basesoc_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            main_basesoc_sdram_tccdcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_tccdcon_ready)) begin
            main_basesoc_sdram_tccdcon_count <= (main_basesoc_sdram_tccdcon_count - 1'd1);
            if ((main_basesoc_sdram_tccdcon_count == 1'd1)) begin
                main_basesoc_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (main_basesoc_sdram_twtrcon_valid) begin
        main_basesoc_sdram_twtrcon_count <= 3'd4;
        if (1'd0) begin
            main_basesoc_sdram_twtrcon_ready <= 1'd1;
        end else begin
            main_basesoc_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~main_basesoc_sdram_twtrcon_ready)) begin
            main_basesoc_sdram_twtrcon_count <= (main_basesoc_sdram_twtrcon_count - 1'd1);
            if ((main_basesoc_sdram_twtrcon_count == 1'd1)) begin
                main_basesoc_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    builder_basesoc_multiplexer_state <= builder_basesoc_multiplexer_next_state;
    builder_basesoc_new_master_wdata_ready0 <= ((((((((1'd0 | ((builder_basesoc_roundrobin0_grant == 1'd0) & main_basesoc_sdram_interface_bank0_wdata_ready)) | ((builder_basesoc_roundrobin1_grant == 1'd0) & main_basesoc_sdram_interface_bank1_wdata_ready)) | ((builder_basesoc_roundrobin2_grant == 1'd0) & main_basesoc_sdram_interface_bank2_wdata_ready)) | ((builder_basesoc_roundrobin3_grant == 1'd0) & main_basesoc_sdram_interface_bank3_wdata_ready)) | ((builder_basesoc_roundrobin4_grant == 1'd0) & main_basesoc_sdram_interface_bank4_wdata_ready)) | ((builder_basesoc_roundrobin5_grant == 1'd0) & main_basesoc_sdram_interface_bank5_wdata_ready)) | ((builder_basesoc_roundrobin6_grant == 1'd0) & main_basesoc_sdram_interface_bank6_wdata_ready)) | ((builder_basesoc_roundrobin7_grant == 1'd0) & main_basesoc_sdram_interface_bank7_wdata_ready));
    builder_basesoc_new_master_wdata_ready1 <= builder_basesoc_new_master_wdata_ready0;
    builder_basesoc_new_master_rdata_valid0 <= ((((((((1'd0 | ((builder_basesoc_roundrobin0_grant == 1'd0) & main_basesoc_sdram_interface_bank0_rdata_valid)) | ((builder_basesoc_roundrobin1_grant == 1'd0) & main_basesoc_sdram_interface_bank1_rdata_valid)) | ((builder_basesoc_roundrobin2_grant == 1'd0) & main_basesoc_sdram_interface_bank2_rdata_valid)) | ((builder_basesoc_roundrobin3_grant == 1'd0) & main_basesoc_sdram_interface_bank3_rdata_valid)) | ((builder_basesoc_roundrobin4_grant == 1'd0) & main_basesoc_sdram_interface_bank4_rdata_valid)) | ((builder_basesoc_roundrobin5_grant == 1'd0) & main_basesoc_sdram_interface_bank5_rdata_valid)) | ((builder_basesoc_roundrobin6_grant == 1'd0) & main_basesoc_sdram_interface_bank6_rdata_valid)) | ((builder_basesoc_roundrobin7_grant == 1'd0) & main_basesoc_sdram_interface_bank7_rdata_valid));
    builder_basesoc_new_master_rdata_valid1 <= builder_basesoc_new_master_rdata_valid0;
    builder_basesoc_new_master_rdata_valid2 <= builder_basesoc_new_master_rdata_valid1;
    builder_basesoc_new_master_rdata_valid3 <= builder_basesoc_new_master_rdata_valid2;
    builder_basesoc_new_master_rdata_valid4 <= builder_basesoc_new_master_rdata_valid3;
    builder_basesoc_new_master_rdata_valid5 <= builder_basesoc_new_master_rdata_valid4;
    builder_basesoc_new_master_rdata_valid6 <= builder_basesoc_new_master_rdata_valid5;
    builder_basesoc_new_master_rdata_valid7 <= builder_basesoc_new_master_rdata_valid6;
    builder_basesoc_new_master_rdata_valid8 <= builder_basesoc_new_master_rdata_valid7;
    main_basesoc_adr_offset_r <= main_basesoc_wb_sdram_adr[3:0];
    builder_basesoc_fullmemorywe_state <= builder_basesoc_fullmemorywe_next_state;
    builder_basesoc_litedramwishbone2native_state <= builder_basesoc_litedramwishbone2native_next_state;
    if (main_basesoc_aborted_litedramwishbone2native_next_value_ce) begin
        main_basesoc_aborted <= main_basesoc_aborted_litedramwishbone2native_next_value;
    end
    if (main_done) begin
        main_chaser <= {main_chaser, (~main_chaser[7])};
    end
    if (main_re) begin
        main_mode <= 1'd1;
    end
    if (main_wait) begin
        if ((~main_done)) begin
            main_count <= (main_count - 1'd1);
        end
    end else begin
        main_count <= 23'd7812500;
    end
    builder_basesoc_wishbone2csr_state <= builder_basesoc_wishbone2csr_next_state;
    if (builder_basesoc_dat_w_wishbone2csr_next_value_ce0) begin
        builder_basesoc_dat_w <= builder_basesoc_dat_w_wishbone2csr_next_value0;
    end
    if (builder_basesoc_adr_wishbone2csr_next_value_ce1) begin
        builder_basesoc_adr <= builder_basesoc_adr_wishbone2csr_next_value1;
    end
    if (builder_basesoc_we_wishbone2csr_next_value_ce2) begin
        builder_basesoc_we <= builder_basesoc_we_wishbone2csr_next_value2;
    end
    builder_csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank0_sel) begin
        case (builder_csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_reset0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_scratch0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface0_bank_bus_dat_r <= builder_csr_bankarray_csrbank0_bus_errors_w;
            end
        endcase
    end
    builder_csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank1_sel) begin
        case (builder_csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_rst0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_dly_sel0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_half_sys8x_taps0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_wlevel_en0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_cdly_rst_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_cdly_inc_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_rst_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_inc_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_rdly_dq_bitslip_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dq_rst_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dq_inc_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dqs_rst_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dqs_inc_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dq_bitslip_rst_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= main_k7ddrphy_wdly_dq_bitslip_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_rdphase0_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface1_bank_bus_dat_r <= builder_csr_bankarray_csrbank1_wrphase0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank1_rst0_re) begin
        main_k7ddrphy_rst_storage <= builder_csr_bankarray_csrbank1_rst0_r;
    end
    main_k7ddrphy_rst_re <= builder_csr_bankarray_csrbank1_rst0_re;
    if (builder_csr_bankarray_csrbank1_dly_sel0_re) begin
        main_k7ddrphy_dly_sel_storage[7:0] <= builder_csr_bankarray_csrbank1_dly_sel0_r;
    end
    main_k7ddrphy_dly_sel_re <= builder_csr_bankarray_csrbank1_dly_sel0_re;
    if (builder_csr_bankarray_csrbank1_half_sys8x_taps0_re) begin
        main_k7ddrphy_half_sys8x_taps_storage[4:0] <= builder_csr_bankarray_csrbank1_half_sys8x_taps0_r;
    end
    main_k7ddrphy_half_sys8x_taps_re <= builder_csr_bankarray_csrbank1_half_sys8x_taps0_re;
    if (builder_csr_bankarray_csrbank1_wlevel_en0_re) begin
        main_k7ddrphy_wlevel_en_storage <= builder_csr_bankarray_csrbank1_wlevel_en0_r;
    end
    main_k7ddrphy_wlevel_en_re <= builder_csr_bankarray_csrbank1_wlevel_en0_re;
    if (builder_csr_bankarray_csrbank1_rdphase0_re) begin
        main_k7ddrphy_rdphase_storage[1:0] <= builder_csr_bankarray_csrbank1_rdphase0_r;
    end
    main_k7ddrphy_rdphase_re <= builder_csr_bankarray_csrbank1_rdphase0_re;
    if (builder_csr_bankarray_csrbank1_wrphase0_re) begin
        main_k7ddrphy_wrphase_storage[1:0] <= builder_csr_bankarray_csrbank1_wrphase0_r;
    end
    main_k7ddrphy_wrphase_re <= builder_csr_bankarray_csrbank1_wrphase0_re;
    builder_csr_bankarray_sel_r <= builder_csr_bankarray_sel;
    builder_csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank2_sel) begin
        case (builder_csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface2_bank_bus_dat_r <= builder_csr_bankarray_csrbank2_out0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank2_out0_re) begin
        main_storage[7:0] <= builder_csr_bankarray_csrbank2_out0_r;
    end
    main_re <= builder_csr_bankarray_csrbank2_out0_re;
    builder_csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank3_sel) begin
        case (builder_csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_control0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_basesoc_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_w;
            end
            4'd8: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_w;
            end
            4'd9: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata3_w;
            end
            4'd10: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata2_w;
            end
            4'd11: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata1_w;
            end
            4'd12: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_w;
            end
            4'd13: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_w;
            end
            4'd14: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_basesoc_sdram_phaseinjector1_command_issue_w;
            end
            4'd15: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_w;
            end
            5'd16: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_w;
            end
            5'd17: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_w;
            end
            5'd18: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_w;
            end
            5'd19: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_w;
            end
            5'd20: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_w;
            end
            5'd21: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata3_w;
            end
            5'd22: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata2_w;
            end
            5'd23: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata1_w;
            end
            5'd24: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_w;
            end
            5'd25: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_command0_w;
            end
            5'd26: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_basesoc_sdram_phaseinjector2_command_issue_w;
            end
            5'd27: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_address0_w;
            end
            5'd28: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_w;
            end
            5'd29: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_w;
            end
            5'd30: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_w;
            end
            5'd31: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_w;
            end
            6'd32: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_w;
            end
            6'd33: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata3_w;
            end
            6'd34: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata2_w;
            end
            6'd35: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata1_w;
            end
            6'd36: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_w;
            end
            6'd37: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_command0_w;
            end
            6'd38: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= main_basesoc_sdram_phaseinjector3_command_issue_w;
            end
            6'd39: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_address0_w;
            end
            6'd40: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_w;
            end
            6'd41: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_w;
            end
            6'd42: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_w;
            end
            6'd43: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_w;
            end
            6'd44: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_w;
            end
            6'd45: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata3_w;
            end
            6'd46: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata2_w;
            end
            6'd47: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata1_w;
            end
            6'd48: begin
                builder_csr_bankarray_interface3_bank_bus_dat_r <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank3_dfii_control0_re) begin
        main_basesoc_sdram_storage[3:0] <= builder_csr_bankarray_csrbank3_dfii_control0_r;
    end
    main_basesoc_sdram_re <= builder_csr_bankarray_csrbank3_dfii_control0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_command0_re) begin
        main_basesoc_sdram_phaseinjector0_command_storage[7:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_r;
    end
    main_basesoc_sdram_phaseinjector0_command_re <= builder_csr_bankarray_csrbank3_dfii_pi0_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_address0_re) begin
        main_basesoc_sdram_phaseinjector0_address_storage[13:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_r;
    end
    main_basesoc_sdram_phaseinjector0_address_re <= builder_csr_bankarray_csrbank3_dfii_pi0_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re) begin
        main_basesoc_sdram_phaseinjector0_baddress_storage[2:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_r;
    end
    main_basesoc_sdram_phaseinjector0_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi0_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re) begin
        main_basesoc_sdram_phaseinjector0_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_r;
    end
    main_basesoc_sdram_phaseinjector0_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_wrdata0_re;
    main_basesoc_sdram_phaseinjector0_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi0_rddata0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_command0_re) begin
        main_basesoc_sdram_phaseinjector1_command_storage[7:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_r;
    end
    main_basesoc_sdram_phaseinjector1_command_re <= builder_csr_bankarray_csrbank3_dfii_pi1_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_address0_re) begin
        main_basesoc_sdram_phaseinjector1_address_storage[13:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_r;
    end
    main_basesoc_sdram_phaseinjector1_address_re <= builder_csr_bankarray_csrbank3_dfii_pi1_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re) begin
        main_basesoc_sdram_phaseinjector1_baddress_storage[2:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_r;
    end
    main_basesoc_sdram_phaseinjector1_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi1_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re) begin
        main_basesoc_sdram_phaseinjector1_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_r;
    end
    main_basesoc_sdram_phaseinjector1_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi1_wrdata0_re;
    main_basesoc_sdram_phaseinjector1_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi1_rddata0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_command0_re) begin
        main_basesoc_sdram_phaseinjector2_command_storage[7:0] <= builder_csr_bankarray_csrbank3_dfii_pi2_command0_r;
    end
    main_basesoc_sdram_phaseinjector2_command_re <= builder_csr_bankarray_csrbank3_dfii_pi2_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_address0_re) begin
        main_basesoc_sdram_phaseinjector2_address_storage[13:0] <= builder_csr_bankarray_csrbank3_dfii_pi2_address0_r;
    end
    main_basesoc_sdram_phaseinjector2_address_re <= builder_csr_bankarray_csrbank3_dfii_pi2_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re) begin
        main_basesoc_sdram_phaseinjector2_baddress_storage[2:0] <= builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_r;
    end
    main_basesoc_sdram_phaseinjector2_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi2_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_re) begin
        main_basesoc_sdram_phaseinjector2_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_re) begin
        main_basesoc_sdram_phaseinjector2_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_re) begin
        main_basesoc_sdram_phaseinjector2_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re) begin
        main_basesoc_sdram_phaseinjector2_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_r;
    end
    main_basesoc_sdram_phaseinjector2_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi2_wrdata0_re;
    main_basesoc_sdram_phaseinjector2_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi2_rddata0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_command0_re) begin
        main_basesoc_sdram_phaseinjector3_command_storage[7:0] <= builder_csr_bankarray_csrbank3_dfii_pi3_command0_r;
    end
    main_basesoc_sdram_phaseinjector3_command_re <= builder_csr_bankarray_csrbank3_dfii_pi3_command0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_address0_re) begin
        main_basesoc_sdram_phaseinjector3_address_storage[13:0] <= builder_csr_bankarray_csrbank3_dfii_pi3_address0_r;
    end
    main_basesoc_sdram_phaseinjector3_address_re <= builder_csr_bankarray_csrbank3_dfii_pi3_address0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re) begin
        main_basesoc_sdram_phaseinjector3_baddress_storage[2:0] <= builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_r;
    end
    main_basesoc_sdram_phaseinjector3_baddress_re <= builder_csr_bankarray_csrbank3_dfii_pi3_baddress0_re;
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_re) begin
        main_basesoc_sdram_phaseinjector3_wrdata_storage[127:96] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata3_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_re) begin
        main_basesoc_sdram_phaseinjector3_wrdata_storage[95:64] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata2_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_re) begin
        main_basesoc_sdram_phaseinjector3_wrdata_storage[63:32] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata1_r;
    end
    if (builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re) begin
        main_basesoc_sdram_phaseinjector3_wrdata_storage[31:0] <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_r;
    end
    main_basesoc_sdram_phaseinjector3_wrdata_re <= builder_csr_bankarray_csrbank3_dfii_pi3_wrdata0_re;
    main_basesoc_sdram_phaseinjector3_rddata_re <= builder_csr_bankarray_csrbank3_dfii_pi3_rddata0_re;
    builder_csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank4_sel) begin
        case (builder_csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_load0_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_reload0_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_en0_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_update_value0_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_value_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_status_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_pending_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface4_bank_bus_dat_r <= builder_csr_bankarray_csrbank4_ev_enable0_w;
            end
        endcase
    end
    if (builder_csr_bankarray_csrbank4_load0_re) begin
        main_basesoc_timer_load_storage[31:0] <= builder_csr_bankarray_csrbank4_load0_r;
    end
    main_basesoc_timer_load_re <= builder_csr_bankarray_csrbank4_load0_re;
    if (builder_csr_bankarray_csrbank4_reload0_re) begin
        main_basesoc_timer_reload_storage[31:0] <= builder_csr_bankarray_csrbank4_reload0_r;
    end
    main_basesoc_timer_reload_re <= builder_csr_bankarray_csrbank4_reload0_re;
    if (builder_csr_bankarray_csrbank4_en0_re) begin
        main_basesoc_timer_en_storage <= builder_csr_bankarray_csrbank4_en0_r;
    end
    main_basesoc_timer_en_re <= builder_csr_bankarray_csrbank4_en0_re;
    if (builder_csr_bankarray_csrbank4_update_value0_re) begin
        main_basesoc_timer_update_value_storage <= builder_csr_bankarray_csrbank4_update_value0_r;
    end
    main_basesoc_timer_update_value_re <= builder_csr_bankarray_csrbank4_update_value0_re;
    main_basesoc_timer_value_re <= builder_csr_bankarray_csrbank4_value_re;
    main_basesoc_timer_status_re <= builder_csr_bankarray_csrbank4_ev_status_re;
    if (builder_csr_bankarray_csrbank4_ev_pending_re) begin
        main_basesoc_timer_pending_r <= builder_csr_bankarray_csrbank4_ev_pending_r;
    end
    main_basesoc_timer_pending_re <= builder_csr_bankarray_csrbank4_ev_pending_re;
    if (builder_csr_bankarray_csrbank4_ev_enable0_re) begin
        main_basesoc_timer_enable_storage <= builder_csr_bankarray_csrbank4_ev_enable0_r;
    end
    main_basesoc_timer_enable_re <= builder_csr_bankarray_csrbank4_ev_enable0_re;
    builder_csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (builder_csr_bankarray_csrbank5_sel) begin
        case (builder_csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= main_basesoc_uart_rxtx_w;
            end
            1'd1: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txfull_w;
            end
            2'd2: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxempty_w;
            end
            2'd3: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_status_w;
            end
            3'd4: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_pending_w;
            end
            3'd5: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_ev_enable0_w;
            end
            3'd6: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_txempty_w;
            end
            3'd7: begin
                builder_csr_bankarray_interface5_bank_bus_dat_r <= builder_csr_bankarray_csrbank5_rxfull_w;
            end
        endcase
    end
    main_basesoc_uart_txfull_re <= builder_csr_bankarray_csrbank5_txfull_re;
    main_basesoc_uart_rxempty_re <= builder_csr_bankarray_csrbank5_rxempty_re;
    main_basesoc_uart_status_re <= builder_csr_bankarray_csrbank5_ev_status_re;
    if (builder_csr_bankarray_csrbank5_ev_pending_re) begin
        main_basesoc_uart_pending_r[1:0] <= builder_csr_bankarray_csrbank5_ev_pending_r;
    end
    main_basesoc_uart_pending_re <= builder_csr_bankarray_csrbank5_ev_pending_re;
    if (builder_csr_bankarray_csrbank5_ev_enable0_re) begin
        main_basesoc_uart_enable_storage[1:0] <= builder_csr_bankarray_csrbank5_ev_enable0_r;
    end
    main_basesoc_uart_enable_re <= builder_csr_bankarray_csrbank5_ev_enable0_re;
    main_basesoc_uart_txempty_re <= builder_csr_bankarray_csrbank5_txempty_re;
    main_basesoc_uart_rxfull_re <= builder_csr_bankarray_csrbank5_rxfull_re;
    if (sys_rst) begin
        main_basesoc_reset_storage <= 2'd0;
        main_basesoc_reset_re <= 1'd0;
        main_basesoc_scratch_storage <= 32'd305419896;
        main_basesoc_scratch_re <= 1'd0;
        main_basesoc_bus_errors_re <= 1'd0;
        main_basesoc_bus_errors <= 32'd0;
        main_basesoc_basesoc_ram_bus_ack <= 1'd0;
        main_basesoc_ram_bus_ram_bus_ack <= 1'd0;
        serial_tx <= 1'd1;
        main_basesoc_tx_tick <= 1'd0;
        main_basesoc_rx_tick <= 1'd0;
        main_basesoc_rx_rx_d <= 1'd0;
        main_basesoc_uart_txfull_re <= 1'd0;
        main_basesoc_uart_rxempty_re <= 1'd0;
        main_basesoc_uart_tx_pending <= 1'd0;
        main_basesoc_uart_tx_trigger_d <= 1'd0;
        main_basesoc_uart_rx_pending <= 1'd0;
        main_basesoc_uart_rx_trigger_d <= 1'd0;
        main_basesoc_uart_status_re <= 1'd0;
        main_basesoc_uart_pending_re <= 1'd0;
        main_basesoc_uart_pending_r <= 2'd0;
        main_basesoc_uart_enable_storage <= 2'd0;
        main_basesoc_uart_enable_re <= 1'd0;
        main_basesoc_uart_txempty_re <= 1'd0;
        main_basesoc_uart_rxfull_re <= 1'd0;
        main_basesoc_uart_tx_fifo_readable <= 1'd0;
        main_basesoc_uart_tx_fifo_level0 <= 5'd0;
        main_basesoc_uart_tx_fifo_produce <= 4'd0;
        main_basesoc_uart_tx_fifo_consume <= 4'd0;
        main_basesoc_uart_rx_fifo_readable <= 1'd0;
        main_basesoc_uart_rx_fifo_level0 <= 5'd0;
        main_basesoc_uart_rx_fifo_produce <= 4'd0;
        main_basesoc_uart_rx_fifo_consume <= 4'd0;
        main_basesoc_timer_load_storage <= 32'd0;
        main_basesoc_timer_load_re <= 1'd0;
        main_basesoc_timer_reload_storage <= 32'd0;
        main_basesoc_timer_reload_re <= 1'd0;
        main_basesoc_timer_en_storage <= 1'd0;
        main_basesoc_timer_en_re <= 1'd0;
        main_basesoc_timer_update_value_storage <= 1'd0;
        main_basesoc_timer_update_value_re <= 1'd0;
        main_basesoc_timer_value_status <= 32'd0;
        main_basesoc_timer_value_re <= 1'd0;
        main_basesoc_timer_zero_pending <= 1'd0;
        main_basesoc_timer_zero_trigger_d <= 1'd0;
        main_basesoc_timer_status_re <= 1'd0;
        main_basesoc_timer_pending_re <= 1'd0;
        main_basesoc_timer_pending_r <= 1'd0;
        main_basesoc_timer_enable_storage <= 1'd0;
        main_basesoc_timer_enable_re <= 1'd0;
        main_basesoc_timer_value <= 32'd0;
        main_k7ddrphy_rst_storage <= 1'd0;
        main_k7ddrphy_rst_re <= 1'd0;
        main_k7ddrphy_dly_sel_storage <= 8'd0;
        main_k7ddrphy_dly_sel_re <= 1'd0;
        main_k7ddrphy_half_sys8x_taps_storage <= 5'd6;
        main_k7ddrphy_half_sys8x_taps_re <= 1'd0;
        main_k7ddrphy_wlevel_en_storage <= 1'd0;
        main_k7ddrphy_wlevel_en_re <= 1'd0;
        main_k7ddrphy_rdphase_storage <= 2'd1;
        main_k7ddrphy_rdphase_re <= 1'd0;
        main_k7ddrphy_wrphase_storage <= 2'd2;
        main_k7ddrphy_wrphase_re <= 1'd0;
        main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_k7ddrphy_bitslip0_value0 <= 3'd7;
        main_k7ddrphy_bitslip1_value0 <= 3'd7;
        main_k7ddrphy_bitslip2_value0 <= 3'd7;
        main_k7ddrphy_bitslip3_value0 <= 3'd7;
        main_k7ddrphy_bitslip4_value0 <= 3'd7;
        main_k7ddrphy_bitslip5_value0 <= 3'd7;
        main_k7ddrphy_bitslip6_value0 <= 3'd7;
        main_k7ddrphy_bitslip7_value0 <= 3'd7;
        main_k7ddrphy_bitslip0_value1 <= 3'd7;
        main_k7ddrphy_bitslip1_value1 <= 3'd7;
        main_k7ddrphy_bitslip2_value1 <= 3'd7;
        main_k7ddrphy_bitslip3_value1 <= 3'd7;
        main_k7ddrphy_bitslip4_value1 <= 3'd7;
        main_k7ddrphy_bitslip5_value1 <= 3'd7;
        main_k7ddrphy_bitslip6_value1 <= 3'd7;
        main_k7ddrphy_bitslip7_value1 <= 3'd7;
        main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline0 <= 1'd0;
        main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1 <= 1'd0;
        main_k7ddrphy_bitslip0_value2 <= 3'd7;
        main_k7ddrphy_bitslip0_value3 <= 3'd7;
        main_k7ddrphy_bitslip1_value2 <= 3'd7;
        main_k7ddrphy_bitslip1_value3 <= 3'd7;
        main_k7ddrphy_bitslip2_value2 <= 3'd7;
        main_k7ddrphy_bitslip2_value3 <= 3'd7;
        main_k7ddrphy_bitslip3_value2 <= 3'd7;
        main_k7ddrphy_bitslip3_value3 <= 3'd7;
        main_k7ddrphy_bitslip4_value2 <= 3'd7;
        main_k7ddrphy_bitslip4_value3 <= 3'd7;
        main_k7ddrphy_bitslip5_value2 <= 3'd7;
        main_k7ddrphy_bitslip5_value3 <= 3'd7;
        main_k7ddrphy_bitslip6_value2 <= 3'd7;
        main_k7ddrphy_bitslip6_value3 <= 3'd7;
        main_k7ddrphy_bitslip7_value2 <= 3'd7;
        main_k7ddrphy_bitslip7_value3 <= 3'd7;
        main_k7ddrphy_bitslip8_value0 <= 3'd7;
        main_k7ddrphy_bitslip8_value1 <= 3'd7;
        main_k7ddrphy_bitslip9_value0 <= 3'd7;
        main_k7ddrphy_bitslip9_value1 <= 3'd7;
        main_k7ddrphy_bitslip10_value0 <= 3'd7;
        main_k7ddrphy_bitslip10_value1 <= 3'd7;
        main_k7ddrphy_bitslip11_value0 <= 3'd7;
        main_k7ddrphy_bitslip11_value1 <= 3'd7;
        main_k7ddrphy_bitslip12_value0 <= 3'd7;
        main_k7ddrphy_bitslip12_value1 <= 3'd7;
        main_k7ddrphy_bitslip13_value0 <= 3'd7;
        main_k7ddrphy_bitslip13_value1 <= 3'd7;
        main_k7ddrphy_bitslip14_value0 <= 3'd7;
        main_k7ddrphy_bitslip14_value1 <= 3'd7;
        main_k7ddrphy_bitslip15_value0 <= 3'd7;
        main_k7ddrphy_bitslip15_value1 <= 3'd7;
        main_k7ddrphy_bitslip16_value0 <= 3'd7;
        main_k7ddrphy_bitslip16_value1 <= 3'd7;
        main_k7ddrphy_bitslip17_value0 <= 3'd7;
        main_k7ddrphy_bitslip17_value1 <= 3'd7;
        main_k7ddrphy_bitslip18_value0 <= 3'd7;
        main_k7ddrphy_bitslip18_value1 <= 3'd7;
        main_k7ddrphy_bitslip19_value0 <= 3'd7;
        main_k7ddrphy_bitslip19_value1 <= 3'd7;
        main_k7ddrphy_bitslip20_value0 <= 3'd7;
        main_k7ddrphy_bitslip20_value1 <= 3'd7;
        main_k7ddrphy_bitslip21_value0 <= 3'd7;
        main_k7ddrphy_bitslip21_value1 <= 3'd7;
        main_k7ddrphy_bitslip22_value0 <= 3'd7;
        main_k7ddrphy_bitslip22_value1 <= 3'd7;
        main_k7ddrphy_bitslip23_value0 <= 3'd7;
        main_k7ddrphy_bitslip23_value1 <= 3'd7;
        main_k7ddrphy_bitslip24_value0 <= 3'd7;
        main_k7ddrphy_bitslip24_value1 <= 3'd7;
        main_k7ddrphy_bitslip25_value0 <= 3'd7;
        main_k7ddrphy_bitslip25_value1 <= 3'd7;
        main_k7ddrphy_bitslip26_value0 <= 3'd7;
        main_k7ddrphy_bitslip26_value1 <= 3'd7;
        main_k7ddrphy_bitslip27_value0 <= 3'd7;
        main_k7ddrphy_bitslip27_value1 <= 3'd7;
        main_k7ddrphy_bitslip28_value0 <= 3'd7;
        main_k7ddrphy_bitslip28_value1 <= 3'd7;
        main_k7ddrphy_bitslip29_value0 <= 3'd7;
        main_k7ddrphy_bitslip29_value1 <= 3'd7;
        main_k7ddrphy_bitslip30_value0 <= 3'd7;
        main_k7ddrphy_bitslip30_value1 <= 3'd7;
        main_k7ddrphy_bitslip31_value0 <= 3'd7;
        main_k7ddrphy_bitslip31_value1 <= 3'd7;
        main_k7ddrphy_bitslip32_value0 <= 3'd7;
        main_k7ddrphy_bitslip32_value1 <= 3'd7;
        main_k7ddrphy_bitslip33_value0 <= 3'd7;
        main_k7ddrphy_bitslip33_value1 <= 3'd7;
        main_k7ddrphy_bitslip34_value0 <= 3'd7;
        main_k7ddrphy_bitslip34_value1 <= 3'd7;
        main_k7ddrphy_bitslip35_value0 <= 3'd7;
        main_k7ddrphy_bitslip35_value1 <= 3'd7;
        main_k7ddrphy_bitslip36_value0 <= 3'd7;
        main_k7ddrphy_bitslip36_value1 <= 3'd7;
        main_k7ddrphy_bitslip37_value0 <= 3'd7;
        main_k7ddrphy_bitslip37_value1 <= 3'd7;
        main_k7ddrphy_bitslip38_value0 <= 3'd7;
        main_k7ddrphy_bitslip38_value1 <= 3'd7;
        main_k7ddrphy_bitslip39_value0 <= 3'd7;
        main_k7ddrphy_bitslip39_value1 <= 3'd7;
        main_k7ddrphy_bitslip40_value0 <= 3'd7;
        main_k7ddrphy_bitslip40_value1 <= 3'd7;
        main_k7ddrphy_bitslip41_value0 <= 3'd7;
        main_k7ddrphy_bitslip41_value1 <= 3'd7;
        main_k7ddrphy_bitslip42_value0 <= 3'd7;
        main_k7ddrphy_bitslip42_value1 <= 3'd7;
        main_k7ddrphy_bitslip43_value0 <= 3'd7;
        main_k7ddrphy_bitslip43_value1 <= 3'd7;
        main_k7ddrphy_bitslip44_value0 <= 3'd7;
        main_k7ddrphy_bitslip44_value1 <= 3'd7;
        main_k7ddrphy_bitslip45_value0 <= 3'd7;
        main_k7ddrphy_bitslip45_value1 <= 3'd7;
        main_k7ddrphy_bitslip46_value0 <= 3'd7;
        main_k7ddrphy_bitslip46_value1 <= 3'd7;
        main_k7ddrphy_bitslip47_value0 <= 3'd7;
        main_k7ddrphy_bitslip47_value1 <= 3'd7;
        main_k7ddrphy_bitslip48_value0 <= 3'd7;
        main_k7ddrphy_bitslip48_value1 <= 3'd7;
        main_k7ddrphy_bitslip49_value0 <= 3'd7;
        main_k7ddrphy_bitslip49_value1 <= 3'd7;
        main_k7ddrphy_bitslip50_value0 <= 3'd7;
        main_k7ddrphy_bitslip50_value1 <= 3'd7;
        main_k7ddrphy_bitslip51_value0 <= 3'd7;
        main_k7ddrphy_bitslip51_value1 <= 3'd7;
        main_k7ddrphy_bitslip52_value0 <= 3'd7;
        main_k7ddrphy_bitslip52_value1 <= 3'd7;
        main_k7ddrphy_bitslip53_value0 <= 3'd7;
        main_k7ddrphy_bitslip53_value1 <= 3'd7;
        main_k7ddrphy_bitslip54_value0 <= 3'd7;
        main_k7ddrphy_bitslip54_value1 <= 3'd7;
        main_k7ddrphy_bitslip55_value0 <= 3'd7;
        main_k7ddrphy_bitslip55_value1 <= 3'd7;
        main_k7ddrphy_bitslip56_value0 <= 3'd7;
        main_k7ddrphy_bitslip56_value1 <= 3'd7;
        main_k7ddrphy_bitslip57_value0 <= 3'd7;
        main_k7ddrphy_bitslip57_value1 <= 3'd7;
        main_k7ddrphy_bitslip58_value0 <= 3'd7;
        main_k7ddrphy_bitslip58_value1 <= 3'd7;
        main_k7ddrphy_bitslip59_value0 <= 3'd7;
        main_k7ddrphy_bitslip59_value1 <= 3'd7;
        main_k7ddrphy_bitslip60_value0 <= 3'd7;
        main_k7ddrphy_bitslip60_value1 <= 3'd7;
        main_k7ddrphy_bitslip61_value0 <= 3'd7;
        main_k7ddrphy_bitslip61_value1 <= 3'd7;
        main_k7ddrphy_bitslip62_value0 <= 3'd7;
        main_k7ddrphy_bitslip62_value1 <= 3'd7;
        main_k7ddrphy_bitslip63_value0 <= 3'd7;
        main_k7ddrphy_bitslip63_value1 <= 3'd7;
        main_k7ddrphy_dqs_bitslip_tappeddelayline0 <= 1'd0;
        main_k7ddrphy_dqs_bitslip_tappeddelayline1 <= 1'd0;
        main_k7ddrphy_dqs_bitslip_tappeddelayline2 <= 1'd0;
        main_k7ddrphy_dqs_bitslip_tappeddelayline3 <= 1'd0;
        main_k7ddrphy_dqs_bitslip_tappeddelayline4 <= 1'd0;
        main_k7ddrphy_dqs_bitslip_tappeddelayline5 <= 1'd0;
        main_k7ddrphy_dqs_bitslip_tappeddelayline6 <= 1'd0;
        main_k7ddrphy_dqs_bitslip_tappeddelayline7 <= 1'd0;
        main_k7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        main_k7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        main_k7ddrphy_wrdata_en_tappeddelayline2 <= 1'd0;
        main_basesoc_sdram_storage <= 4'd1;
        main_basesoc_sdram_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_command_storage <= 8'd0;
        main_basesoc_sdram_phaseinjector0_command_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_address_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_baddress_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_wrdata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector0_rddata_status <= 128'd0;
        main_basesoc_sdram_phaseinjector0_rddata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_command_storage <= 8'd0;
        main_basesoc_sdram_phaseinjector1_command_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_address_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_baddress_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_wrdata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector1_rddata_status <= 128'd0;
        main_basesoc_sdram_phaseinjector1_rddata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector2_command_storage <= 8'd0;
        main_basesoc_sdram_phaseinjector2_command_re <= 1'd0;
        main_basesoc_sdram_phaseinjector2_address_re <= 1'd0;
        main_basesoc_sdram_phaseinjector2_baddress_re <= 1'd0;
        main_basesoc_sdram_phaseinjector2_wrdata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector2_rddata_status <= 128'd0;
        main_basesoc_sdram_phaseinjector2_rddata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector3_command_storage <= 8'd0;
        main_basesoc_sdram_phaseinjector3_command_re <= 1'd0;
        main_basesoc_sdram_phaseinjector3_address_re <= 1'd0;
        main_basesoc_sdram_phaseinjector3_baddress_re <= 1'd0;
        main_basesoc_sdram_phaseinjector3_wrdata_re <= 1'd0;
        main_basesoc_sdram_phaseinjector3_rddata_status <= 128'd0;
        main_basesoc_sdram_phaseinjector3_rddata_re <= 1'd0;
        main_basesoc_sdram_dfi_p0_address <= 14'd0;
        main_basesoc_sdram_dfi_p0_bank <= 3'd0;
        main_basesoc_sdram_dfi_p0_cas_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_cs_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_ras_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_we_n <= 1'd1;
        main_basesoc_sdram_dfi_p0_wrdata_en <= 1'd0;
        main_basesoc_sdram_dfi_p0_rddata_en <= 1'd0;
        main_basesoc_sdram_dfi_p1_address <= 14'd0;
        main_basesoc_sdram_dfi_p1_bank <= 3'd0;
        main_basesoc_sdram_dfi_p1_cas_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_cs_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_ras_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_we_n <= 1'd1;
        main_basesoc_sdram_dfi_p1_wrdata_en <= 1'd0;
        main_basesoc_sdram_dfi_p1_rddata_en <= 1'd0;
        main_basesoc_sdram_dfi_p2_address <= 14'd0;
        main_basesoc_sdram_dfi_p2_bank <= 3'd0;
        main_basesoc_sdram_dfi_p2_cas_n <= 1'd1;
        main_basesoc_sdram_dfi_p2_cs_n <= 1'd1;
        main_basesoc_sdram_dfi_p2_ras_n <= 1'd1;
        main_basesoc_sdram_dfi_p2_we_n <= 1'd1;
        main_basesoc_sdram_dfi_p2_wrdata_en <= 1'd0;
        main_basesoc_sdram_dfi_p2_rddata_en <= 1'd0;
        main_basesoc_sdram_dfi_p3_address <= 14'd0;
        main_basesoc_sdram_dfi_p3_bank <= 3'd0;
        main_basesoc_sdram_dfi_p3_cas_n <= 1'd1;
        main_basesoc_sdram_dfi_p3_cs_n <= 1'd1;
        main_basesoc_sdram_dfi_p3_ras_n <= 1'd1;
        main_basesoc_sdram_dfi_p3_we_n <= 1'd1;
        main_basesoc_sdram_dfi_p3_wrdata_en <= 1'd0;
        main_basesoc_sdram_dfi_p3_rddata_en <= 1'd0;
        main_basesoc_sdram_cmd_payload_a <= 14'd0;
        main_basesoc_sdram_cmd_payload_ba <= 3'd0;
        main_basesoc_sdram_cmd_payload_cas <= 1'd0;
        main_basesoc_sdram_cmd_payload_ras <= 1'd0;
        main_basesoc_sdram_cmd_payload_we <= 1'd0;
        main_basesoc_sdram_timer_count1 <= 10'd976;
        main_basesoc_sdram_postponer_req_o <= 1'd0;
        main_basesoc_sdram_postponer_count <= 1'd0;
        main_basesoc_sdram_sequencer_done1 <= 1'd0;
        main_basesoc_sdram_sequencer_trigger <= 5'd0;
        main_basesoc_sdram_sequencer_count <= 1'd0;
        main_basesoc_sdram_zqcs_timer_count1 <= 27'd124999999;
        main_basesoc_sdram_zqcs_executer_done <= 1'd0;
        main_basesoc_sdram_zqcs_executer_trigger <= 5'd0;
        main_basesoc_sdram_bankmachine0_level <= 4'd0;
        main_basesoc_sdram_bankmachine0_produce <= 3'd0;
        main_basesoc_sdram_bankmachine0_consume <= 3'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine0_row <= 14'd0;
        main_basesoc_sdram_bankmachine0_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine0_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine0_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine0_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine0_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine0_trascon_count <= 3'd0;
        main_basesoc_sdram_bankmachine1_level <= 4'd0;
        main_basesoc_sdram_bankmachine1_produce <= 3'd0;
        main_basesoc_sdram_bankmachine1_consume <= 3'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine1_row <= 14'd0;
        main_basesoc_sdram_bankmachine1_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine1_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine1_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine1_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine1_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine1_trascon_count <= 3'd0;
        main_basesoc_sdram_bankmachine2_level <= 4'd0;
        main_basesoc_sdram_bankmachine2_produce <= 3'd0;
        main_basesoc_sdram_bankmachine2_consume <= 3'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine2_row <= 14'd0;
        main_basesoc_sdram_bankmachine2_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine2_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine2_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine2_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine2_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine2_trascon_count <= 3'd0;
        main_basesoc_sdram_bankmachine3_level <= 4'd0;
        main_basesoc_sdram_bankmachine3_produce <= 3'd0;
        main_basesoc_sdram_bankmachine3_consume <= 3'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine3_row <= 14'd0;
        main_basesoc_sdram_bankmachine3_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine3_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine3_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine3_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine3_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine3_trascon_count <= 3'd0;
        main_basesoc_sdram_bankmachine4_level <= 4'd0;
        main_basesoc_sdram_bankmachine4_produce <= 3'd0;
        main_basesoc_sdram_bankmachine4_consume <= 3'd0;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine4_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine4_row <= 14'd0;
        main_basesoc_sdram_bankmachine4_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine4_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine4_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine4_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine4_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine4_trascon_count <= 3'd0;
        main_basesoc_sdram_bankmachine5_level <= 4'd0;
        main_basesoc_sdram_bankmachine5_produce <= 3'd0;
        main_basesoc_sdram_bankmachine5_consume <= 3'd0;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine5_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine5_row <= 14'd0;
        main_basesoc_sdram_bankmachine5_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine5_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine5_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine5_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine5_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine5_trascon_count <= 3'd0;
        main_basesoc_sdram_bankmachine6_level <= 4'd0;
        main_basesoc_sdram_bankmachine6_produce <= 3'd0;
        main_basesoc_sdram_bankmachine6_consume <= 3'd0;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine6_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine6_row <= 14'd0;
        main_basesoc_sdram_bankmachine6_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine6_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine6_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine6_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine6_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine6_trascon_count <= 3'd0;
        main_basesoc_sdram_bankmachine7_level <= 4'd0;
        main_basesoc_sdram_bankmachine7_produce <= 3'd0;
        main_basesoc_sdram_bankmachine7_consume <= 3'd0;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        main_basesoc_sdram_bankmachine7_pipe_valid_source_payload_addr <= 21'd0;
        main_basesoc_sdram_bankmachine7_row <= 14'd0;
        main_basesoc_sdram_bankmachine7_row_opened <= 1'd0;
        main_basesoc_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine7_twtpcon_count <= 3'd0;
        main_basesoc_sdram_bankmachine7_trccon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine7_trccon_count <= 3'd0;
        main_basesoc_sdram_bankmachine7_trascon_ready <= 1'd0;
        main_basesoc_sdram_bankmachine7_trascon_count <= 3'd0;
        main_basesoc_sdram_choose_cmd_grant <= 3'd0;
        main_basesoc_sdram_choose_req_grant <= 3'd0;
        main_basesoc_sdram_trrdcon_ready <= 1'd0;
        main_basesoc_sdram_trrdcon_count <= 1'd0;
        main_basesoc_sdram_tfawcon_ready <= 1'd1;
        main_basesoc_sdram_tfawcon_window <= 5'd0;
        main_basesoc_sdram_tccdcon_ready <= 1'd0;
        main_basesoc_sdram_tccdcon_count <= 1'd0;
        main_basesoc_sdram_twtrcon_ready <= 1'd0;
        main_basesoc_sdram_twtrcon_count <= 3'd0;
        main_basesoc_sdram_time0 <= 5'd0;
        main_basesoc_sdram_time1 <= 4'd0;
        main_basesoc_aborted <= 1'd0;
        main_storage <= 8'd0;
        main_re <= 1'd0;
        main_chaser <= 8'd0;
        main_mode <= 1'd0;
        main_count <= 23'd7812500;
        builder_basesoc_we <= 1'd0;
        builder_grant <= 1'd0;
        builder_slaves <= 4'd0;
        builder_count <= 20'd1000000;
        builder_csr_bankarray_sel_r <= 1'd0;
        builder_basesoc_rs232phytx_state <= 1'd0;
        builder_basesoc_rs232phyrx_state <= 1'd0;
        builder_basesoc_refresher_state <= 2'd0;
        builder_basesoc_bankmachine0_state <= 4'd0;
        builder_basesoc_bankmachine1_state <= 4'd0;
        builder_basesoc_bankmachine2_state <= 4'd0;
        builder_basesoc_bankmachine3_state <= 4'd0;
        builder_basesoc_bankmachine4_state <= 4'd0;
        builder_basesoc_bankmachine5_state <= 4'd0;
        builder_basesoc_bankmachine6_state <= 4'd0;
        builder_basesoc_bankmachine7_state <= 4'd0;
        builder_basesoc_multiplexer_state <= 4'd0;
        builder_basesoc_new_master_wdata_ready0 <= 1'd0;
        builder_basesoc_new_master_wdata_ready1 <= 1'd0;
        builder_basesoc_new_master_rdata_valid0 <= 1'd0;
        builder_basesoc_new_master_rdata_valid1 <= 1'd0;
        builder_basesoc_new_master_rdata_valid2 <= 1'd0;
        builder_basesoc_new_master_rdata_valid3 <= 1'd0;
        builder_basesoc_new_master_rdata_valid4 <= 1'd0;
        builder_basesoc_new_master_rdata_valid5 <= 1'd0;
        builder_basesoc_new_master_rdata_valid6 <= 1'd0;
        builder_basesoc_new_master_rdata_valid7 <= 1'd0;
        builder_basesoc_new_master_rdata_valid8 <= 1'd0;
        builder_basesoc_fullmemorywe_state <= 2'd0;
        builder_basesoc_litedramwishbone2native_state <= 2'd0;
        builder_basesoc_wishbone2csr_state <= 2'd0;
    end
    builder_regs0 <= serial_rx;
    builder_regs1 <= builder_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

BUFG BUFG(
	.I(main_crg_clkout0),
	.O(main_crg_clkout_buf0)
);

BUFG BUFG_1(
	.I(main_crg_clkout1),
	.O(main_crg_clkout_buf1)
);

BUFG BUFG_2(
	.I(main_crg_clkout2),
	.O(main_crg_clkout_buf2)
);

IDELAYCTRL IDELAYCTRL(
	.REFCLK(idelay_clk),
	.RST(main_crg_ic_reset)
);

//------------------------------------------------------------------------------
// Memory rom: 8400-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:8399];
initial begin
	$readmemh("xilinx_kc705_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[main_basesoc_basesoc_adr];
end
assign main_basesoc_basesoc_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("xilinx_kc705_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_ram_we[0])
		sram[main_basesoc_ram_adr][7:0] <= main_basesoc_ram_dat_w[7:0];
	if (main_basesoc_ram_we[1])
		sram[main_basesoc_ram_adr][15:8] <= main_basesoc_ram_dat_w[15:8];
	if (main_basesoc_ram_we[2])
		sram[main_basesoc_ram_adr][23:16] <= main_basesoc_ram_dat_w[23:16];
	if (main_basesoc_ram_we[3])
		sram[main_basesoc_ram_adr][31:24] <= main_basesoc_ram_dat_w[31:24];
	sram_adr0 <= main_basesoc_ram_adr;
end
assign main_basesoc_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory mem: 46-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:45];
initial begin
	$readmemh("xilinx_kc705_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= builder_csr_bankarray_adr;
end
assign builder_csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_wrport_we)
		storage[main_basesoc_uart_tx_fifo_wrport_adr] <= main_basesoc_uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[main_basesoc_uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[main_basesoc_uart_tx_fifo_rdport_adr];
end
assign main_basesoc_uart_tx_fifo_wrport_dat_r = storage_dat0;
assign main_basesoc_uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_wrport_we)
		storage_1[main_basesoc_uart_rx_fifo_wrport_adr] <= main_basesoc_uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[main_basesoc_uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (main_basesoc_uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[main_basesoc_uart_rx_fifo_rdport_adr];
end
assign main_basesoc_uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign main_basesoc_uart_rx_fifo_rdport_dat_r = storage_1_dat1;


OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(1'd0),
	.D2(1'd1),
	.D3(1'd0),
	.D4(1'd1),
	.D5(1'd0),
	.D6(1'd1),
	.D7(1'd0),
	.D8(1'd1),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_sd_clk_se_nodelay)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_sd_clk_se_delayed),
	.ODATAIN(main_k7ddrphy_sd_clk_se_nodelay)
);

OBUFDS OBUFDS(
	.I(main_k7ddrphy_sd_clk_se_delayed),
	.O(ddram_clk_p),
	.OB(ddram_clk_n)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_1 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_reset_n),
	.D2(main_k7ddrphy_dfi_p0_reset_n),
	.D3(main_k7ddrphy_dfi_p1_reset_n),
	.D4(main_k7ddrphy_dfi_p1_reset_n),
	.D5(main_k7ddrphy_dfi_p2_reset_n),
	.D6(main_k7ddrphy_dfi_p2_reset_n),
	.D7(main_k7ddrphy_dfi_p3_reset_n),
	.D8(main_k7ddrphy_dfi_p3_reset_n),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_1 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_reset_n),
	.ODATAIN(main_k7ddrphy_oq0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_2 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_cs_n),
	.D2(main_k7ddrphy_dfi_p0_cs_n),
	.D3(main_k7ddrphy_dfi_p1_cs_n),
	.D4(main_k7ddrphy_dfi_p1_cs_n),
	.D5(main_k7ddrphy_dfi_p2_cs_n),
	.D6(main_k7ddrphy_dfi_p2_cs_n),
	.D7(main_k7ddrphy_dfi_p3_cs_n),
	.D8(main_k7ddrphy_dfi_p3_cs_n),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_2 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cs_n),
	.ODATAIN(main_k7ddrphy_oq1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_3 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[0]),
	.D2(main_k7ddrphy_dfi_p0_address[0]),
	.D3(main_k7ddrphy_dfi_p1_address[0]),
	.D4(main_k7ddrphy_dfi_p1_address[0]),
	.D5(main_k7ddrphy_dfi_p2_address[0]),
	.D6(main_k7ddrphy_dfi_p2_address[0]),
	.D7(main_k7ddrphy_dfi_p3_address[0]),
	.D8(main_k7ddrphy_dfi_p3_address[0]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_3 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[0]),
	.ODATAIN(main_k7ddrphy_oq2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_4 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[1]),
	.D2(main_k7ddrphy_dfi_p0_address[1]),
	.D3(main_k7ddrphy_dfi_p1_address[1]),
	.D4(main_k7ddrphy_dfi_p1_address[1]),
	.D5(main_k7ddrphy_dfi_p2_address[1]),
	.D6(main_k7ddrphy_dfi_p2_address[1]),
	.D7(main_k7ddrphy_dfi_p3_address[1]),
	.D8(main_k7ddrphy_dfi_p3_address[1]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_4 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[1]),
	.ODATAIN(main_k7ddrphy_oq3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_5 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[2]),
	.D2(main_k7ddrphy_dfi_p0_address[2]),
	.D3(main_k7ddrphy_dfi_p1_address[2]),
	.D4(main_k7ddrphy_dfi_p1_address[2]),
	.D5(main_k7ddrphy_dfi_p2_address[2]),
	.D6(main_k7ddrphy_dfi_p2_address[2]),
	.D7(main_k7ddrphy_dfi_p3_address[2]),
	.D8(main_k7ddrphy_dfi_p3_address[2]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_5 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[2]),
	.ODATAIN(main_k7ddrphy_oq4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_6 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[3]),
	.D2(main_k7ddrphy_dfi_p0_address[3]),
	.D3(main_k7ddrphy_dfi_p1_address[3]),
	.D4(main_k7ddrphy_dfi_p1_address[3]),
	.D5(main_k7ddrphy_dfi_p2_address[3]),
	.D6(main_k7ddrphy_dfi_p2_address[3]),
	.D7(main_k7ddrphy_dfi_p3_address[3]),
	.D8(main_k7ddrphy_dfi_p3_address[3]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_6 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[3]),
	.ODATAIN(main_k7ddrphy_oq5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_7 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[4]),
	.D2(main_k7ddrphy_dfi_p0_address[4]),
	.D3(main_k7ddrphy_dfi_p1_address[4]),
	.D4(main_k7ddrphy_dfi_p1_address[4]),
	.D5(main_k7ddrphy_dfi_p2_address[4]),
	.D6(main_k7ddrphy_dfi_p2_address[4]),
	.D7(main_k7ddrphy_dfi_p3_address[4]),
	.D8(main_k7ddrphy_dfi_p3_address[4]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_7 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[4]),
	.ODATAIN(main_k7ddrphy_oq6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_8 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[5]),
	.D2(main_k7ddrphy_dfi_p0_address[5]),
	.D3(main_k7ddrphy_dfi_p1_address[5]),
	.D4(main_k7ddrphy_dfi_p1_address[5]),
	.D5(main_k7ddrphy_dfi_p2_address[5]),
	.D6(main_k7ddrphy_dfi_p2_address[5]),
	.D7(main_k7ddrphy_dfi_p3_address[5]),
	.D8(main_k7ddrphy_dfi_p3_address[5]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq7)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_8 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[5]),
	.ODATAIN(main_k7ddrphy_oq7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_9 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[6]),
	.D2(main_k7ddrphy_dfi_p0_address[6]),
	.D3(main_k7ddrphy_dfi_p1_address[6]),
	.D4(main_k7ddrphy_dfi_p1_address[6]),
	.D5(main_k7ddrphy_dfi_p2_address[6]),
	.D6(main_k7ddrphy_dfi_p2_address[6]),
	.D7(main_k7ddrphy_dfi_p3_address[6]),
	.D8(main_k7ddrphy_dfi_p3_address[6]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq8)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_9 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[6]),
	.ODATAIN(main_k7ddrphy_oq8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_10 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[7]),
	.D2(main_k7ddrphy_dfi_p0_address[7]),
	.D3(main_k7ddrphy_dfi_p1_address[7]),
	.D4(main_k7ddrphy_dfi_p1_address[7]),
	.D5(main_k7ddrphy_dfi_p2_address[7]),
	.D6(main_k7ddrphy_dfi_p2_address[7]),
	.D7(main_k7ddrphy_dfi_p3_address[7]),
	.D8(main_k7ddrphy_dfi_p3_address[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq9)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_10 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[7]),
	.ODATAIN(main_k7ddrphy_oq9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_11 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[8]),
	.D2(main_k7ddrphy_dfi_p0_address[8]),
	.D3(main_k7ddrphy_dfi_p1_address[8]),
	.D4(main_k7ddrphy_dfi_p1_address[8]),
	.D5(main_k7ddrphy_dfi_p2_address[8]),
	.D6(main_k7ddrphy_dfi_p2_address[8]),
	.D7(main_k7ddrphy_dfi_p3_address[8]),
	.D8(main_k7ddrphy_dfi_p3_address[8]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq10)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_11 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[8]),
	.ODATAIN(main_k7ddrphy_oq10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_12 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[9]),
	.D2(main_k7ddrphy_dfi_p0_address[9]),
	.D3(main_k7ddrphy_dfi_p1_address[9]),
	.D4(main_k7ddrphy_dfi_p1_address[9]),
	.D5(main_k7ddrphy_dfi_p2_address[9]),
	.D6(main_k7ddrphy_dfi_p2_address[9]),
	.D7(main_k7ddrphy_dfi_p3_address[9]),
	.D8(main_k7ddrphy_dfi_p3_address[9]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq11)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_12 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[9]),
	.ODATAIN(main_k7ddrphy_oq11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_13 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[10]),
	.D2(main_k7ddrphy_dfi_p0_address[10]),
	.D3(main_k7ddrphy_dfi_p1_address[10]),
	.D4(main_k7ddrphy_dfi_p1_address[10]),
	.D5(main_k7ddrphy_dfi_p2_address[10]),
	.D6(main_k7ddrphy_dfi_p2_address[10]),
	.D7(main_k7ddrphy_dfi_p3_address[10]),
	.D8(main_k7ddrphy_dfi_p3_address[10]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq12)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_13 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[10]),
	.ODATAIN(main_k7ddrphy_oq12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_14 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[11]),
	.D2(main_k7ddrphy_dfi_p0_address[11]),
	.D3(main_k7ddrphy_dfi_p1_address[11]),
	.D4(main_k7ddrphy_dfi_p1_address[11]),
	.D5(main_k7ddrphy_dfi_p2_address[11]),
	.D6(main_k7ddrphy_dfi_p2_address[11]),
	.D7(main_k7ddrphy_dfi_p3_address[11]),
	.D8(main_k7ddrphy_dfi_p3_address[11]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq13)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_14 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[11]),
	.ODATAIN(main_k7ddrphy_oq13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_15 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[12]),
	.D2(main_k7ddrphy_dfi_p0_address[12]),
	.D3(main_k7ddrphy_dfi_p1_address[12]),
	.D4(main_k7ddrphy_dfi_p1_address[12]),
	.D5(main_k7ddrphy_dfi_p2_address[12]),
	.D6(main_k7ddrphy_dfi_p2_address[12]),
	.D7(main_k7ddrphy_dfi_p3_address[12]),
	.D8(main_k7ddrphy_dfi_p3_address[12]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq14)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_15 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[12]),
	.ODATAIN(main_k7ddrphy_oq14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_16 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[13]),
	.D2(main_k7ddrphy_dfi_p0_address[13]),
	.D3(main_k7ddrphy_dfi_p1_address[13]),
	.D4(main_k7ddrphy_dfi_p1_address[13]),
	.D5(main_k7ddrphy_dfi_p2_address[13]),
	.D6(main_k7ddrphy_dfi_p2_address[13]),
	.D7(main_k7ddrphy_dfi_p3_address[13]),
	.D8(main_k7ddrphy_dfi_p3_address[13]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq15)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_16 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[13]),
	.ODATAIN(main_k7ddrphy_oq15)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_17 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[14]),
	.D2(main_k7ddrphy_dfi_p0_address[14]),
	.D3(main_k7ddrphy_dfi_p1_address[14]),
	.D4(main_k7ddrphy_dfi_p1_address[14]),
	.D5(main_k7ddrphy_dfi_p2_address[14]),
	.D6(main_k7ddrphy_dfi_p2_address[14]),
	.D7(main_k7ddrphy_dfi_p3_address[14]),
	.D8(main_k7ddrphy_dfi_p3_address[14]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq16)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_17 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[14]),
	.ODATAIN(main_k7ddrphy_oq16)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_18 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_address[15]),
	.D2(main_k7ddrphy_dfi_p0_address[15]),
	.D3(main_k7ddrphy_dfi_p1_address[15]),
	.D4(main_k7ddrphy_dfi_p1_address[15]),
	.D5(main_k7ddrphy_dfi_p2_address[15]),
	.D6(main_k7ddrphy_dfi_p2_address[15]),
	.D7(main_k7ddrphy_dfi_p3_address[15]),
	.D8(main_k7ddrphy_dfi_p3_address[15]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq17)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_18 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_a[15]),
	.ODATAIN(main_k7ddrphy_oq17)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_19 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_bank[0]),
	.D2(main_k7ddrphy_dfi_p0_bank[0]),
	.D3(main_k7ddrphy_dfi_p1_bank[0]),
	.D4(main_k7ddrphy_dfi_p1_bank[0]),
	.D5(main_k7ddrphy_dfi_p2_bank[0]),
	.D6(main_k7ddrphy_dfi_p2_bank[0]),
	.D7(main_k7ddrphy_dfi_p3_bank[0]),
	.D8(main_k7ddrphy_dfi_p3_bank[0]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq18)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_19 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_pads_ba[0]),
	.ODATAIN(main_k7ddrphy_oq18)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_20 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_bank[1]),
	.D2(main_k7ddrphy_dfi_p0_bank[1]),
	.D3(main_k7ddrphy_dfi_p1_bank[1]),
	.D4(main_k7ddrphy_dfi_p1_bank[1]),
	.D5(main_k7ddrphy_dfi_p2_bank[1]),
	.D6(main_k7ddrphy_dfi_p2_bank[1]),
	.D7(main_k7ddrphy_dfi_p3_bank[1]),
	.D8(main_k7ddrphy_dfi_p3_bank[1]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq19)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_20 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_pads_ba[1]),
	.ODATAIN(main_k7ddrphy_oq19)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_21 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_bank[2]),
	.D2(main_k7ddrphy_dfi_p0_bank[2]),
	.D3(main_k7ddrphy_dfi_p1_bank[2]),
	.D4(main_k7ddrphy_dfi_p1_bank[2]),
	.D5(main_k7ddrphy_dfi_p2_bank[2]),
	.D6(main_k7ddrphy_dfi_p2_bank[2]),
	.D7(main_k7ddrphy_dfi_p3_bank[2]),
	.D8(main_k7ddrphy_dfi_p3_bank[2]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq20)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_21 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_pads_ba[2]),
	.ODATAIN(main_k7ddrphy_oq20)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_22 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_ras_n),
	.D2(main_k7ddrphy_dfi_p0_ras_n),
	.D3(main_k7ddrphy_dfi_p1_ras_n),
	.D4(main_k7ddrphy_dfi_p1_ras_n),
	.D5(main_k7ddrphy_dfi_p2_ras_n),
	.D6(main_k7ddrphy_dfi_p2_ras_n),
	.D7(main_k7ddrphy_dfi_p3_ras_n),
	.D8(main_k7ddrphy_dfi_p3_ras_n),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq21)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_22 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_ras_n),
	.ODATAIN(main_k7ddrphy_oq21)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_23 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_cas_n),
	.D2(main_k7ddrphy_dfi_p0_cas_n),
	.D3(main_k7ddrphy_dfi_p1_cas_n),
	.D4(main_k7ddrphy_dfi_p1_cas_n),
	.D5(main_k7ddrphy_dfi_p2_cas_n),
	.D6(main_k7ddrphy_dfi_p2_cas_n),
	.D7(main_k7ddrphy_dfi_p3_cas_n),
	.D8(main_k7ddrphy_dfi_p3_cas_n),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq22)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_23 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cas_n),
	.ODATAIN(main_k7ddrphy_oq22)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_24 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_we_n),
	.D2(main_k7ddrphy_dfi_p0_we_n),
	.D3(main_k7ddrphy_dfi_p1_we_n),
	.D4(main_k7ddrphy_dfi_p1_we_n),
	.D5(main_k7ddrphy_dfi_p2_we_n),
	.D6(main_k7ddrphy_dfi_p2_we_n),
	.D7(main_k7ddrphy_dfi_p3_we_n),
	.D8(main_k7ddrphy_dfi_p3_we_n),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq23)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_24 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_we_n),
	.ODATAIN(main_k7ddrphy_oq23)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_25 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_cke),
	.D2(main_k7ddrphy_dfi_p0_cke),
	.D3(main_k7ddrphy_dfi_p1_cke),
	.D4(main_k7ddrphy_dfi_p1_cke),
	.D5(main_k7ddrphy_dfi_p2_cke),
	.D6(main_k7ddrphy_dfi_p2_cke),
	.D7(main_k7ddrphy_dfi_p3_cke),
	.D8(main_k7ddrphy_dfi_p3_cke),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq24)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_25 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_cke),
	.ODATAIN(main_k7ddrphy_oq24)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_26 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_dfi_p0_odt),
	.D2(main_k7ddrphy_dfi_p0_odt),
	.D3(main_k7ddrphy_dfi_p1_odt),
	.D4(main_k7ddrphy_dfi_p1_odt),
	.D5(main_k7ddrphy_dfi_p2_odt),
	.D6(main_k7ddrphy_dfi_p2_odt),
	.D7(main_k7ddrphy_dfi_p3_odt),
	.D8(main_k7ddrphy_dfi_p3_odt),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_oq25)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_26 (
	.C(sys_clk),
	.CE(main_k7ddrphy_cdly_inc_re),
	.INC(1'd1),
	.LD(((main_k7ddrphy_cdly_rst_re | main_k7ddrphy_rst_storage) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_odt),
	.ODATAIN(main_k7ddrphy_oq25)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_27 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip00[0]),
	.D2(main_k7ddrphy_bitslip00[1]),
	.D3(main_k7ddrphy_bitslip00[2]),
	.D4(main_k7ddrphy_bitslip00[3]),
	.D5(main_k7ddrphy_bitslip00[4]),
	.D6(main_k7ddrphy_bitslip00[5]),
	.D7(main_k7ddrphy_bitslip00[6]),
	.D8(main_k7ddrphy_bitslip00[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay0),
	.OQ(main_k7ddrphy0),
	.TQ(main_k7ddrphy_dqs_t0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_27 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed0),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay0)
);

IOBUFDS IOBUFDS(
	.I(main_k7ddrphy_dqs_o_delayed0),
	.T(main_k7ddrphy_dqs_t0),
	.IO(ddram_dqs_p[0]),
	.IOB(ddram_dqs_n[0])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_28 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip10[0]),
	.D2(main_k7ddrphy_bitslip10[1]),
	.D3(main_k7ddrphy_bitslip10[2]),
	.D4(main_k7ddrphy_bitslip10[3]),
	.D5(main_k7ddrphy_bitslip10[4]),
	.D6(main_k7ddrphy_bitslip10[5]),
	.D7(main_k7ddrphy_bitslip10[6]),
	.D8(main_k7ddrphy_bitslip10[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay1),
	.OQ(main_k7ddrphy1),
	.TQ(main_k7ddrphy_dqs_t1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_28 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed1),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay1)
);

IOBUFDS IOBUFDS_1(
	.I(main_k7ddrphy_dqs_o_delayed1),
	.T(main_k7ddrphy_dqs_t1),
	.IO(ddram_dqs_p[1]),
	.IOB(ddram_dqs_n[1])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_29 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip20[0]),
	.D2(main_k7ddrphy_bitslip20[1]),
	.D3(main_k7ddrphy_bitslip20[2]),
	.D4(main_k7ddrphy_bitslip20[3]),
	.D5(main_k7ddrphy_bitslip20[4]),
	.D6(main_k7ddrphy_bitslip20[5]),
	.D7(main_k7ddrphy_bitslip20[6]),
	.D8(main_k7ddrphy_bitslip20[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay2),
	.OQ(main_k7ddrphy2),
	.TQ(main_k7ddrphy_dqs_t2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_29 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed2),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay2)
);

IOBUFDS IOBUFDS_2(
	.I(main_k7ddrphy_dqs_o_delayed2),
	.T(main_k7ddrphy_dqs_t2),
	.IO(ddram_dqs_p[2]),
	.IOB(ddram_dqs_n[2])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_30 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip30[0]),
	.D2(main_k7ddrphy_bitslip30[1]),
	.D3(main_k7ddrphy_bitslip30[2]),
	.D4(main_k7ddrphy_bitslip30[3]),
	.D5(main_k7ddrphy_bitslip30[4]),
	.D6(main_k7ddrphy_bitslip30[5]),
	.D7(main_k7ddrphy_bitslip30[6]),
	.D8(main_k7ddrphy_bitslip30[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay3),
	.OQ(main_k7ddrphy3),
	.TQ(main_k7ddrphy_dqs_t3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_30 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed3),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay3)
);

IOBUFDS IOBUFDS_3(
	.I(main_k7ddrphy_dqs_o_delayed3),
	.T(main_k7ddrphy_dqs_t3),
	.IO(ddram_dqs_p[3]),
	.IOB(ddram_dqs_n[3])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_31 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip40[0]),
	.D2(main_k7ddrphy_bitslip40[1]),
	.D3(main_k7ddrphy_bitslip40[2]),
	.D4(main_k7ddrphy_bitslip40[3]),
	.D5(main_k7ddrphy_bitslip40[4]),
	.D6(main_k7ddrphy_bitslip40[5]),
	.D7(main_k7ddrphy_bitslip40[6]),
	.D8(main_k7ddrphy_bitslip40[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay4),
	.OQ(main_k7ddrphy4),
	.TQ(main_k7ddrphy_dqs_t4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_31 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed4),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay4)
);

IOBUFDS IOBUFDS_4(
	.I(main_k7ddrphy_dqs_o_delayed4),
	.T(main_k7ddrphy_dqs_t4),
	.IO(ddram_dqs_p[4]),
	.IOB(ddram_dqs_n[4])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_32 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip50[0]),
	.D2(main_k7ddrphy_bitslip50[1]),
	.D3(main_k7ddrphy_bitslip50[2]),
	.D4(main_k7ddrphy_bitslip50[3]),
	.D5(main_k7ddrphy_bitslip50[4]),
	.D6(main_k7ddrphy_bitslip50[5]),
	.D7(main_k7ddrphy_bitslip50[6]),
	.D8(main_k7ddrphy_bitslip50[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay5),
	.OQ(main_k7ddrphy5),
	.TQ(main_k7ddrphy_dqs_t5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_32 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed5),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay5)
);

IOBUFDS IOBUFDS_5(
	.I(main_k7ddrphy_dqs_o_delayed5),
	.T(main_k7ddrphy_dqs_t5),
	.IO(ddram_dqs_p[5]),
	.IOB(ddram_dqs_n[5])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_33 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip60[0]),
	.D2(main_k7ddrphy_bitslip60[1]),
	.D3(main_k7ddrphy_bitslip60[2]),
	.D4(main_k7ddrphy_bitslip60[3]),
	.D5(main_k7ddrphy_bitslip60[4]),
	.D6(main_k7ddrphy_bitslip60[5]),
	.D7(main_k7ddrphy_bitslip60[6]),
	.D8(main_k7ddrphy_bitslip60[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay6),
	.OQ(main_k7ddrphy6),
	.TQ(main_k7ddrphy_dqs_t6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_33 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed6),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay6)
);

IOBUFDS IOBUFDS_6(
	.I(main_k7ddrphy_dqs_o_delayed6),
	.T(main_k7ddrphy_dqs_t6),
	.IO(ddram_dqs_p[6]),
	.IOB(ddram_dqs_n[6])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_34 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip70[0]),
	.D2(main_k7ddrphy_bitslip70[1]),
	.D3(main_k7ddrphy_bitslip70[2]),
	.D4(main_k7ddrphy_bitslip70[3]),
	.D5(main_k7ddrphy_bitslip70[4]),
	.D6(main_k7ddrphy_bitslip70[5]),
	.D7(main_k7ddrphy_bitslip70[6]),
	.D8(main_k7ddrphy_bitslip70[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OFB(main_k7ddrphy_dqs_o_no_delay7),
	.OQ(main_k7ddrphy7),
	.TQ(main_k7ddrphy_dqs_t7)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(3'd6),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_34 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dqs_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dqs_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dqs_o_delayed7),
	.ODATAIN(main_k7ddrphy_dqs_o_no_delay7)
);

IOBUFDS IOBUFDS_7(
	.I(main_k7ddrphy_dqs_o_delayed7),
	.T(main_k7ddrphy_dqs_t7),
	.IO(ddram_dqs_p[7]),
	.IOB(ddram_dqs_n[7])
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_35 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip01[0]),
	.D2(main_k7ddrphy_bitslip01[1]),
	.D3(main_k7ddrphy_bitslip01[2]),
	.D4(main_k7ddrphy_bitslip01[3]),
	.D5(main_k7ddrphy_bitslip01[4]),
	.D6(main_k7ddrphy_bitslip01[5]),
	.D7(main_k7ddrphy_bitslip01[6]),
	.D8(main_k7ddrphy_bitslip01[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay0)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_35 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[0]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_36 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip11[0]),
	.D2(main_k7ddrphy_bitslip11[1]),
	.D3(main_k7ddrphy_bitslip11[2]),
	.D4(main_k7ddrphy_bitslip11[3]),
	.D5(main_k7ddrphy_bitslip11[4]),
	.D6(main_k7ddrphy_bitslip11[5]),
	.D7(main_k7ddrphy_bitslip11[6]),
	.D8(main_k7ddrphy_bitslip11[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay1)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_36 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[1]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_37 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip21[0]),
	.D2(main_k7ddrphy_bitslip21[1]),
	.D3(main_k7ddrphy_bitslip21[2]),
	.D4(main_k7ddrphy_bitslip21[3]),
	.D5(main_k7ddrphy_bitslip21[4]),
	.D6(main_k7ddrphy_bitslip21[5]),
	.D7(main_k7ddrphy_bitslip21[6]),
	.D8(main_k7ddrphy_bitslip21[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay2)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_37 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[2]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_38 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip31[0]),
	.D2(main_k7ddrphy_bitslip31[1]),
	.D3(main_k7ddrphy_bitslip31[2]),
	.D4(main_k7ddrphy_bitslip31[3]),
	.D5(main_k7ddrphy_bitslip31[4]),
	.D6(main_k7ddrphy_bitslip31[5]),
	.D7(main_k7ddrphy_bitslip31[6]),
	.D8(main_k7ddrphy_bitslip31[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay3)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_38 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[3]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_39 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip41[0]),
	.D2(main_k7ddrphy_bitslip41[1]),
	.D3(main_k7ddrphy_bitslip41[2]),
	.D4(main_k7ddrphy_bitslip41[3]),
	.D5(main_k7ddrphy_bitslip41[4]),
	.D6(main_k7ddrphy_bitslip41[5]),
	.D7(main_k7ddrphy_bitslip41[6]),
	.D8(main_k7ddrphy_bitslip41[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay4)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_39 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[4]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_40 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip51[0]),
	.D2(main_k7ddrphy_bitslip51[1]),
	.D3(main_k7ddrphy_bitslip51[2]),
	.D4(main_k7ddrphy_bitslip51[3]),
	.D5(main_k7ddrphy_bitslip51[4]),
	.D6(main_k7ddrphy_bitslip51[5]),
	.D7(main_k7ddrphy_bitslip51[6]),
	.D8(main_k7ddrphy_bitslip51[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay5)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_40 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[5]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_41 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip61[0]),
	.D2(main_k7ddrphy_bitslip61[1]),
	.D3(main_k7ddrphy_bitslip61[2]),
	.D4(main_k7ddrphy_bitslip61[3]),
	.D5(main_k7ddrphy_bitslip61[4]),
	.D6(main_k7ddrphy_bitslip61[5]),
	.D7(main_k7ddrphy_bitslip61[6]),
	.D8(main_k7ddrphy_bitslip61[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay6)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_41 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[6]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_42 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip71[0]),
	.D2(main_k7ddrphy_bitslip71[1]),
	.D3(main_k7ddrphy_bitslip71[2]),
	.D4(main_k7ddrphy_bitslip71[3]),
	.D5(main_k7ddrphy_bitslip71[4]),
	.D6(main_k7ddrphy_bitslip71[5]),
	.D7(main_k7ddrphy_bitslip71[6]),
	.D8(main_k7ddrphy_bitslip71[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.OQ(main_k7ddrphy_dm_o_nodelay7)
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_42 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(ddram_dm[7]),
	.ODATAIN(main_k7ddrphy_dm_o_nodelay7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_43 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip02[0]),
	.D2(main_k7ddrphy_bitslip02[1]),
	.D3(main_k7ddrphy_bitslip02[2]),
	.D4(main_k7ddrphy_bitslip02[3]),
	.D5(main_k7ddrphy_bitslip02[4]),
	.D6(main_k7ddrphy_bitslip02[5]),
	.D7(main_k7ddrphy_bitslip02[6]),
	.D8(main_k7ddrphy_bitslip02[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay0),
	.TQ(main_k7ddrphy_dq_t0)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed0),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip03[7]),
	.Q2(main_k7ddrphy_bitslip03[6]),
	.Q3(main_k7ddrphy_bitslip03[5]),
	.Q4(main_k7ddrphy_bitslip03[4]),
	.Q5(main_k7ddrphy_bitslip03[3]),
	.Q6(main_k7ddrphy_bitslip03[2]),
	.Q7(main_k7ddrphy_bitslip03[1]),
	.Q8(main_k7ddrphy_bitslip03[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_43 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed0),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay0)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay0),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed0)
);

IOBUF IOBUF(
	.I(main_k7ddrphy_dq_o_delayed0),
	.T(main_k7ddrphy_dq_t0),
	.IO(ddram_dq[0]),
	.O(main_k7ddrphy_dq_i_nodelay0)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_44 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip12[0]),
	.D2(main_k7ddrphy_bitslip12[1]),
	.D3(main_k7ddrphy_bitslip12[2]),
	.D4(main_k7ddrphy_bitslip12[3]),
	.D5(main_k7ddrphy_bitslip12[4]),
	.D6(main_k7ddrphy_bitslip12[5]),
	.D7(main_k7ddrphy_bitslip12[6]),
	.D8(main_k7ddrphy_bitslip12[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay1),
	.TQ(main_k7ddrphy_dq_t1)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_1 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip13[7]),
	.Q2(main_k7ddrphy_bitslip13[6]),
	.Q3(main_k7ddrphy_bitslip13[5]),
	.Q4(main_k7ddrphy_bitslip13[4]),
	.Q5(main_k7ddrphy_bitslip13[3]),
	.Q6(main_k7ddrphy_bitslip13[2]),
	.Q7(main_k7ddrphy_bitslip13[1]),
	.Q8(main_k7ddrphy_bitslip13[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_44 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed1),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay1)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_1 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay1),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed1)
);

IOBUF IOBUF_1(
	.I(main_k7ddrphy_dq_o_delayed1),
	.T(main_k7ddrphy_dq_t1),
	.IO(ddram_dq[1]),
	.O(main_k7ddrphy_dq_i_nodelay1)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_45 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip22[0]),
	.D2(main_k7ddrphy_bitslip22[1]),
	.D3(main_k7ddrphy_bitslip22[2]),
	.D4(main_k7ddrphy_bitslip22[3]),
	.D5(main_k7ddrphy_bitslip22[4]),
	.D6(main_k7ddrphy_bitslip22[5]),
	.D7(main_k7ddrphy_bitslip22[6]),
	.D8(main_k7ddrphy_bitslip22[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay2),
	.TQ(main_k7ddrphy_dq_t2)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_2 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed2),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip23[7]),
	.Q2(main_k7ddrphy_bitslip23[6]),
	.Q3(main_k7ddrphy_bitslip23[5]),
	.Q4(main_k7ddrphy_bitslip23[4]),
	.Q5(main_k7ddrphy_bitslip23[3]),
	.Q6(main_k7ddrphy_bitslip23[2]),
	.Q7(main_k7ddrphy_bitslip23[1]),
	.Q8(main_k7ddrphy_bitslip23[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_45 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed2),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay2)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_2 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay2),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed2)
);

IOBUF IOBUF_2(
	.I(main_k7ddrphy_dq_o_delayed2),
	.T(main_k7ddrphy_dq_t2),
	.IO(ddram_dq[2]),
	.O(main_k7ddrphy_dq_i_nodelay2)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_46 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip32[0]),
	.D2(main_k7ddrphy_bitslip32[1]),
	.D3(main_k7ddrphy_bitslip32[2]),
	.D4(main_k7ddrphy_bitslip32[3]),
	.D5(main_k7ddrphy_bitslip32[4]),
	.D6(main_k7ddrphy_bitslip32[5]),
	.D7(main_k7ddrphy_bitslip32[6]),
	.D8(main_k7ddrphy_bitslip32[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay3),
	.TQ(main_k7ddrphy_dq_t3)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_3 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed3),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip33[7]),
	.Q2(main_k7ddrphy_bitslip33[6]),
	.Q3(main_k7ddrphy_bitslip33[5]),
	.Q4(main_k7ddrphy_bitslip33[4]),
	.Q5(main_k7ddrphy_bitslip33[3]),
	.Q6(main_k7ddrphy_bitslip33[2]),
	.Q7(main_k7ddrphy_bitslip33[1]),
	.Q8(main_k7ddrphy_bitslip33[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_46 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed3),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay3)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_3 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay3),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed3)
);

IOBUF IOBUF_3(
	.I(main_k7ddrphy_dq_o_delayed3),
	.T(main_k7ddrphy_dq_t3),
	.IO(ddram_dq[3]),
	.O(main_k7ddrphy_dq_i_nodelay3)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_47 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip42[0]),
	.D2(main_k7ddrphy_bitslip42[1]),
	.D3(main_k7ddrphy_bitslip42[2]),
	.D4(main_k7ddrphy_bitslip42[3]),
	.D5(main_k7ddrphy_bitslip42[4]),
	.D6(main_k7ddrphy_bitslip42[5]),
	.D7(main_k7ddrphy_bitslip42[6]),
	.D8(main_k7ddrphy_bitslip42[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay4),
	.TQ(main_k7ddrphy_dq_t4)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_4 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed4),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip43[7]),
	.Q2(main_k7ddrphy_bitslip43[6]),
	.Q3(main_k7ddrphy_bitslip43[5]),
	.Q4(main_k7ddrphy_bitslip43[4]),
	.Q5(main_k7ddrphy_bitslip43[3]),
	.Q6(main_k7ddrphy_bitslip43[2]),
	.Q7(main_k7ddrphy_bitslip43[1]),
	.Q8(main_k7ddrphy_bitslip43[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_47 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed4),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay4)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_4 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay4),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed4)
);

IOBUF IOBUF_4(
	.I(main_k7ddrphy_dq_o_delayed4),
	.T(main_k7ddrphy_dq_t4),
	.IO(ddram_dq[4]),
	.O(main_k7ddrphy_dq_i_nodelay4)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_48 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip52[0]),
	.D2(main_k7ddrphy_bitslip52[1]),
	.D3(main_k7ddrphy_bitslip52[2]),
	.D4(main_k7ddrphy_bitslip52[3]),
	.D5(main_k7ddrphy_bitslip52[4]),
	.D6(main_k7ddrphy_bitslip52[5]),
	.D7(main_k7ddrphy_bitslip52[6]),
	.D8(main_k7ddrphy_bitslip52[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay5),
	.TQ(main_k7ddrphy_dq_t5)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_5 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed5),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip53[7]),
	.Q2(main_k7ddrphy_bitslip53[6]),
	.Q3(main_k7ddrphy_bitslip53[5]),
	.Q4(main_k7ddrphy_bitslip53[4]),
	.Q5(main_k7ddrphy_bitslip53[3]),
	.Q6(main_k7ddrphy_bitslip53[2]),
	.Q7(main_k7ddrphy_bitslip53[1]),
	.Q8(main_k7ddrphy_bitslip53[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_48 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed5),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay5)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_5 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay5),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed5)
);

IOBUF IOBUF_5(
	.I(main_k7ddrphy_dq_o_delayed5),
	.T(main_k7ddrphy_dq_t5),
	.IO(ddram_dq[5]),
	.O(main_k7ddrphy_dq_i_nodelay5)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_49 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip62[0]),
	.D2(main_k7ddrphy_bitslip62[1]),
	.D3(main_k7ddrphy_bitslip62[2]),
	.D4(main_k7ddrphy_bitslip62[3]),
	.D5(main_k7ddrphy_bitslip62[4]),
	.D6(main_k7ddrphy_bitslip62[5]),
	.D7(main_k7ddrphy_bitslip62[6]),
	.D8(main_k7ddrphy_bitslip62[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay6),
	.TQ(main_k7ddrphy_dq_t6)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_6 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed6),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip63[7]),
	.Q2(main_k7ddrphy_bitslip63[6]),
	.Q3(main_k7ddrphy_bitslip63[5]),
	.Q4(main_k7ddrphy_bitslip63[4]),
	.Q5(main_k7ddrphy_bitslip63[3]),
	.Q6(main_k7ddrphy_bitslip63[2]),
	.Q7(main_k7ddrphy_bitslip63[1]),
	.Q8(main_k7ddrphy_bitslip63[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_49 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed6),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay6)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_6 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay6),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed6)
);

IOBUF IOBUF_6(
	.I(main_k7ddrphy_dq_o_delayed6),
	.T(main_k7ddrphy_dq_t6),
	.IO(ddram_dq[6]),
	.O(main_k7ddrphy_dq_i_nodelay6)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_50 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip72[0]),
	.D2(main_k7ddrphy_bitslip72[1]),
	.D3(main_k7ddrphy_bitslip72[2]),
	.D4(main_k7ddrphy_bitslip72[3]),
	.D5(main_k7ddrphy_bitslip72[4]),
	.D6(main_k7ddrphy_bitslip72[5]),
	.D7(main_k7ddrphy_bitslip72[6]),
	.D8(main_k7ddrphy_bitslip72[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay7),
	.TQ(main_k7ddrphy_dq_t7)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_7 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed7),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip73[7]),
	.Q2(main_k7ddrphy_bitslip73[6]),
	.Q3(main_k7ddrphy_bitslip73[5]),
	.Q4(main_k7ddrphy_bitslip73[4]),
	.Q5(main_k7ddrphy_bitslip73[3]),
	.Q6(main_k7ddrphy_bitslip73[2]),
	.Q7(main_k7ddrphy_bitslip73[1]),
	.Q8(main_k7ddrphy_bitslip73[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_50 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed7),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay7)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_7 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay7),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[0] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed7)
);

IOBUF IOBUF_7(
	.I(main_k7ddrphy_dq_o_delayed7),
	.T(main_k7ddrphy_dq_t7),
	.IO(ddram_dq[7]),
	.O(main_k7ddrphy_dq_i_nodelay7)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_51 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip80[0]),
	.D2(main_k7ddrphy_bitslip80[1]),
	.D3(main_k7ddrphy_bitslip80[2]),
	.D4(main_k7ddrphy_bitslip80[3]),
	.D5(main_k7ddrphy_bitslip80[4]),
	.D6(main_k7ddrphy_bitslip80[5]),
	.D7(main_k7ddrphy_bitslip80[6]),
	.D8(main_k7ddrphy_bitslip80[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay8),
	.TQ(main_k7ddrphy_dq_t8)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_8 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed8),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip81[7]),
	.Q2(main_k7ddrphy_bitslip81[6]),
	.Q3(main_k7ddrphy_bitslip81[5]),
	.Q4(main_k7ddrphy_bitslip81[4]),
	.Q5(main_k7ddrphy_bitslip81[3]),
	.Q6(main_k7ddrphy_bitslip81[2]),
	.Q7(main_k7ddrphy_bitslip81[1]),
	.Q8(main_k7ddrphy_bitslip81[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_51 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed8),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay8)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_8 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay8),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed8)
);

IOBUF IOBUF_8(
	.I(main_k7ddrphy_dq_o_delayed8),
	.T(main_k7ddrphy_dq_t8),
	.IO(ddram_dq[8]),
	.O(main_k7ddrphy_dq_i_nodelay8)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_52 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip90[0]),
	.D2(main_k7ddrphy_bitslip90[1]),
	.D3(main_k7ddrphy_bitslip90[2]),
	.D4(main_k7ddrphy_bitslip90[3]),
	.D5(main_k7ddrphy_bitslip90[4]),
	.D6(main_k7ddrphy_bitslip90[5]),
	.D7(main_k7ddrphy_bitslip90[6]),
	.D8(main_k7ddrphy_bitslip90[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay9),
	.TQ(main_k7ddrphy_dq_t9)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_9 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed9),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip91[7]),
	.Q2(main_k7ddrphy_bitslip91[6]),
	.Q3(main_k7ddrphy_bitslip91[5]),
	.Q4(main_k7ddrphy_bitslip91[4]),
	.Q5(main_k7ddrphy_bitslip91[3]),
	.Q6(main_k7ddrphy_bitslip91[2]),
	.Q7(main_k7ddrphy_bitslip91[1]),
	.Q8(main_k7ddrphy_bitslip91[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_52 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed9),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay9)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_9 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay9),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed9)
);

IOBUF IOBUF_9(
	.I(main_k7ddrphy_dq_o_delayed9),
	.T(main_k7ddrphy_dq_t9),
	.IO(ddram_dq[9]),
	.O(main_k7ddrphy_dq_i_nodelay9)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_53 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip100[0]),
	.D2(main_k7ddrphy_bitslip100[1]),
	.D3(main_k7ddrphy_bitslip100[2]),
	.D4(main_k7ddrphy_bitslip100[3]),
	.D5(main_k7ddrphy_bitslip100[4]),
	.D6(main_k7ddrphy_bitslip100[5]),
	.D7(main_k7ddrphy_bitslip100[6]),
	.D8(main_k7ddrphy_bitslip100[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay10),
	.TQ(main_k7ddrphy_dq_t10)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_10 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed10),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip101[7]),
	.Q2(main_k7ddrphy_bitslip101[6]),
	.Q3(main_k7ddrphy_bitslip101[5]),
	.Q4(main_k7ddrphy_bitslip101[4]),
	.Q5(main_k7ddrphy_bitslip101[3]),
	.Q6(main_k7ddrphy_bitslip101[2]),
	.Q7(main_k7ddrphy_bitslip101[1]),
	.Q8(main_k7ddrphy_bitslip101[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_53 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed10),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay10)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_10 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay10),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed10)
);

IOBUF IOBUF_10(
	.I(main_k7ddrphy_dq_o_delayed10),
	.T(main_k7ddrphy_dq_t10),
	.IO(ddram_dq[10]),
	.O(main_k7ddrphy_dq_i_nodelay10)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_54 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip110[0]),
	.D2(main_k7ddrphy_bitslip110[1]),
	.D3(main_k7ddrphy_bitslip110[2]),
	.D4(main_k7ddrphy_bitslip110[3]),
	.D5(main_k7ddrphy_bitslip110[4]),
	.D6(main_k7ddrphy_bitslip110[5]),
	.D7(main_k7ddrphy_bitslip110[6]),
	.D8(main_k7ddrphy_bitslip110[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay11),
	.TQ(main_k7ddrphy_dq_t11)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_11 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed11),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip111[7]),
	.Q2(main_k7ddrphy_bitslip111[6]),
	.Q3(main_k7ddrphy_bitslip111[5]),
	.Q4(main_k7ddrphy_bitslip111[4]),
	.Q5(main_k7ddrphy_bitslip111[3]),
	.Q6(main_k7ddrphy_bitslip111[2]),
	.Q7(main_k7ddrphy_bitslip111[1]),
	.Q8(main_k7ddrphy_bitslip111[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_54 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed11),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay11)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_11 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay11),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed11)
);

IOBUF IOBUF_11(
	.I(main_k7ddrphy_dq_o_delayed11),
	.T(main_k7ddrphy_dq_t11),
	.IO(ddram_dq[11]),
	.O(main_k7ddrphy_dq_i_nodelay11)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_55 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip120[0]),
	.D2(main_k7ddrphy_bitslip120[1]),
	.D3(main_k7ddrphy_bitslip120[2]),
	.D4(main_k7ddrphy_bitslip120[3]),
	.D5(main_k7ddrphy_bitslip120[4]),
	.D6(main_k7ddrphy_bitslip120[5]),
	.D7(main_k7ddrphy_bitslip120[6]),
	.D8(main_k7ddrphy_bitslip120[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay12),
	.TQ(main_k7ddrphy_dq_t12)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_12 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed12),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip121[7]),
	.Q2(main_k7ddrphy_bitslip121[6]),
	.Q3(main_k7ddrphy_bitslip121[5]),
	.Q4(main_k7ddrphy_bitslip121[4]),
	.Q5(main_k7ddrphy_bitslip121[3]),
	.Q6(main_k7ddrphy_bitslip121[2]),
	.Q7(main_k7ddrphy_bitslip121[1]),
	.Q8(main_k7ddrphy_bitslip121[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_55 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed12),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay12)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_12 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay12),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed12)
);

IOBUF IOBUF_12(
	.I(main_k7ddrphy_dq_o_delayed12),
	.T(main_k7ddrphy_dq_t12),
	.IO(ddram_dq[12]),
	.O(main_k7ddrphy_dq_i_nodelay12)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_56 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip130[0]),
	.D2(main_k7ddrphy_bitslip130[1]),
	.D3(main_k7ddrphy_bitslip130[2]),
	.D4(main_k7ddrphy_bitslip130[3]),
	.D5(main_k7ddrphy_bitslip130[4]),
	.D6(main_k7ddrphy_bitslip130[5]),
	.D7(main_k7ddrphy_bitslip130[6]),
	.D8(main_k7ddrphy_bitslip130[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay13),
	.TQ(main_k7ddrphy_dq_t13)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_13 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed13),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip131[7]),
	.Q2(main_k7ddrphy_bitslip131[6]),
	.Q3(main_k7ddrphy_bitslip131[5]),
	.Q4(main_k7ddrphy_bitslip131[4]),
	.Q5(main_k7ddrphy_bitslip131[3]),
	.Q6(main_k7ddrphy_bitslip131[2]),
	.Q7(main_k7ddrphy_bitslip131[1]),
	.Q8(main_k7ddrphy_bitslip131[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_56 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed13),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay13)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_13 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay13),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed13)
);

IOBUF IOBUF_13(
	.I(main_k7ddrphy_dq_o_delayed13),
	.T(main_k7ddrphy_dq_t13),
	.IO(ddram_dq[13]),
	.O(main_k7ddrphy_dq_i_nodelay13)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_57 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip140[0]),
	.D2(main_k7ddrphy_bitslip140[1]),
	.D3(main_k7ddrphy_bitslip140[2]),
	.D4(main_k7ddrphy_bitslip140[3]),
	.D5(main_k7ddrphy_bitslip140[4]),
	.D6(main_k7ddrphy_bitslip140[5]),
	.D7(main_k7ddrphy_bitslip140[6]),
	.D8(main_k7ddrphy_bitslip140[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay14),
	.TQ(main_k7ddrphy_dq_t14)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_14 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed14),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip141[7]),
	.Q2(main_k7ddrphy_bitslip141[6]),
	.Q3(main_k7ddrphy_bitslip141[5]),
	.Q4(main_k7ddrphy_bitslip141[4]),
	.Q5(main_k7ddrphy_bitslip141[3]),
	.Q6(main_k7ddrphy_bitslip141[2]),
	.Q7(main_k7ddrphy_bitslip141[1]),
	.Q8(main_k7ddrphy_bitslip141[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_57 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed14),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay14)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_14 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay14),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed14)
);

IOBUF IOBUF_14(
	.I(main_k7ddrphy_dq_o_delayed14),
	.T(main_k7ddrphy_dq_t14),
	.IO(ddram_dq[14]),
	.O(main_k7ddrphy_dq_i_nodelay14)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_58 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip150[0]),
	.D2(main_k7ddrphy_bitslip150[1]),
	.D3(main_k7ddrphy_bitslip150[2]),
	.D4(main_k7ddrphy_bitslip150[3]),
	.D5(main_k7ddrphy_bitslip150[4]),
	.D6(main_k7ddrphy_bitslip150[5]),
	.D7(main_k7ddrphy_bitslip150[6]),
	.D8(main_k7ddrphy_bitslip150[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay15),
	.TQ(main_k7ddrphy_dq_t15)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_15 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed15),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip151[7]),
	.Q2(main_k7ddrphy_bitslip151[6]),
	.Q3(main_k7ddrphy_bitslip151[5]),
	.Q4(main_k7ddrphy_bitslip151[4]),
	.Q5(main_k7ddrphy_bitslip151[3]),
	.Q6(main_k7ddrphy_bitslip151[2]),
	.Q7(main_k7ddrphy_bitslip151[1]),
	.Q8(main_k7ddrphy_bitslip151[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_58 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed15),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay15)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_15 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay15),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[1] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed15)
);

IOBUF IOBUF_15(
	.I(main_k7ddrphy_dq_o_delayed15),
	.T(main_k7ddrphy_dq_t15),
	.IO(ddram_dq[15]),
	.O(main_k7ddrphy_dq_i_nodelay15)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_59 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip160[0]),
	.D2(main_k7ddrphy_bitslip160[1]),
	.D3(main_k7ddrphy_bitslip160[2]),
	.D4(main_k7ddrphy_bitslip160[3]),
	.D5(main_k7ddrphy_bitslip160[4]),
	.D6(main_k7ddrphy_bitslip160[5]),
	.D7(main_k7ddrphy_bitslip160[6]),
	.D8(main_k7ddrphy_bitslip160[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay16),
	.TQ(main_k7ddrphy_dq_t16)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_16 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed16),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip161[7]),
	.Q2(main_k7ddrphy_bitslip161[6]),
	.Q3(main_k7ddrphy_bitslip161[5]),
	.Q4(main_k7ddrphy_bitslip161[4]),
	.Q5(main_k7ddrphy_bitslip161[3]),
	.Q6(main_k7ddrphy_bitslip161[2]),
	.Q7(main_k7ddrphy_bitslip161[1]),
	.Q8(main_k7ddrphy_bitslip161[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_59 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed16),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay16)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_16 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay16),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed16)
);

IOBUF IOBUF_16(
	.I(main_k7ddrphy_dq_o_delayed16),
	.T(main_k7ddrphy_dq_t16),
	.IO(ddram_dq[16]),
	.O(main_k7ddrphy_dq_i_nodelay16)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_60 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip170[0]),
	.D2(main_k7ddrphy_bitslip170[1]),
	.D3(main_k7ddrphy_bitslip170[2]),
	.D4(main_k7ddrphy_bitslip170[3]),
	.D5(main_k7ddrphy_bitslip170[4]),
	.D6(main_k7ddrphy_bitslip170[5]),
	.D7(main_k7ddrphy_bitslip170[6]),
	.D8(main_k7ddrphy_bitslip170[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay17),
	.TQ(main_k7ddrphy_dq_t17)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_17 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed17),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip171[7]),
	.Q2(main_k7ddrphy_bitslip171[6]),
	.Q3(main_k7ddrphy_bitslip171[5]),
	.Q4(main_k7ddrphy_bitslip171[4]),
	.Q5(main_k7ddrphy_bitslip171[3]),
	.Q6(main_k7ddrphy_bitslip171[2]),
	.Q7(main_k7ddrphy_bitslip171[1]),
	.Q8(main_k7ddrphy_bitslip171[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_60 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed17),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay17)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_17 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay17),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed17)
);

IOBUF IOBUF_17(
	.I(main_k7ddrphy_dq_o_delayed17),
	.T(main_k7ddrphy_dq_t17),
	.IO(ddram_dq[17]),
	.O(main_k7ddrphy_dq_i_nodelay17)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_61 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip180[0]),
	.D2(main_k7ddrphy_bitslip180[1]),
	.D3(main_k7ddrphy_bitslip180[2]),
	.D4(main_k7ddrphy_bitslip180[3]),
	.D5(main_k7ddrphy_bitslip180[4]),
	.D6(main_k7ddrphy_bitslip180[5]),
	.D7(main_k7ddrphy_bitslip180[6]),
	.D8(main_k7ddrphy_bitslip180[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay18),
	.TQ(main_k7ddrphy_dq_t18)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_18 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed18),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip181[7]),
	.Q2(main_k7ddrphy_bitslip181[6]),
	.Q3(main_k7ddrphy_bitslip181[5]),
	.Q4(main_k7ddrphy_bitslip181[4]),
	.Q5(main_k7ddrphy_bitslip181[3]),
	.Q6(main_k7ddrphy_bitslip181[2]),
	.Q7(main_k7ddrphy_bitslip181[1]),
	.Q8(main_k7ddrphy_bitslip181[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_61 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed18),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay18)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_18 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay18),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed18)
);

IOBUF IOBUF_18(
	.I(main_k7ddrphy_dq_o_delayed18),
	.T(main_k7ddrphy_dq_t18),
	.IO(ddram_dq[18]),
	.O(main_k7ddrphy_dq_i_nodelay18)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_62 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip190[0]),
	.D2(main_k7ddrphy_bitslip190[1]),
	.D3(main_k7ddrphy_bitslip190[2]),
	.D4(main_k7ddrphy_bitslip190[3]),
	.D5(main_k7ddrphy_bitslip190[4]),
	.D6(main_k7ddrphy_bitslip190[5]),
	.D7(main_k7ddrphy_bitslip190[6]),
	.D8(main_k7ddrphy_bitslip190[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay19),
	.TQ(main_k7ddrphy_dq_t19)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_19 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed19),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip191[7]),
	.Q2(main_k7ddrphy_bitslip191[6]),
	.Q3(main_k7ddrphy_bitslip191[5]),
	.Q4(main_k7ddrphy_bitslip191[4]),
	.Q5(main_k7ddrphy_bitslip191[3]),
	.Q6(main_k7ddrphy_bitslip191[2]),
	.Q7(main_k7ddrphy_bitslip191[1]),
	.Q8(main_k7ddrphy_bitslip191[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_62 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed19),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay19)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_19 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay19),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed19)
);

IOBUF IOBUF_19(
	.I(main_k7ddrphy_dq_o_delayed19),
	.T(main_k7ddrphy_dq_t19),
	.IO(ddram_dq[19]),
	.O(main_k7ddrphy_dq_i_nodelay19)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_63 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip200[0]),
	.D2(main_k7ddrphy_bitslip200[1]),
	.D3(main_k7ddrphy_bitslip200[2]),
	.D4(main_k7ddrphy_bitslip200[3]),
	.D5(main_k7ddrphy_bitslip200[4]),
	.D6(main_k7ddrphy_bitslip200[5]),
	.D7(main_k7ddrphy_bitslip200[6]),
	.D8(main_k7ddrphy_bitslip200[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay20),
	.TQ(main_k7ddrphy_dq_t20)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_20 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed20),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip201[7]),
	.Q2(main_k7ddrphy_bitslip201[6]),
	.Q3(main_k7ddrphy_bitslip201[5]),
	.Q4(main_k7ddrphy_bitslip201[4]),
	.Q5(main_k7ddrphy_bitslip201[3]),
	.Q6(main_k7ddrphy_bitslip201[2]),
	.Q7(main_k7ddrphy_bitslip201[1]),
	.Q8(main_k7ddrphy_bitslip201[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_63 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed20),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay20)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_20 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay20),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed20)
);

IOBUF IOBUF_20(
	.I(main_k7ddrphy_dq_o_delayed20),
	.T(main_k7ddrphy_dq_t20),
	.IO(ddram_dq[20]),
	.O(main_k7ddrphy_dq_i_nodelay20)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_64 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip210[0]),
	.D2(main_k7ddrphy_bitslip210[1]),
	.D3(main_k7ddrphy_bitslip210[2]),
	.D4(main_k7ddrphy_bitslip210[3]),
	.D5(main_k7ddrphy_bitslip210[4]),
	.D6(main_k7ddrphy_bitslip210[5]),
	.D7(main_k7ddrphy_bitslip210[6]),
	.D8(main_k7ddrphy_bitslip210[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay21),
	.TQ(main_k7ddrphy_dq_t21)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_21 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed21),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip211[7]),
	.Q2(main_k7ddrphy_bitslip211[6]),
	.Q3(main_k7ddrphy_bitslip211[5]),
	.Q4(main_k7ddrphy_bitslip211[4]),
	.Q5(main_k7ddrphy_bitslip211[3]),
	.Q6(main_k7ddrphy_bitslip211[2]),
	.Q7(main_k7ddrphy_bitslip211[1]),
	.Q8(main_k7ddrphy_bitslip211[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_64 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed21),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay21)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_21 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay21),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed21)
);

IOBUF IOBUF_21(
	.I(main_k7ddrphy_dq_o_delayed21),
	.T(main_k7ddrphy_dq_t21),
	.IO(ddram_dq[21]),
	.O(main_k7ddrphy_dq_i_nodelay21)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_65 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip220[0]),
	.D2(main_k7ddrphy_bitslip220[1]),
	.D3(main_k7ddrphy_bitslip220[2]),
	.D4(main_k7ddrphy_bitslip220[3]),
	.D5(main_k7ddrphy_bitslip220[4]),
	.D6(main_k7ddrphy_bitslip220[5]),
	.D7(main_k7ddrphy_bitslip220[6]),
	.D8(main_k7ddrphy_bitslip220[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay22),
	.TQ(main_k7ddrphy_dq_t22)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_22 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed22),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip221[7]),
	.Q2(main_k7ddrphy_bitslip221[6]),
	.Q3(main_k7ddrphy_bitslip221[5]),
	.Q4(main_k7ddrphy_bitslip221[4]),
	.Q5(main_k7ddrphy_bitslip221[3]),
	.Q6(main_k7ddrphy_bitslip221[2]),
	.Q7(main_k7ddrphy_bitslip221[1]),
	.Q8(main_k7ddrphy_bitslip221[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_65 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed22),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay22)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_22 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay22),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed22)
);

IOBUF IOBUF_22(
	.I(main_k7ddrphy_dq_o_delayed22),
	.T(main_k7ddrphy_dq_t22),
	.IO(ddram_dq[22]),
	.O(main_k7ddrphy_dq_i_nodelay22)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_66 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip230[0]),
	.D2(main_k7ddrphy_bitslip230[1]),
	.D3(main_k7ddrphy_bitslip230[2]),
	.D4(main_k7ddrphy_bitslip230[3]),
	.D5(main_k7ddrphy_bitslip230[4]),
	.D6(main_k7ddrphy_bitslip230[5]),
	.D7(main_k7ddrphy_bitslip230[6]),
	.D8(main_k7ddrphy_bitslip230[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay23),
	.TQ(main_k7ddrphy_dq_t23)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_23 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed23),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip231[7]),
	.Q2(main_k7ddrphy_bitslip231[6]),
	.Q3(main_k7ddrphy_bitslip231[5]),
	.Q4(main_k7ddrphy_bitslip231[4]),
	.Q5(main_k7ddrphy_bitslip231[3]),
	.Q6(main_k7ddrphy_bitslip231[2]),
	.Q7(main_k7ddrphy_bitslip231[1]),
	.Q8(main_k7ddrphy_bitslip231[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_66 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed23),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay23)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_23 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay23),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[2] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed23)
);

IOBUF IOBUF_23(
	.I(main_k7ddrphy_dq_o_delayed23),
	.T(main_k7ddrphy_dq_t23),
	.IO(ddram_dq[23]),
	.O(main_k7ddrphy_dq_i_nodelay23)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_67 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip240[0]),
	.D2(main_k7ddrphy_bitslip240[1]),
	.D3(main_k7ddrphy_bitslip240[2]),
	.D4(main_k7ddrphy_bitslip240[3]),
	.D5(main_k7ddrphy_bitslip240[4]),
	.D6(main_k7ddrphy_bitslip240[5]),
	.D7(main_k7ddrphy_bitslip240[6]),
	.D8(main_k7ddrphy_bitslip240[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay24),
	.TQ(main_k7ddrphy_dq_t24)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_24 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed24),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip241[7]),
	.Q2(main_k7ddrphy_bitslip241[6]),
	.Q3(main_k7ddrphy_bitslip241[5]),
	.Q4(main_k7ddrphy_bitslip241[4]),
	.Q5(main_k7ddrphy_bitslip241[3]),
	.Q6(main_k7ddrphy_bitslip241[2]),
	.Q7(main_k7ddrphy_bitslip241[1]),
	.Q8(main_k7ddrphy_bitslip241[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_67 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed24),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay24)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_24 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay24),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed24)
);

IOBUF IOBUF_24(
	.I(main_k7ddrphy_dq_o_delayed24),
	.T(main_k7ddrphy_dq_t24),
	.IO(ddram_dq[24]),
	.O(main_k7ddrphy_dq_i_nodelay24)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_68 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip250[0]),
	.D2(main_k7ddrphy_bitslip250[1]),
	.D3(main_k7ddrphy_bitslip250[2]),
	.D4(main_k7ddrphy_bitslip250[3]),
	.D5(main_k7ddrphy_bitslip250[4]),
	.D6(main_k7ddrphy_bitslip250[5]),
	.D7(main_k7ddrphy_bitslip250[6]),
	.D8(main_k7ddrphy_bitslip250[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay25),
	.TQ(main_k7ddrphy_dq_t25)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_25 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed25),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip251[7]),
	.Q2(main_k7ddrphy_bitslip251[6]),
	.Q3(main_k7ddrphy_bitslip251[5]),
	.Q4(main_k7ddrphy_bitslip251[4]),
	.Q5(main_k7ddrphy_bitslip251[3]),
	.Q6(main_k7ddrphy_bitslip251[2]),
	.Q7(main_k7ddrphy_bitslip251[1]),
	.Q8(main_k7ddrphy_bitslip251[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_68 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed25),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay25)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_25 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay25),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed25)
);

IOBUF IOBUF_25(
	.I(main_k7ddrphy_dq_o_delayed25),
	.T(main_k7ddrphy_dq_t25),
	.IO(ddram_dq[25]),
	.O(main_k7ddrphy_dq_i_nodelay25)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_69 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip260[0]),
	.D2(main_k7ddrphy_bitslip260[1]),
	.D3(main_k7ddrphy_bitslip260[2]),
	.D4(main_k7ddrphy_bitslip260[3]),
	.D5(main_k7ddrphy_bitslip260[4]),
	.D6(main_k7ddrphy_bitslip260[5]),
	.D7(main_k7ddrphy_bitslip260[6]),
	.D8(main_k7ddrphy_bitslip260[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay26),
	.TQ(main_k7ddrphy_dq_t26)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_26 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed26),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip261[7]),
	.Q2(main_k7ddrphy_bitslip261[6]),
	.Q3(main_k7ddrphy_bitslip261[5]),
	.Q4(main_k7ddrphy_bitslip261[4]),
	.Q5(main_k7ddrphy_bitslip261[3]),
	.Q6(main_k7ddrphy_bitslip261[2]),
	.Q7(main_k7ddrphy_bitslip261[1]),
	.Q8(main_k7ddrphy_bitslip261[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_69 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed26),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay26)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_26 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay26),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed26)
);

IOBUF IOBUF_26(
	.I(main_k7ddrphy_dq_o_delayed26),
	.T(main_k7ddrphy_dq_t26),
	.IO(ddram_dq[26]),
	.O(main_k7ddrphy_dq_i_nodelay26)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_70 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip270[0]),
	.D2(main_k7ddrphy_bitslip270[1]),
	.D3(main_k7ddrphy_bitslip270[2]),
	.D4(main_k7ddrphy_bitslip270[3]),
	.D5(main_k7ddrphy_bitslip270[4]),
	.D6(main_k7ddrphy_bitslip270[5]),
	.D7(main_k7ddrphy_bitslip270[6]),
	.D8(main_k7ddrphy_bitslip270[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay27),
	.TQ(main_k7ddrphy_dq_t27)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_27 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed27),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip271[7]),
	.Q2(main_k7ddrphy_bitslip271[6]),
	.Q3(main_k7ddrphy_bitslip271[5]),
	.Q4(main_k7ddrphy_bitslip271[4]),
	.Q5(main_k7ddrphy_bitslip271[3]),
	.Q6(main_k7ddrphy_bitslip271[2]),
	.Q7(main_k7ddrphy_bitslip271[1]),
	.Q8(main_k7ddrphy_bitslip271[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_70 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed27),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay27)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_27 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay27),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed27)
);

IOBUF IOBUF_27(
	.I(main_k7ddrphy_dq_o_delayed27),
	.T(main_k7ddrphy_dq_t27),
	.IO(ddram_dq[27]),
	.O(main_k7ddrphy_dq_i_nodelay27)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_71 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip280[0]),
	.D2(main_k7ddrphy_bitslip280[1]),
	.D3(main_k7ddrphy_bitslip280[2]),
	.D4(main_k7ddrphy_bitslip280[3]),
	.D5(main_k7ddrphy_bitslip280[4]),
	.D6(main_k7ddrphy_bitslip280[5]),
	.D7(main_k7ddrphy_bitslip280[6]),
	.D8(main_k7ddrphy_bitslip280[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay28),
	.TQ(main_k7ddrphy_dq_t28)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_28 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed28),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip281[7]),
	.Q2(main_k7ddrphy_bitslip281[6]),
	.Q3(main_k7ddrphy_bitslip281[5]),
	.Q4(main_k7ddrphy_bitslip281[4]),
	.Q5(main_k7ddrphy_bitslip281[3]),
	.Q6(main_k7ddrphy_bitslip281[2]),
	.Q7(main_k7ddrphy_bitslip281[1]),
	.Q8(main_k7ddrphy_bitslip281[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_71 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed28),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay28)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_28 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay28),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed28)
);

IOBUF IOBUF_28(
	.I(main_k7ddrphy_dq_o_delayed28),
	.T(main_k7ddrphy_dq_t28),
	.IO(ddram_dq[28]),
	.O(main_k7ddrphy_dq_i_nodelay28)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_72 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip290[0]),
	.D2(main_k7ddrphy_bitslip290[1]),
	.D3(main_k7ddrphy_bitslip290[2]),
	.D4(main_k7ddrphy_bitslip290[3]),
	.D5(main_k7ddrphy_bitslip290[4]),
	.D6(main_k7ddrphy_bitslip290[5]),
	.D7(main_k7ddrphy_bitslip290[6]),
	.D8(main_k7ddrphy_bitslip290[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay29),
	.TQ(main_k7ddrphy_dq_t29)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_29 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed29),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip291[7]),
	.Q2(main_k7ddrphy_bitslip291[6]),
	.Q3(main_k7ddrphy_bitslip291[5]),
	.Q4(main_k7ddrphy_bitslip291[4]),
	.Q5(main_k7ddrphy_bitslip291[3]),
	.Q6(main_k7ddrphy_bitslip291[2]),
	.Q7(main_k7ddrphy_bitslip291[1]),
	.Q8(main_k7ddrphy_bitslip291[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_72 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed29),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay29)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_29 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay29),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed29)
);

IOBUF IOBUF_29(
	.I(main_k7ddrphy_dq_o_delayed29),
	.T(main_k7ddrphy_dq_t29),
	.IO(ddram_dq[29]),
	.O(main_k7ddrphy_dq_i_nodelay29)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_73 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip300[0]),
	.D2(main_k7ddrphy_bitslip300[1]),
	.D3(main_k7ddrphy_bitslip300[2]),
	.D4(main_k7ddrphy_bitslip300[3]),
	.D5(main_k7ddrphy_bitslip300[4]),
	.D6(main_k7ddrphy_bitslip300[5]),
	.D7(main_k7ddrphy_bitslip300[6]),
	.D8(main_k7ddrphy_bitslip300[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay30),
	.TQ(main_k7ddrphy_dq_t30)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_30 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed30),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip301[7]),
	.Q2(main_k7ddrphy_bitslip301[6]),
	.Q3(main_k7ddrphy_bitslip301[5]),
	.Q4(main_k7ddrphy_bitslip301[4]),
	.Q5(main_k7ddrphy_bitslip301[3]),
	.Q6(main_k7ddrphy_bitslip301[2]),
	.Q7(main_k7ddrphy_bitslip301[1]),
	.Q8(main_k7ddrphy_bitslip301[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_73 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed30),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay30)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_30 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay30),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed30)
);

IOBUF IOBUF_30(
	.I(main_k7ddrphy_dq_o_delayed30),
	.T(main_k7ddrphy_dq_t30),
	.IO(ddram_dq[30]),
	.O(main_k7ddrphy_dq_i_nodelay30)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_74 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip310[0]),
	.D2(main_k7ddrphy_bitslip310[1]),
	.D3(main_k7ddrphy_bitslip310[2]),
	.D4(main_k7ddrphy_bitslip310[3]),
	.D5(main_k7ddrphy_bitslip310[4]),
	.D6(main_k7ddrphy_bitslip310[5]),
	.D7(main_k7ddrphy_bitslip310[6]),
	.D8(main_k7ddrphy_bitslip310[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay31),
	.TQ(main_k7ddrphy_dq_t31)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_31 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed31),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip311[7]),
	.Q2(main_k7ddrphy_bitslip311[6]),
	.Q3(main_k7ddrphy_bitslip311[5]),
	.Q4(main_k7ddrphy_bitslip311[4]),
	.Q5(main_k7ddrphy_bitslip311[3]),
	.Q6(main_k7ddrphy_bitslip311[2]),
	.Q7(main_k7ddrphy_bitslip311[1]),
	.Q8(main_k7ddrphy_bitslip311[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_74 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed31),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay31)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_31 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay31),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[3] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed31)
);

IOBUF IOBUF_31(
	.I(main_k7ddrphy_dq_o_delayed31),
	.T(main_k7ddrphy_dq_t31),
	.IO(ddram_dq[31]),
	.O(main_k7ddrphy_dq_i_nodelay31)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_75 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip320[0]),
	.D2(main_k7ddrphy_bitslip320[1]),
	.D3(main_k7ddrphy_bitslip320[2]),
	.D4(main_k7ddrphy_bitslip320[3]),
	.D5(main_k7ddrphy_bitslip320[4]),
	.D6(main_k7ddrphy_bitslip320[5]),
	.D7(main_k7ddrphy_bitslip320[6]),
	.D8(main_k7ddrphy_bitslip320[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay32),
	.TQ(main_k7ddrphy_dq_t32)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_32 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed32),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip321[7]),
	.Q2(main_k7ddrphy_bitslip321[6]),
	.Q3(main_k7ddrphy_bitslip321[5]),
	.Q4(main_k7ddrphy_bitslip321[4]),
	.Q5(main_k7ddrphy_bitslip321[3]),
	.Q6(main_k7ddrphy_bitslip321[2]),
	.Q7(main_k7ddrphy_bitslip321[1]),
	.Q8(main_k7ddrphy_bitslip321[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_75 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed32),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay32)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_32 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay32),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed32)
);

IOBUF IOBUF_32(
	.I(main_k7ddrphy_dq_o_delayed32),
	.T(main_k7ddrphy_dq_t32),
	.IO(ddram_dq[32]),
	.O(main_k7ddrphy_dq_i_nodelay32)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_76 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip330[0]),
	.D2(main_k7ddrphy_bitslip330[1]),
	.D3(main_k7ddrphy_bitslip330[2]),
	.D4(main_k7ddrphy_bitslip330[3]),
	.D5(main_k7ddrphy_bitslip330[4]),
	.D6(main_k7ddrphy_bitslip330[5]),
	.D7(main_k7ddrphy_bitslip330[6]),
	.D8(main_k7ddrphy_bitslip330[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay33),
	.TQ(main_k7ddrphy_dq_t33)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_33 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed33),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip331[7]),
	.Q2(main_k7ddrphy_bitslip331[6]),
	.Q3(main_k7ddrphy_bitslip331[5]),
	.Q4(main_k7ddrphy_bitslip331[4]),
	.Q5(main_k7ddrphy_bitslip331[3]),
	.Q6(main_k7ddrphy_bitslip331[2]),
	.Q7(main_k7ddrphy_bitslip331[1]),
	.Q8(main_k7ddrphy_bitslip331[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_76 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed33),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay33)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_33 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay33),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed33)
);

IOBUF IOBUF_33(
	.I(main_k7ddrphy_dq_o_delayed33),
	.T(main_k7ddrphy_dq_t33),
	.IO(ddram_dq[33]),
	.O(main_k7ddrphy_dq_i_nodelay33)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_77 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip340[0]),
	.D2(main_k7ddrphy_bitslip340[1]),
	.D3(main_k7ddrphy_bitslip340[2]),
	.D4(main_k7ddrphy_bitslip340[3]),
	.D5(main_k7ddrphy_bitslip340[4]),
	.D6(main_k7ddrphy_bitslip340[5]),
	.D7(main_k7ddrphy_bitslip340[6]),
	.D8(main_k7ddrphy_bitslip340[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay34),
	.TQ(main_k7ddrphy_dq_t34)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_34 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed34),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip341[7]),
	.Q2(main_k7ddrphy_bitslip341[6]),
	.Q3(main_k7ddrphy_bitslip341[5]),
	.Q4(main_k7ddrphy_bitslip341[4]),
	.Q5(main_k7ddrphy_bitslip341[3]),
	.Q6(main_k7ddrphy_bitslip341[2]),
	.Q7(main_k7ddrphy_bitslip341[1]),
	.Q8(main_k7ddrphy_bitslip341[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_77 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed34),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay34)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_34 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay34),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed34)
);

IOBUF IOBUF_34(
	.I(main_k7ddrphy_dq_o_delayed34),
	.T(main_k7ddrphy_dq_t34),
	.IO(ddram_dq[34]),
	.O(main_k7ddrphy_dq_i_nodelay34)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_78 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip350[0]),
	.D2(main_k7ddrphy_bitslip350[1]),
	.D3(main_k7ddrphy_bitslip350[2]),
	.D4(main_k7ddrphy_bitslip350[3]),
	.D5(main_k7ddrphy_bitslip350[4]),
	.D6(main_k7ddrphy_bitslip350[5]),
	.D7(main_k7ddrphy_bitslip350[6]),
	.D8(main_k7ddrphy_bitslip350[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay35),
	.TQ(main_k7ddrphy_dq_t35)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_35 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed35),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip351[7]),
	.Q2(main_k7ddrphy_bitslip351[6]),
	.Q3(main_k7ddrphy_bitslip351[5]),
	.Q4(main_k7ddrphy_bitslip351[4]),
	.Q5(main_k7ddrphy_bitslip351[3]),
	.Q6(main_k7ddrphy_bitslip351[2]),
	.Q7(main_k7ddrphy_bitslip351[1]),
	.Q8(main_k7ddrphy_bitslip351[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_78 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed35),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay35)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_35 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay35),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed35)
);

IOBUF IOBUF_35(
	.I(main_k7ddrphy_dq_o_delayed35),
	.T(main_k7ddrphy_dq_t35),
	.IO(ddram_dq[35]),
	.O(main_k7ddrphy_dq_i_nodelay35)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_79 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip360[0]),
	.D2(main_k7ddrphy_bitslip360[1]),
	.D3(main_k7ddrphy_bitslip360[2]),
	.D4(main_k7ddrphy_bitslip360[3]),
	.D5(main_k7ddrphy_bitslip360[4]),
	.D6(main_k7ddrphy_bitslip360[5]),
	.D7(main_k7ddrphy_bitslip360[6]),
	.D8(main_k7ddrphy_bitslip360[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay36),
	.TQ(main_k7ddrphy_dq_t36)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_36 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed36),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip361[7]),
	.Q2(main_k7ddrphy_bitslip361[6]),
	.Q3(main_k7ddrphy_bitslip361[5]),
	.Q4(main_k7ddrphy_bitslip361[4]),
	.Q5(main_k7ddrphy_bitslip361[3]),
	.Q6(main_k7ddrphy_bitslip361[2]),
	.Q7(main_k7ddrphy_bitslip361[1]),
	.Q8(main_k7ddrphy_bitslip361[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_79 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed36),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay36)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_36 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay36),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed36)
);

IOBUF IOBUF_36(
	.I(main_k7ddrphy_dq_o_delayed36),
	.T(main_k7ddrphy_dq_t36),
	.IO(ddram_dq[36]),
	.O(main_k7ddrphy_dq_i_nodelay36)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_80 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip370[0]),
	.D2(main_k7ddrphy_bitslip370[1]),
	.D3(main_k7ddrphy_bitslip370[2]),
	.D4(main_k7ddrphy_bitslip370[3]),
	.D5(main_k7ddrphy_bitslip370[4]),
	.D6(main_k7ddrphy_bitslip370[5]),
	.D7(main_k7ddrphy_bitslip370[6]),
	.D8(main_k7ddrphy_bitslip370[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay37),
	.TQ(main_k7ddrphy_dq_t37)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_37 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed37),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip371[7]),
	.Q2(main_k7ddrphy_bitslip371[6]),
	.Q3(main_k7ddrphy_bitslip371[5]),
	.Q4(main_k7ddrphy_bitslip371[4]),
	.Q5(main_k7ddrphy_bitslip371[3]),
	.Q6(main_k7ddrphy_bitslip371[2]),
	.Q7(main_k7ddrphy_bitslip371[1]),
	.Q8(main_k7ddrphy_bitslip371[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_80 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed37),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay37)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_37 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay37),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed37)
);

IOBUF IOBUF_37(
	.I(main_k7ddrphy_dq_o_delayed37),
	.T(main_k7ddrphy_dq_t37),
	.IO(ddram_dq[37]),
	.O(main_k7ddrphy_dq_i_nodelay37)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_81 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip380[0]),
	.D2(main_k7ddrphy_bitslip380[1]),
	.D3(main_k7ddrphy_bitslip380[2]),
	.D4(main_k7ddrphy_bitslip380[3]),
	.D5(main_k7ddrphy_bitslip380[4]),
	.D6(main_k7ddrphy_bitslip380[5]),
	.D7(main_k7ddrphy_bitslip380[6]),
	.D8(main_k7ddrphy_bitslip380[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay38),
	.TQ(main_k7ddrphy_dq_t38)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_38 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed38),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip381[7]),
	.Q2(main_k7ddrphy_bitslip381[6]),
	.Q3(main_k7ddrphy_bitslip381[5]),
	.Q4(main_k7ddrphy_bitslip381[4]),
	.Q5(main_k7ddrphy_bitslip381[3]),
	.Q6(main_k7ddrphy_bitslip381[2]),
	.Q7(main_k7ddrphy_bitslip381[1]),
	.Q8(main_k7ddrphy_bitslip381[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_81 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed38),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay38)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_38 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay38),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed38)
);

IOBUF IOBUF_38(
	.I(main_k7ddrphy_dq_o_delayed38),
	.T(main_k7ddrphy_dq_t38),
	.IO(ddram_dq[38]),
	.O(main_k7ddrphy_dq_i_nodelay38)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_82 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip390[0]),
	.D2(main_k7ddrphy_bitslip390[1]),
	.D3(main_k7ddrphy_bitslip390[2]),
	.D4(main_k7ddrphy_bitslip390[3]),
	.D5(main_k7ddrphy_bitslip390[4]),
	.D6(main_k7ddrphy_bitslip390[5]),
	.D7(main_k7ddrphy_bitslip390[6]),
	.D8(main_k7ddrphy_bitslip390[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay39),
	.TQ(main_k7ddrphy_dq_t39)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_39 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed39),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip391[7]),
	.Q2(main_k7ddrphy_bitslip391[6]),
	.Q3(main_k7ddrphy_bitslip391[5]),
	.Q4(main_k7ddrphy_bitslip391[4]),
	.Q5(main_k7ddrphy_bitslip391[3]),
	.Q6(main_k7ddrphy_bitslip391[2]),
	.Q7(main_k7ddrphy_bitslip391[1]),
	.Q8(main_k7ddrphy_bitslip391[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_82 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed39),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay39)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_39 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay39),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[4] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed39)
);

IOBUF IOBUF_39(
	.I(main_k7ddrphy_dq_o_delayed39),
	.T(main_k7ddrphy_dq_t39),
	.IO(ddram_dq[39]),
	.O(main_k7ddrphy_dq_i_nodelay39)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_83 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip400[0]),
	.D2(main_k7ddrphy_bitslip400[1]),
	.D3(main_k7ddrphy_bitslip400[2]),
	.D4(main_k7ddrphy_bitslip400[3]),
	.D5(main_k7ddrphy_bitslip400[4]),
	.D6(main_k7ddrphy_bitslip400[5]),
	.D7(main_k7ddrphy_bitslip400[6]),
	.D8(main_k7ddrphy_bitslip400[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay40),
	.TQ(main_k7ddrphy_dq_t40)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_40 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed40),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip401[7]),
	.Q2(main_k7ddrphy_bitslip401[6]),
	.Q3(main_k7ddrphy_bitslip401[5]),
	.Q4(main_k7ddrphy_bitslip401[4]),
	.Q5(main_k7ddrphy_bitslip401[3]),
	.Q6(main_k7ddrphy_bitslip401[2]),
	.Q7(main_k7ddrphy_bitslip401[1]),
	.Q8(main_k7ddrphy_bitslip401[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_83 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed40),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay40)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_40 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay40),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed40)
);

IOBUF IOBUF_40(
	.I(main_k7ddrphy_dq_o_delayed40),
	.T(main_k7ddrphy_dq_t40),
	.IO(ddram_dq[40]),
	.O(main_k7ddrphy_dq_i_nodelay40)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_84 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip410[0]),
	.D2(main_k7ddrphy_bitslip410[1]),
	.D3(main_k7ddrphy_bitslip410[2]),
	.D4(main_k7ddrphy_bitslip410[3]),
	.D5(main_k7ddrphy_bitslip410[4]),
	.D6(main_k7ddrphy_bitslip410[5]),
	.D7(main_k7ddrphy_bitslip410[6]),
	.D8(main_k7ddrphy_bitslip410[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay41),
	.TQ(main_k7ddrphy_dq_t41)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_41 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed41),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip411[7]),
	.Q2(main_k7ddrphy_bitslip411[6]),
	.Q3(main_k7ddrphy_bitslip411[5]),
	.Q4(main_k7ddrphy_bitslip411[4]),
	.Q5(main_k7ddrphy_bitslip411[3]),
	.Q6(main_k7ddrphy_bitslip411[2]),
	.Q7(main_k7ddrphy_bitslip411[1]),
	.Q8(main_k7ddrphy_bitslip411[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_84 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed41),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay41)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_41 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay41),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed41)
);

IOBUF IOBUF_41(
	.I(main_k7ddrphy_dq_o_delayed41),
	.T(main_k7ddrphy_dq_t41),
	.IO(ddram_dq[41]),
	.O(main_k7ddrphy_dq_i_nodelay41)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_85 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip420[0]),
	.D2(main_k7ddrphy_bitslip420[1]),
	.D3(main_k7ddrphy_bitslip420[2]),
	.D4(main_k7ddrphy_bitslip420[3]),
	.D5(main_k7ddrphy_bitslip420[4]),
	.D6(main_k7ddrphy_bitslip420[5]),
	.D7(main_k7ddrphy_bitslip420[6]),
	.D8(main_k7ddrphy_bitslip420[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay42),
	.TQ(main_k7ddrphy_dq_t42)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_42 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed42),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip421[7]),
	.Q2(main_k7ddrphy_bitslip421[6]),
	.Q3(main_k7ddrphy_bitslip421[5]),
	.Q4(main_k7ddrphy_bitslip421[4]),
	.Q5(main_k7ddrphy_bitslip421[3]),
	.Q6(main_k7ddrphy_bitslip421[2]),
	.Q7(main_k7ddrphy_bitslip421[1]),
	.Q8(main_k7ddrphy_bitslip421[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_85 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed42),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay42)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_42 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay42),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed42)
);

IOBUF IOBUF_42(
	.I(main_k7ddrphy_dq_o_delayed42),
	.T(main_k7ddrphy_dq_t42),
	.IO(ddram_dq[42]),
	.O(main_k7ddrphy_dq_i_nodelay42)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_86 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip430[0]),
	.D2(main_k7ddrphy_bitslip430[1]),
	.D3(main_k7ddrphy_bitslip430[2]),
	.D4(main_k7ddrphy_bitslip430[3]),
	.D5(main_k7ddrphy_bitslip430[4]),
	.D6(main_k7ddrphy_bitslip430[5]),
	.D7(main_k7ddrphy_bitslip430[6]),
	.D8(main_k7ddrphy_bitslip430[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay43),
	.TQ(main_k7ddrphy_dq_t43)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_43 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed43),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip431[7]),
	.Q2(main_k7ddrphy_bitslip431[6]),
	.Q3(main_k7ddrphy_bitslip431[5]),
	.Q4(main_k7ddrphy_bitslip431[4]),
	.Q5(main_k7ddrphy_bitslip431[3]),
	.Q6(main_k7ddrphy_bitslip431[2]),
	.Q7(main_k7ddrphy_bitslip431[1]),
	.Q8(main_k7ddrphy_bitslip431[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_86 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed43),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay43)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_43 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay43),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed43)
);

IOBUF IOBUF_43(
	.I(main_k7ddrphy_dq_o_delayed43),
	.T(main_k7ddrphy_dq_t43),
	.IO(ddram_dq[43]),
	.O(main_k7ddrphy_dq_i_nodelay43)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_87 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip440[0]),
	.D2(main_k7ddrphy_bitslip440[1]),
	.D3(main_k7ddrphy_bitslip440[2]),
	.D4(main_k7ddrphy_bitslip440[3]),
	.D5(main_k7ddrphy_bitslip440[4]),
	.D6(main_k7ddrphy_bitslip440[5]),
	.D7(main_k7ddrphy_bitslip440[6]),
	.D8(main_k7ddrphy_bitslip440[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay44),
	.TQ(main_k7ddrphy_dq_t44)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_44 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed44),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip441[7]),
	.Q2(main_k7ddrphy_bitslip441[6]),
	.Q3(main_k7ddrphy_bitslip441[5]),
	.Q4(main_k7ddrphy_bitslip441[4]),
	.Q5(main_k7ddrphy_bitslip441[3]),
	.Q6(main_k7ddrphy_bitslip441[2]),
	.Q7(main_k7ddrphy_bitslip441[1]),
	.Q8(main_k7ddrphy_bitslip441[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_87 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed44),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay44)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_44 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay44),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed44)
);

IOBUF IOBUF_44(
	.I(main_k7ddrphy_dq_o_delayed44),
	.T(main_k7ddrphy_dq_t44),
	.IO(ddram_dq[44]),
	.O(main_k7ddrphy_dq_i_nodelay44)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_88 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip450[0]),
	.D2(main_k7ddrphy_bitslip450[1]),
	.D3(main_k7ddrphy_bitslip450[2]),
	.D4(main_k7ddrphy_bitslip450[3]),
	.D5(main_k7ddrphy_bitslip450[4]),
	.D6(main_k7ddrphy_bitslip450[5]),
	.D7(main_k7ddrphy_bitslip450[6]),
	.D8(main_k7ddrphy_bitslip450[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay45),
	.TQ(main_k7ddrphy_dq_t45)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_45 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed45),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip451[7]),
	.Q2(main_k7ddrphy_bitslip451[6]),
	.Q3(main_k7ddrphy_bitslip451[5]),
	.Q4(main_k7ddrphy_bitslip451[4]),
	.Q5(main_k7ddrphy_bitslip451[3]),
	.Q6(main_k7ddrphy_bitslip451[2]),
	.Q7(main_k7ddrphy_bitslip451[1]),
	.Q8(main_k7ddrphy_bitslip451[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_88 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed45),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay45)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_45 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay45),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed45)
);

IOBUF IOBUF_45(
	.I(main_k7ddrphy_dq_o_delayed45),
	.T(main_k7ddrphy_dq_t45),
	.IO(ddram_dq[45]),
	.O(main_k7ddrphy_dq_i_nodelay45)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_89 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip460[0]),
	.D2(main_k7ddrphy_bitslip460[1]),
	.D3(main_k7ddrphy_bitslip460[2]),
	.D4(main_k7ddrphy_bitslip460[3]),
	.D5(main_k7ddrphy_bitslip460[4]),
	.D6(main_k7ddrphy_bitslip460[5]),
	.D7(main_k7ddrphy_bitslip460[6]),
	.D8(main_k7ddrphy_bitslip460[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay46),
	.TQ(main_k7ddrphy_dq_t46)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_46 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed46),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip461[7]),
	.Q2(main_k7ddrphy_bitslip461[6]),
	.Q3(main_k7ddrphy_bitslip461[5]),
	.Q4(main_k7ddrphy_bitslip461[4]),
	.Q5(main_k7ddrphy_bitslip461[3]),
	.Q6(main_k7ddrphy_bitslip461[2]),
	.Q7(main_k7ddrphy_bitslip461[1]),
	.Q8(main_k7ddrphy_bitslip461[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_89 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed46),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay46)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_46 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay46),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed46)
);

IOBUF IOBUF_46(
	.I(main_k7ddrphy_dq_o_delayed46),
	.T(main_k7ddrphy_dq_t46),
	.IO(ddram_dq[46]),
	.O(main_k7ddrphy_dq_i_nodelay46)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_90 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip470[0]),
	.D2(main_k7ddrphy_bitslip470[1]),
	.D3(main_k7ddrphy_bitslip470[2]),
	.D4(main_k7ddrphy_bitslip470[3]),
	.D5(main_k7ddrphy_bitslip470[4]),
	.D6(main_k7ddrphy_bitslip470[5]),
	.D7(main_k7ddrphy_bitslip470[6]),
	.D8(main_k7ddrphy_bitslip470[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay47),
	.TQ(main_k7ddrphy_dq_t47)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_47 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed47),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip471[7]),
	.Q2(main_k7ddrphy_bitslip471[6]),
	.Q3(main_k7ddrphy_bitslip471[5]),
	.Q4(main_k7ddrphy_bitslip471[4]),
	.Q5(main_k7ddrphy_bitslip471[3]),
	.Q6(main_k7ddrphy_bitslip471[2]),
	.Q7(main_k7ddrphy_bitslip471[1]),
	.Q8(main_k7ddrphy_bitslip471[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_90 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed47),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay47)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_47 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay47),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[5] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed47)
);

IOBUF IOBUF_47(
	.I(main_k7ddrphy_dq_o_delayed47),
	.T(main_k7ddrphy_dq_t47),
	.IO(ddram_dq[47]),
	.O(main_k7ddrphy_dq_i_nodelay47)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_91 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip480[0]),
	.D2(main_k7ddrphy_bitslip480[1]),
	.D3(main_k7ddrphy_bitslip480[2]),
	.D4(main_k7ddrphy_bitslip480[3]),
	.D5(main_k7ddrphy_bitslip480[4]),
	.D6(main_k7ddrphy_bitslip480[5]),
	.D7(main_k7ddrphy_bitslip480[6]),
	.D8(main_k7ddrphy_bitslip480[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay48),
	.TQ(main_k7ddrphy_dq_t48)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_48 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed48),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip481[7]),
	.Q2(main_k7ddrphy_bitslip481[6]),
	.Q3(main_k7ddrphy_bitslip481[5]),
	.Q4(main_k7ddrphy_bitslip481[4]),
	.Q5(main_k7ddrphy_bitslip481[3]),
	.Q6(main_k7ddrphy_bitslip481[2]),
	.Q7(main_k7ddrphy_bitslip481[1]),
	.Q8(main_k7ddrphy_bitslip481[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_91 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed48),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay48)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_48 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay48),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed48)
);

IOBUF IOBUF_48(
	.I(main_k7ddrphy_dq_o_delayed48),
	.T(main_k7ddrphy_dq_t48),
	.IO(ddram_dq[48]),
	.O(main_k7ddrphy_dq_i_nodelay48)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_92 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip490[0]),
	.D2(main_k7ddrphy_bitslip490[1]),
	.D3(main_k7ddrphy_bitslip490[2]),
	.D4(main_k7ddrphy_bitslip490[3]),
	.D5(main_k7ddrphy_bitslip490[4]),
	.D6(main_k7ddrphy_bitslip490[5]),
	.D7(main_k7ddrphy_bitslip490[6]),
	.D8(main_k7ddrphy_bitslip490[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay49),
	.TQ(main_k7ddrphy_dq_t49)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_49 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed49),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip491[7]),
	.Q2(main_k7ddrphy_bitslip491[6]),
	.Q3(main_k7ddrphy_bitslip491[5]),
	.Q4(main_k7ddrphy_bitslip491[4]),
	.Q5(main_k7ddrphy_bitslip491[3]),
	.Q6(main_k7ddrphy_bitslip491[2]),
	.Q7(main_k7ddrphy_bitslip491[1]),
	.Q8(main_k7ddrphy_bitslip491[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_92 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed49),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay49)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_49 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay49),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed49)
);

IOBUF IOBUF_49(
	.I(main_k7ddrphy_dq_o_delayed49),
	.T(main_k7ddrphy_dq_t49),
	.IO(ddram_dq[49]),
	.O(main_k7ddrphy_dq_i_nodelay49)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_93 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip500[0]),
	.D2(main_k7ddrphy_bitslip500[1]),
	.D3(main_k7ddrphy_bitslip500[2]),
	.D4(main_k7ddrphy_bitslip500[3]),
	.D5(main_k7ddrphy_bitslip500[4]),
	.D6(main_k7ddrphy_bitslip500[5]),
	.D7(main_k7ddrphy_bitslip500[6]),
	.D8(main_k7ddrphy_bitslip500[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay50),
	.TQ(main_k7ddrphy_dq_t50)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_50 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed50),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip501[7]),
	.Q2(main_k7ddrphy_bitslip501[6]),
	.Q3(main_k7ddrphy_bitslip501[5]),
	.Q4(main_k7ddrphy_bitslip501[4]),
	.Q5(main_k7ddrphy_bitslip501[3]),
	.Q6(main_k7ddrphy_bitslip501[2]),
	.Q7(main_k7ddrphy_bitslip501[1]),
	.Q8(main_k7ddrphy_bitslip501[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_93 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed50),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay50)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_50 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay50),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed50)
);

IOBUF IOBUF_50(
	.I(main_k7ddrphy_dq_o_delayed50),
	.T(main_k7ddrphy_dq_t50),
	.IO(ddram_dq[50]),
	.O(main_k7ddrphy_dq_i_nodelay50)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_94 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip510[0]),
	.D2(main_k7ddrphy_bitslip510[1]),
	.D3(main_k7ddrphy_bitslip510[2]),
	.D4(main_k7ddrphy_bitslip510[3]),
	.D5(main_k7ddrphy_bitslip510[4]),
	.D6(main_k7ddrphy_bitslip510[5]),
	.D7(main_k7ddrphy_bitslip510[6]),
	.D8(main_k7ddrphy_bitslip510[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay51),
	.TQ(main_k7ddrphy_dq_t51)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_51 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed51),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip511[7]),
	.Q2(main_k7ddrphy_bitslip511[6]),
	.Q3(main_k7ddrphy_bitslip511[5]),
	.Q4(main_k7ddrphy_bitslip511[4]),
	.Q5(main_k7ddrphy_bitslip511[3]),
	.Q6(main_k7ddrphy_bitslip511[2]),
	.Q7(main_k7ddrphy_bitslip511[1]),
	.Q8(main_k7ddrphy_bitslip511[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_94 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed51),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay51)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_51 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay51),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed51)
);

IOBUF IOBUF_51(
	.I(main_k7ddrphy_dq_o_delayed51),
	.T(main_k7ddrphy_dq_t51),
	.IO(ddram_dq[51]),
	.O(main_k7ddrphy_dq_i_nodelay51)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_95 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip520[0]),
	.D2(main_k7ddrphy_bitslip520[1]),
	.D3(main_k7ddrphy_bitslip520[2]),
	.D4(main_k7ddrphy_bitslip520[3]),
	.D5(main_k7ddrphy_bitslip520[4]),
	.D6(main_k7ddrphy_bitslip520[5]),
	.D7(main_k7ddrphy_bitslip520[6]),
	.D8(main_k7ddrphy_bitslip520[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay52),
	.TQ(main_k7ddrphy_dq_t52)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_52 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed52),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip521[7]),
	.Q2(main_k7ddrphy_bitslip521[6]),
	.Q3(main_k7ddrphy_bitslip521[5]),
	.Q4(main_k7ddrphy_bitslip521[4]),
	.Q5(main_k7ddrphy_bitslip521[3]),
	.Q6(main_k7ddrphy_bitslip521[2]),
	.Q7(main_k7ddrphy_bitslip521[1]),
	.Q8(main_k7ddrphy_bitslip521[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_95 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed52),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay52)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_52 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay52),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed52)
);

IOBUF IOBUF_52(
	.I(main_k7ddrphy_dq_o_delayed52),
	.T(main_k7ddrphy_dq_t52),
	.IO(ddram_dq[52]),
	.O(main_k7ddrphy_dq_i_nodelay52)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_96 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip530[0]),
	.D2(main_k7ddrphy_bitslip530[1]),
	.D3(main_k7ddrphy_bitslip530[2]),
	.D4(main_k7ddrphy_bitslip530[3]),
	.D5(main_k7ddrphy_bitslip530[4]),
	.D6(main_k7ddrphy_bitslip530[5]),
	.D7(main_k7ddrphy_bitslip530[6]),
	.D8(main_k7ddrphy_bitslip530[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay53),
	.TQ(main_k7ddrphy_dq_t53)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_53 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed53),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip531[7]),
	.Q2(main_k7ddrphy_bitslip531[6]),
	.Q3(main_k7ddrphy_bitslip531[5]),
	.Q4(main_k7ddrphy_bitslip531[4]),
	.Q5(main_k7ddrphy_bitslip531[3]),
	.Q6(main_k7ddrphy_bitslip531[2]),
	.Q7(main_k7ddrphy_bitslip531[1]),
	.Q8(main_k7ddrphy_bitslip531[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_96 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed53),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay53)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_53 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay53),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed53)
);

IOBUF IOBUF_53(
	.I(main_k7ddrphy_dq_o_delayed53),
	.T(main_k7ddrphy_dq_t53),
	.IO(ddram_dq[53]),
	.O(main_k7ddrphy_dq_i_nodelay53)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_97 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip540[0]),
	.D2(main_k7ddrphy_bitslip540[1]),
	.D3(main_k7ddrphy_bitslip540[2]),
	.D4(main_k7ddrphy_bitslip540[3]),
	.D5(main_k7ddrphy_bitslip540[4]),
	.D6(main_k7ddrphy_bitslip540[5]),
	.D7(main_k7ddrphy_bitslip540[6]),
	.D8(main_k7ddrphy_bitslip540[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay54),
	.TQ(main_k7ddrphy_dq_t54)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_54 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed54),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip541[7]),
	.Q2(main_k7ddrphy_bitslip541[6]),
	.Q3(main_k7ddrphy_bitslip541[5]),
	.Q4(main_k7ddrphy_bitslip541[4]),
	.Q5(main_k7ddrphy_bitslip541[3]),
	.Q6(main_k7ddrphy_bitslip541[2]),
	.Q7(main_k7ddrphy_bitslip541[1]),
	.Q8(main_k7ddrphy_bitslip541[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_97 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed54),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay54)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_54 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay54),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed54)
);

IOBUF IOBUF_54(
	.I(main_k7ddrphy_dq_o_delayed54),
	.T(main_k7ddrphy_dq_t54),
	.IO(ddram_dq[54]),
	.O(main_k7ddrphy_dq_i_nodelay54)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_98 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip550[0]),
	.D2(main_k7ddrphy_bitslip550[1]),
	.D3(main_k7ddrphy_bitslip550[2]),
	.D4(main_k7ddrphy_bitslip550[3]),
	.D5(main_k7ddrphy_bitslip550[4]),
	.D6(main_k7ddrphy_bitslip550[5]),
	.D7(main_k7ddrphy_bitslip550[6]),
	.D8(main_k7ddrphy_bitslip550[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay55),
	.TQ(main_k7ddrphy_dq_t55)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_55 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed55),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip551[7]),
	.Q2(main_k7ddrphy_bitslip551[6]),
	.Q3(main_k7ddrphy_bitslip551[5]),
	.Q4(main_k7ddrphy_bitslip551[4]),
	.Q5(main_k7ddrphy_bitslip551[3]),
	.Q6(main_k7ddrphy_bitslip551[2]),
	.Q7(main_k7ddrphy_bitslip551[1]),
	.Q8(main_k7ddrphy_bitslip551[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_98 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed55),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay55)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_55 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay55),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[6] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed55)
);

IOBUF IOBUF_55(
	.I(main_k7ddrphy_dq_o_delayed55),
	.T(main_k7ddrphy_dq_t55),
	.IO(ddram_dq[55]),
	.O(main_k7ddrphy_dq_i_nodelay55)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_99 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip560[0]),
	.D2(main_k7ddrphy_bitslip560[1]),
	.D3(main_k7ddrphy_bitslip560[2]),
	.D4(main_k7ddrphy_bitslip560[3]),
	.D5(main_k7ddrphy_bitslip560[4]),
	.D6(main_k7ddrphy_bitslip560[5]),
	.D7(main_k7ddrphy_bitslip560[6]),
	.D8(main_k7ddrphy_bitslip560[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay56),
	.TQ(main_k7ddrphy_dq_t56)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_56 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed56),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip561[7]),
	.Q2(main_k7ddrphy_bitslip561[6]),
	.Q3(main_k7ddrphy_bitslip561[5]),
	.Q4(main_k7ddrphy_bitslip561[4]),
	.Q5(main_k7ddrphy_bitslip561[3]),
	.Q6(main_k7ddrphy_bitslip561[2]),
	.Q7(main_k7ddrphy_bitslip561[1]),
	.Q8(main_k7ddrphy_bitslip561[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_99 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed56),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay56)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_56 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay56),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed56)
);

IOBUF IOBUF_56(
	.I(main_k7ddrphy_dq_o_delayed56),
	.T(main_k7ddrphy_dq_t56),
	.IO(ddram_dq[56]),
	.O(main_k7ddrphy_dq_i_nodelay56)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_100 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip570[0]),
	.D2(main_k7ddrphy_bitslip570[1]),
	.D3(main_k7ddrphy_bitslip570[2]),
	.D4(main_k7ddrphy_bitslip570[3]),
	.D5(main_k7ddrphy_bitslip570[4]),
	.D6(main_k7ddrphy_bitslip570[5]),
	.D7(main_k7ddrphy_bitslip570[6]),
	.D8(main_k7ddrphy_bitslip570[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay57),
	.TQ(main_k7ddrphy_dq_t57)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_57 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed57),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip571[7]),
	.Q2(main_k7ddrphy_bitslip571[6]),
	.Q3(main_k7ddrphy_bitslip571[5]),
	.Q4(main_k7ddrphy_bitslip571[4]),
	.Q5(main_k7ddrphy_bitslip571[3]),
	.Q6(main_k7ddrphy_bitslip571[2]),
	.Q7(main_k7ddrphy_bitslip571[1]),
	.Q8(main_k7ddrphy_bitslip571[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_100 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed57),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay57)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_57 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay57),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed57)
);

IOBUF IOBUF_57(
	.I(main_k7ddrphy_dq_o_delayed57),
	.T(main_k7ddrphy_dq_t57),
	.IO(ddram_dq[57]),
	.O(main_k7ddrphy_dq_i_nodelay57)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_101 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip580[0]),
	.D2(main_k7ddrphy_bitslip580[1]),
	.D3(main_k7ddrphy_bitslip580[2]),
	.D4(main_k7ddrphy_bitslip580[3]),
	.D5(main_k7ddrphy_bitslip580[4]),
	.D6(main_k7ddrphy_bitslip580[5]),
	.D7(main_k7ddrphy_bitslip580[6]),
	.D8(main_k7ddrphy_bitslip580[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay58),
	.TQ(main_k7ddrphy_dq_t58)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_58 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed58),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip581[7]),
	.Q2(main_k7ddrphy_bitslip581[6]),
	.Q3(main_k7ddrphy_bitslip581[5]),
	.Q4(main_k7ddrphy_bitslip581[4]),
	.Q5(main_k7ddrphy_bitslip581[3]),
	.Q6(main_k7ddrphy_bitslip581[2]),
	.Q7(main_k7ddrphy_bitslip581[1]),
	.Q8(main_k7ddrphy_bitslip581[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_101 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed58),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay58)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_58 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay58),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed58)
);

IOBUF IOBUF_58(
	.I(main_k7ddrphy_dq_o_delayed58),
	.T(main_k7ddrphy_dq_t58),
	.IO(ddram_dq[58]),
	.O(main_k7ddrphy_dq_i_nodelay58)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_102 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip590[0]),
	.D2(main_k7ddrphy_bitslip590[1]),
	.D3(main_k7ddrphy_bitslip590[2]),
	.D4(main_k7ddrphy_bitslip590[3]),
	.D5(main_k7ddrphy_bitslip590[4]),
	.D6(main_k7ddrphy_bitslip590[5]),
	.D7(main_k7ddrphy_bitslip590[6]),
	.D8(main_k7ddrphy_bitslip590[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay59),
	.TQ(main_k7ddrphy_dq_t59)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_59 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed59),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip591[7]),
	.Q2(main_k7ddrphy_bitslip591[6]),
	.Q3(main_k7ddrphy_bitslip591[5]),
	.Q4(main_k7ddrphy_bitslip591[4]),
	.Q5(main_k7ddrphy_bitslip591[3]),
	.Q6(main_k7ddrphy_bitslip591[2]),
	.Q7(main_k7ddrphy_bitslip591[1]),
	.Q8(main_k7ddrphy_bitslip591[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_102 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed59),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay59)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_59 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay59),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed59)
);

IOBUF IOBUF_59(
	.I(main_k7ddrphy_dq_o_delayed59),
	.T(main_k7ddrphy_dq_t59),
	.IO(ddram_dq[59]),
	.O(main_k7ddrphy_dq_i_nodelay59)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_103 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip600[0]),
	.D2(main_k7ddrphy_bitslip600[1]),
	.D3(main_k7ddrphy_bitslip600[2]),
	.D4(main_k7ddrphy_bitslip600[3]),
	.D5(main_k7ddrphy_bitslip600[4]),
	.D6(main_k7ddrphy_bitslip600[5]),
	.D7(main_k7ddrphy_bitslip600[6]),
	.D8(main_k7ddrphy_bitslip600[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay60),
	.TQ(main_k7ddrphy_dq_t60)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_60 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed60),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip601[7]),
	.Q2(main_k7ddrphy_bitslip601[6]),
	.Q3(main_k7ddrphy_bitslip601[5]),
	.Q4(main_k7ddrphy_bitslip601[4]),
	.Q5(main_k7ddrphy_bitslip601[3]),
	.Q6(main_k7ddrphy_bitslip601[2]),
	.Q7(main_k7ddrphy_bitslip601[1]),
	.Q8(main_k7ddrphy_bitslip601[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_103 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed60),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay60)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_60 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay60),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed60)
);

IOBUF IOBUF_60(
	.I(main_k7ddrphy_dq_o_delayed60),
	.T(main_k7ddrphy_dq_t60),
	.IO(ddram_dq[60]),
	.O(main_k7ddrphy_dq_i_nodelay60)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_104 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip610[0]),
	.D2(main_k7ddrphy_bitslip610[1]),
	.D3(main_k7ddrphy_bitslip610[2]),
	.D4(main_k7ddrphy_bitslip610[3]),
	.D5(main_k7ddrphy_bitslip610[4]),
	.D6(main_k7ddrphy_bitslip610[5]),
	.D7(main_k7ddrphy_bitslip610[6]),
	.D8(main_k7ddrphy_bitslip610[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay61),
	.TQ(main_k7ddrphy_dq_t61)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_61 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed61),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip611[7]),
	.Q2(main_k7ddrphy_bitslip611[6]),
	.Q3(main_k7ddrphy_bitslip611[5]),
	.Q4(main_k7ddrphy_bitslip611[4]),
	.Q5(main_k7ddrphy_bitslip611[3]),
	.Q6(main_k7ddrphy_bitslip611[2]),
	.Q7(main_k7ddrphy_bitslip611[1]),
	.Q8(main_k7ddrphy_bitslip611[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_104 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed61),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay61)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_61 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay61),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed61)
);

IOBUF IOBUF_61(
	.I(main_k7ddrphy_dq_o_delayed61),
	.T(main_k7ddrphy_dq_t61),
	.IO(ddram_dq[61]),
	.O(main_k7ddrphy_dq_i_nodelay61)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_105 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip620[0]),
	.D2(main_k7ddrphy_bitslip620[1]),
	.D3(main_k7ddrphy_bitslip620[2]),
	.D4(main_k7ddrphy_bitslip620[3]),
	.D5(main_k7ddrphy_bitslip620[4]),
	.D6(main_k7ddrphy_bitslip620[5]),
	.D7(main_k7ddrphy_bitslip620[6]),
	.D8(main_k7ddrphy_bitslip620[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay62),
	.TQ(main_k7ddrphy_dq_t62)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_62 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed62),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip621[7]),
	.Q2(main_k7ddrphy_bitslip621[6]),
	.Q3(main_k7ddrphy_bitslip621[5]),
	.Q4(main_k7ddrphy_bitslip621[4]),
	.Q5(main_k7ddrphy_bitslip621[3]),
	.Q6(main_k7ddrphy_bitslip621[2]),
	.Q7(main_k7ddrphy_bitslip621[1]),
	.Q8(main_k7ddrphy_bitslip621[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_105 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed62),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay62)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_62 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay62),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed62)
);

IOBUF IOBUF_62(
	.I(main_k7ddrphy_dq_o_delayed62),
	.T(main_k7ddrphy_dq_t62),
	.IO(ddram_dq[62]),
	.O(main_k7ddrphy_dq_i_nodelay62)
);

OSERDESE2 #(
	.DATA_RATE_OQ("DDR"),
	.DATA_RATE_TQ("BUF"),
	.DATA_WIDTH(4'd8),
	.SERDES_MODE("MASTER"),
	.TRISTATE_WIDTH(1'd1)
) OSERDESE2_106 (
	.CLK(sys4x_clk),
	.CLKDIV(sys_clk),
	.D1(main_k7ddrphy_bitslip630[0]),
	.D2(main_k7ddrphy_bitslip630[1]),
	.D3(main_k7ddrphy_bitslip630[2]),
	.D4(main_k7ddrphy_bitslip630[3]),
	.D5(main_k7ddrphy_bitslip630[4]),
	.D6(main_k7ddrphy_bitslip630[5]),
	.D7(main_k7ddrphy_bitslip630[6]),
	.D8(main_k7ddrphy_bitslip630[7]),
	.OCE(1'd1),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.T1((~main_k7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1)),
	.TCE(1'd1),
	.OQ(main_k7ddrphy_dq_o_nodelay63),
	.TQ(main_k7ddrphy_dq_t63)
);

ISERDESE2 #(
	.DATA_RATE("DDR"),
	.DATA_WIDTH(4'd8),
	.INTERFACE_TYPE("NETWORKING"),
	.IOBDELAY("IFD"),
	.NUM_CE(1'd1),
	.SERDES_MODE("MASTER")
) ISERDESE2_63 (
	.BITSLIP(1'd0),
	.CE1(1'd1),
	.CLK(sys4x_clk),
	.CLKB((~sys4x_clk)),
	.CLKDIV(sys_clk),
	.DDLY(main_k7ddrphy_dq_i_delayed63),
	.RST((sys_rst | main_k7ddrphy_rst_storage)),
	.Q1(main_k7ddrphy_bitslip631[7]),
	.Q2(main_k7ddrphy_bitslip631[6]),
	.Q3(main_k7ddrphy_bitslip631[5]),
	.Q4(main_k7ddrphy_bitslip631[4]),
	.Q5(main_k7ddrphy_bitslip631[3]),
	.Q6(main_k7ddrphy_bitslip631[2]),
	.Q7(main_k7ddrphy_bitslip631[1]),
	.Q8(main_k7ddrphy_bitslip631[0])
);

ODELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("ODATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.ODELAY_TYPE("VARIABLE"),
	.ODELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) ODELAYE2_106 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_inc_re)),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_wdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_o_delayed63),
	.ODATAIN(main_k7ddrphy_dq_o_nodelay63)
);

IDELAYE2 #(
	.CINVCTRL_SEL("FALSE"),
	.DELAY_SRC("IDATAIN"),
	.HIGH_PERFORMANCE_MODE("TRUE"),
	.IDELAY_TYPE("VARIABLE"),
	.IDELAY_VALUE(1'd0),
	.PIPE_SEL("FALSE"),
	.REFCLK_FREQUENCY(200.0),
	.SIGNAL_PATTERN("DATA")
) IDELAYE2_63 (
	.C(sys_clk),
	.CE((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_inc_re)),
	.IDATAIN(main_k7ddrphy_dq_i_nodelay63),
	.INC(1'd1),
	.LD(((main_k7ddrphy_dly_sel_storage[7] & main_k7ddrphy_rdly_dq_rst_re) | main_k7ddrphy_rst_storage)),
	.LDPIPEEN(1'd0),
	.DATAOUT(main_k7ddrphy_dq_i_delayed63)
);

IOBUF IOBUF_63(
	.I(main_k7ddrphy_dq_o_delayed63),
	.T(main_k7ddrphy_dq_t63),
	.IO(ddram_dq[63]),
	.O(main_k7ddrphy_dq_i_nodelay63)
);

//------------------------------------------------------------------------------
// Memory storage_2: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_2[0:7];
reg [23:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine0_wrport_we)
		storage_2[main_basesoc_sdram_bankmachine0_wrport_adr] <= main_basesoc_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[main_basesoc_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign main_basesoc_sdram_bankmachine0_rdport_dat_r = storage_2[main_basesoc_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_3[0:7];
reg [23:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine1_wrport_we)
		storage_3[main_basesoc_sdram_bankmachine1_wrport_adr] <= main_basesoc_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[main_basesoc_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign main_basesoc_sdram_bankmachine1_rdport_dat_r = storage_3[main_basesoc_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_4[0:7];
reg [23:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine2_wrport_we)
		storage_4[main_basesoc_sdram_bankmachine2_wrport_adr] <= main_basesoc_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[main_basesoc_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign main_basesoc_sdram_bankmachine2_rdport_dat_r = storage_4[main_basesoc_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_5[0:7];
reg [23:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine3_wrport_we)
		storage_5[main_basesoc_sdram_bankmachine3_wrport_adr] <= main_basesoc_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[main_basesoc_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign main_basesoc_sdram_bankmachine3_rdport_dat_r = storage_5[main_basesoc_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_6[0:7];
reg [23:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine4_wrport_we)
		storage_6[main_basesoc_sdram_bankmachine4_wrport_adr] <= main_basesoc_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[main_basesoc_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign main_basesoc_sdram_bankmachine4_rdport_dat_r = storage_6[main_basesoc_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_7[0:7];
reg [23:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine5_wrport_we)
		storage_7[main_basesoc_sdram_bankmachine5_wrport_adr] <= main_basesoc_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[main_basesoc_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign main_basesoc_sdram_bankmachine5_rdport_dat_r = storage_7[main_basesoc_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_8[0:7];
reg [23:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine6_wrport_we)
		storage_8[main_basesoc_sdram_bankmachine6_wrport_adr] <= main_basesoc_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[main_basesoc_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign main_basesoc_sdram_bankmachine6_rdport_dat_r = storage_8[main_basesoc_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 8-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_9[0:7];
reg [23:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (main_basesoc_sdram_bankmachine7_wrport_we)
		storage_9[main_basesoc_sdram_bankmachine7_wrport_adr] <= main_basesoc_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[main_basesoc_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign main_basesoc_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign main_basesoc_sdram_bankmachine7_rdport_dat_r = storage_9[main_basesoc_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 128-words x 28-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 28 
reg [27:0] tag_mem[0:127];
reg [6:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_tag_port_we)
		tag_mem[main_basesoc_tag_port_adr] <= main_basesoc_tag_port_dat_w;
	tag_mem_adr0 <= main_basesoc_tag_port_adr;
end
assign main_basesoc_tag_port_dat_r = tag_mem[tag_mem_adr0];


FDCE FDCE(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(main_crg_reset),
	.Q(builder_basesoc_reset0)
);

FDCE FDCE_1(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_basesoc_reset0),
	.Q(builder_basesoc_reset1)
);

FDCE FDCE_2(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_basesoc_reset1),
	.Q(builder_basesoc_reset2)
);

FDCE FDCE_3(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_basesoc_reset2),
	.Q(builder_basesoc_reset3)
);

FDCE FDCE_4(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_basesoc_reset3),
	.Q(builder_basesoc_reset4)
);

FDCE FDCE_5(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_basesoc_reset4),
	.Q(builder_basesoc_reset5)
);

FDCE FDCE_6(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_basesoc_reset5),
	.Q(builder_basesoc_reset6)
);

FDCE FDCE_7(
	.C(main_crg_clkin),
	.CE(1'd1),
	.CLR(1'd0),
	.D(builder_basesoc_reset6),
	.Q(builder_basesoc_reset7)
);

PLLE2_ADV #(
	.CLKFBOUT_MULT(3'd5),
	.CLKIN1_PERIOD(5.0),
	.CLKOUT0_DIVIDE(4'd8),
	.CLKOUT0_PHASE(1'd0),
	.CLKOUT1_DIVIDE(2'd2),
	.CLKOUT1_PHASE(1'd0),
	.CLKOUT2_DIVIDE(3'd5),
	.CLKOUT2_PHASE(1'd0),
	.DIVCLK_DIVIDE(1'd1),
	.REF_JITTER1(0.01),
	.STARTUP_WAIT("FALSE")
) PLLE2_ADV (
	.CLKFBIN(builder_basesoc_pll_fb),
	.CLKIN1(main_crg_clkin),
	.PWRDWN(main_crg_power_down),
	.RST(builder_basesoc_reset7),
	.CLKFBOUT(builder_basesoc_pll_fb),
	.CLKOUT0(main_crg_clkout0),
	.CLKOUT1(main_crg_clkout1),
	.CLKOUT2(main_crg_clkout2),
	.LOCKED(main_crg_locked)
);

VexRiscv VexRiscv(
	.clk(sys_clk),
	.dBusWishbone_ACK(main_basesoc_dbus_ack),
	.dBusWishbone_DAT_MISO(main_basesoc_dbus_dat_r),
	.dBusWishbone_ERR(main_basesoc_dbus_err),
	.externalInterruptArray(main_basesoc_interrupt),
	.externalResetVector(main_basesoc_vexriscv),
	.iBusWishbone_ACK(main_basesoc_ibus_ack),
	.iBusWishbone_DAT_MISO(main_basesoc_ibus_dat_r),
	.iBusWishbone_ERR(main_basesoc_ibus_err),
	.reset((sys_rst | main_basesoc_reset)),
	.softwareInterrupt(1'd0),
	.timerInterrupt(1'd0),
	.dBusWishbone_ADR(main_basesoc_dbus_adr),
	.dBusWishbone_BTE(main_basesoc_dbus_bte),
	.dBusWishbone_CTI(main_basesoc_dbus_cti),
	.dBusWishbone_CYC(main_basesoc_dbus_cyc),
	.dBusWishbone_DAT_MOSI(main_basesoc_dbus_dat_w),
	.dBusWishbone_SEL(main_basesoc_dbus_sel),
	.dBusWishbone_STB(main_basesoc_dbus_stb),
	.dBusWishbone_WE(main_basesoc_dbus_we),
	.iBusWishbone_ADR(main_basesoc_ibus_adr),
	.iBusWishbone_BTE(main_basesoc_ibus_bte),
	.iBusWishbone_CTI(main_basesoc_ibus_cti),
	.iBusWishbone_CYC(main_basesoc_ibus_cyc),
	.iBusWishbone_DAT_MOSI(main_basesoc_ibus_dat_w),
	.iBusWishbone_SEL(main_basesoc_ibus_sel),
	.iBusWishbone_STB(main_basesoc_ibus_stb),
	.iBusWishbone_WE(main_basesoc_ibus_we)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:127];
reg [6:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[0])
		data_mem_grain0[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:127];
reg [6:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[1])
		data_mem_grain1[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:127];
reg [6:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[2])
		data_mem_grain2[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:127];
reg [6:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[3])
		data_mem_grain3[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:127];
reg [6:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[4])
		data_mem_grain4[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:127];
reg [6:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[5])
		data_mem_grain5[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:127];
reg [6:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[6])
		data_mem_grain6[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:127];
reg [6:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[7])
		data_mem_grain7[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain8: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain8[0:127];
reg [6:0] data_mem_grain8_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[8])
		data_mem_grain8[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[71:64];
	data_mem_grain8_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[71:64] = data_mem_grain8[data_mem_grain8_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain9: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain9[0:127];
reg [6:0] data_mem_grain9_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[9])
		data_mem_grain9[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[79:72];
	data_mem_grain9_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[79:72] = data_mem_grain9[data_mem_grain9_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain10: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain10[0:127];
reg [6:0] data_mem_grain10_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[10])
		data_mem_grain10[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[87:80];
	data_mem_grain10_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[87:80] = data_mem_grain10[data_mem_grain10_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain11: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain11[0:127];
reg [6:0] data_mem_grain11_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[11])
		data_mem_grain11[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[95:88];
	data_mem_grain11_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[95:88] = data_mem_grain11[data_mem_grain11_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain12: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain12[0:127];
reg [6:0] data_mem_grain12_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[12])
		data_mem_grain12[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[103:96];
	data_mem_grain12_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[103:96] = data_mem_grain12[data_mem_grain12_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain13: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain13[0:127];
reg [6:0] data_mem_grain13_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[13])
		data_mem_grain13[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[111:104];
	data_mem_grain13_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[111:104] = data_mem_grain13[data_mem_grain13_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain14: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain14[0:127];
reg [6:0] data_mem_grain14_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[14])
		data_mem_grain14[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[119:112];
	data_mem_grain14_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[119:112] = data_mem_grain14[data_mem_grain14_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain15: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain15[0:127];
reg [6:0] data_mem_grain15_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[15])
		data_mem_grain15[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[127:120];
	data_mem_grain15_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[127:120] = data_mem_grain15[data_mem_grain15_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain16: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain16[0:127];
reg [6:0] data_mem_grain16_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[16])
		data_mem_grain16[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[135:128];
	data_mem_grain16_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[135:128] = data_mem_grain16[data_mem_grain16_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain17: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain17[0:127];
reg [6:0] data_mem_grain17_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[17])
		data_mem_grain17[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[143:136];
	data_mem_grain17_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[143:136] = data_mem_grain17[data_mem_grain17_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain18: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain18[0:127];
reg [6:0] data_mem_grain18_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[18])
		data_mem_grain18[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[151:144];
	data_mem_grain18_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[151:144] = data_mem_grain18[data_mem_grain18_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain19: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain19[0:127];
reg [6:0] data_mem_grain19_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[19])
		data_mem_grain19[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[159:152];
	data_mem_grain19_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[159:152] = data_mem_grain19[data_mem_grain19_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain20: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain20[0:127];
reg [6:0] data_mem_grain20_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[20])
		data_mem_grain20[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[167:160];
	data_mem_grain20_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[167:160] = data_mem_grain20[data_mem_grain20_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain21: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain21[0:127];
reg [6:0] data_mem_grain21_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[21])
		data_mem_grain21[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[175:168];
	data_mem_grain21_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[175:168] = data_mem_grain21[data_mem_grain21_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain22: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain22[0:127];
reg [6:0] data_mem_grain22_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[22])
		data_mem_grain22[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[183:176];
	data_mem_grain22_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[183:176] = data_mem_grain22[data_mem_grain22_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain23: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain23[0:127];
reg [6:0] data_mem_grain23_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[23])
		data_mem_grain23[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[191:184];
	data_mem_grain23_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[191:184] = data_mem_grain23[data_mem_grain23_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain24: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain24[0:127];
reg [6:0] data_mem_grain24_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[24])
		data_mem_grain24[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[199:192];
	data_mem_grain24_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[199:192] = data_mem_grain24[data_mem_grain24_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain25: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain25[0:127];
reg [6:0] data_mem_grain25_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[25])
		data_mem_grain25[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[207:200];
	data_mem_grain25_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[207:200] = data_mem_grain25[data_mem_grain25_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain26: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain26[0:127];
reg [6:0] data_mem_grain26_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[26])
		data_mem_grain26[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[215:208];
	data_mem_grain26_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[215:208] = data_mem_grain26[data_mem_grain26_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain27: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain27[0:127];
reg [6:0] data_mem_grain27_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[27])
		data_mem_grain27[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[223:216];
	data_mem_grain27_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[223:216] = data_mem_grain27[data_mem_grain27_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain28: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain28[0:127];
reg [6:0] data_mem_grain28_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[28])
		data_mem_grain28[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[231:224];
	data_mem_grain28_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[231:224] = data_mem_grain28[data_mem_grain28_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain29: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain29[0:127];
reg [6:0] data_mem_grain29_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[29])
		data_mem_grain29[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[239:232];
	data_mem_grain29_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[239:232] = data_mem_grain29[data_mem_grain29_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain30: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain30[0:127];
reg [6:0] data_mem_grain30_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[30])
		data_mem_grain30[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[247:240];
	data_mem_grain30_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[247:240] = data_mem_grain30[data_mem_grain30_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain31: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain31[0:127];
reg [6:0] data_mem_grain31_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[31])
		data_mem_grain31[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[255:248];
	data_mem_grain31_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[255:248] = data_mem_grain31[data_mem_grain31_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain32: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain32[0:127];
reg [6:0] data_mem_grain32_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[32])
		data_mem_grain32[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[263:256];
	data_mem_grain32_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[263:256] = data_mem_grain32[data_mem_grain32_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain33: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain33[0:127];
reg [6:0] data_mem_grain33_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[33])
		data_mem_grain33[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[271:264];
	data_mem_grain33_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[271:264] = data_mem_grain33[data_mem_grain33_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain34: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain34[0:127];
reg [6:0] data_mem_grain34_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[34])
		data_mem_grain34[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[279:272];
	data_mem_grain34_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[279:272] = data_mem_grain34[data_mem_grain34_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain35: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain35[0:127];
reg [6:0] data_mem_grain35_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[35])
		data_mem_grain35[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[287:280];
	data_mem_grain35_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[287:280] = data_mem_grain35[data_mem_grain35_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain36: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain36[0:127];
reg [6:0] data_mem_grain36_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[36])
		data_mem_grain36[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[295:288];
	data_mem_grain36_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[295:288] = data_mem_grain36[data_mem_grain36_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain37: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain37[0:127];
reg [6:0] data_mem_grain37_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[37])
		data_mem_grain37[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[303:296];
	data_mem_grain37_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[303:296] = data_mem_grain37[data_mem_grain37_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain38: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain38[0:127];
reg [6:0] data_mem_grain38_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[38])
		data_mem_grain38[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[311:304];
	data_mem_grain38_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[311:304] = data_mem_grain38[data_mem_grain38_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain39: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain39[0:127];
reg [6:0] data_mem_grain39_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[39])
		data_mem_grain39[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[319:312];
	data_mem_grain39_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[319:312] = data_mem_grain39[data_mem_grain39_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain40: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain40[0:127];
reg [6:0] data_mem_grain40_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[40])
		data_mem_grain40[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[327:320];
	data_mem_grain40_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[327:320] = data_mem_grain40[data_mem_grain40_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain41: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain41[0:127];
reg [6:0] data_mem_grain41_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[41])
		data_mem_grain41[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[335:328];
	data_mem_grain41_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[335:328] = data_mem_grain41[data_mem_grain41_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain42: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain42[0:127];
reg [6:0] data_mem_grain42_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[42])
		data_mem_grain42[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[343:336];
	data_mem_grain42_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[343:336] = data_mem_grain42[data_mem_grain42_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain43: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain43[0:127];
reg [6:0] data_mem_grain43_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[43])
		data_mem_grain43[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[351:344];
	data_mem_grain43_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[351:344] = data_mem_grain43[data_mem_grain43_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain44: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain44[0:127];
reg [6:0] data_mem_grain44_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[44])
		data_mem_grain44[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[359:352];
	data_mem_grain44_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[359:352] = data_mem_grain44[data_mem_grain44_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain45: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain45[0:127];
reg [6:0] data_mem_grain45_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[45])
		data_mem_grain45[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[367:360];
	data_mem_grain45_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[367:360] = data_mem_grain45[data_mem_grain45_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain46: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain46[0:127];
reg [6:0] data_mem_grain46_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[46])
		data_mem_grain46[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[375:368];
	data_mem_grain46_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[375:368] = data_mem_grain46[data_mem_grain46_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain47: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain47[0:127];
reg [6:0] data_mem_grain47_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[47])
		data_mem_grain47[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[383:376];
	data_mem_grain47_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[383:376] = data_mem_grain47[data_mem_grain47_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain48: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain48[0:127];
reg [6:0] data_mem_grain48_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[48])
		data_mem_grain48[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[391:384];
	data_mem_grain48_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[391:384] = data_mem_grain48[data_mem_grain48_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain49: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain49[0:127];
reg [6:0] data_mem_grain49_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[49])
		data_mem_grain49[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[399:392];
	data_mem_grain49_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[399:392] = data_mem_grain49[data_mem_grain49_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain50: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain50[0:127];
reg [6:0] data_mem_grain50_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[50])
		data_mem_grain50[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[407:400];
	data_mem_grain50_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[407:400] = data_mem_grain50[data_mem_grain50_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain51: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain51[0:127];
reg [6:0] data_mem_grain51_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[51])
		data_mem_grain51[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[415:408];
	data_mem_grain51_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[415:408] = data_mem_grain51[data_mem_grain51_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain52: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain52[0:127];
reg [6:0] data_mem_grain52_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[52])
		data_mem_grain52[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[423:416];
	data_mem_grain52_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[423:416] = data_mem_grain52[data_mem_grain52_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain53: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain53[0:127];
reg [6:0] data_mem_grain53_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[53])
		data_mem_grain53[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[431:424];
	data_mem_grain53_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[431:424] = data_mem_grain53[data_mem_grain53_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain54: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain54[0:127];
reg [6:0] data_mem_grain54_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[54])
		data_mem_grain54[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[439:432];
	data_mem_grain54_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[439:432] = data_mem_grain54[data_mem_grain54_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain55: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain55[0:127];
reg [6:0] data_mem_grain55_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[55])
		data_mem_grain55[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[447:440];
	data_mem_grain55_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[447:440] = data_mem_grain55[data_mem_grain55_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain56: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain56[0:127];
reg [6:0] data_mem_grain56_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[56])
		data_mem_grain56[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[455:448];
	data_mem_grain56_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[455:448] = data_mem_grain56[data_mem_grain56_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain57: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain57[0:127];
reg [6:0] data_mem_grain57_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[57])
		data_mem_grain57[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[463:456];
	data_mem_grain57_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[463:456] = data_mem_grain57[data_mem_grain57_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain58: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain58[0:127];
reg [6:0] data_mem_grain58_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[58])
		data_mem_grain58[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[471:464];
	data_mem_grain58_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[471:464] = data_mem_grain58[data_mem_grain58_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain59: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain59[0:127];
reg [6:0] data_mem_grain59_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[59])
		data_mem_grain59[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[479:472];
	data_mem_grain59_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[479:472] = data_mem_grain59[data_mem_grain59_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain60: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain60[0:127];
reg [6:0] data_mem_grain60_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[60])
		data_mem_grain60[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[487:480];
	data_mem_grain60_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[487:480] = data_mem_grain60[data_mem_grain60_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain61: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain61[0:127];
reg [6:0] data_mem_grain61_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[61])
		data_mem_grain61[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[495:488];
	data_mem_grain61_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[495:488] = data_mem_grain61[data_mem_grain61_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain62: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain62[0:127];
reg [6:0] data_mem_grain62_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[62])
		data_mem_grain62[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[503:496];
	data_mem_grain62_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[503:496] = data_mem_grain62[data_mem_grain62_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain63: 128-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain63[0:127];
reg [6:0] data_mem_grain63_adr0;
always @(posedge sys_clk) begin
	if (main_basesoc_data_port_we[63])
		data_mem_grain63[main_basesoc_data_port_adr] <= main_basesoc_data_port_dat_w[511:504];
	data_mem_grain63_adr0 <= main_basesoc_data_port_adr;
end
assign main_basesoc_data_port_dat_r[511:504] = data_mem_grain63[data_mem_grain63_adr0];


IBUFDS IBUFDS(
	.I(clk200_p),
	.IB(clk200_n),
	.O(main_crg_clkin)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE (
	.C(sys_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0_async_reset),
	.Q(builder_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_1 (
	.C(sys_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl0_async_reset),
	.Q(sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_2 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1_async_reset),
	.Q(builder_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_3 (
	.C(sys4x_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl1_async_reset),
	.Q(sys4x_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_4 (
	.C(idelay_clk),
	.CE(1'd1),
	.D(1'd0),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2_async_reset),
	.Q(builder_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
FDPE #(
	.INIT(1'd1)
) FDPE_5 (
	.C(idelay_clk),
	.CE(1'd1),
	.D(builder_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE(builder_xilinxasyncresetsynchronizerimpl2_async_reset),
	.Q(idelay_rst)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2023-06-06 00:52:45.
//------------------------------------------------------------------------------
