(pcb E:\msx\2\SUNRISEIDE\MSXSUNRISEIDE.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  204024 -136606  192024 -136606  192024 -149606  126415 -149606
            126415 -136606  114415 -136606  114415 -127606  104024 -127606
            104024 -69088  204024 -69088  204024 -136606)
    )
    (via "Via[0-1]_800:400_um" "Via[0-1]_2000:1000_um")
    (rule
      (width 300)
      (clearance 300.1)
      (clearance 300.1 (type default_smd))
      (clearance 75 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-20_W7.62mm"
      (place U5 120396 -127635 front 90 (PN 74LS573))
      (place U8 120396 -92075 front 90 (PN 74LS573))
      (place U7 120396 -103505 front 90 (PN 74LS573))
      (place U6 120396 -114935 front 90 (PN 74LS573))
      (place U4 182372 -92837 front 0 (PN 74LS573))
      (place U2 194056 -92837 front 0 (PN GAL16V8))
      (place U1 170434 -92837 front 0 (PN GAL16V8))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Horizontal
      (place J1 129413 -77978 front 90 (PN Conn_02x20_Odd_Even))
    )
    (component Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm
      (place C10 153670 -83820 front 0 (PN 470pF))
      (place C8 114808 -97282 front 270 (PN 0.1uF))
      (place C7 114681 -85979 front 270 (PN 0.1uF))
      (place C6 114935 -108839 front 270 (PN 0.1uF))
      (place C5 115316 -120269 front 270 (PN "0.1 uF"))
      (place C4 187960 -120904 front 180 (PN "0.1 uF"))
      (place C3 176911 -84836 front 180 (PN "0.1 uF"))
      (place C2 199771 -120777 front 180 (PN "0.1 uF"))
      (place C1 174752 -119507 front 270 (PN "0.1 uF"))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R5 191770 -81153 front 0 (PN 680R))
      (place R4 184023 -80264 front 90 (PN 330R))
      (place R3 118745 -80645 front 180 (PN 10K))
      (place R2 117475 -77724 front 0 (PN 4K7))
      (place R1 121285 -72517 front 180 (PN 10K))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (place JP6 188214 -76200 front 0 (PN Jumper_3_Open))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place JP5 166370 -84836 front 270 (PN Jumper))
      (place JP4 201549 -78867 front 0 (PN Jumper))
      (place JP3 200406 -87376 front 270 (PN Jumper))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place JP1 191643 -86995 front 270 (PN Jumper_3_Open))
    )
    (component LED_THT:LED_D5.0mm
      (place D1 193294 -74041 front 0 (PN LED))
    )
    (component "MSX cartridge:msx_cartridge"
      (place J2 159246 -143764 front 0 (PN Conn_02x25_Odd_Even))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U3 150241 -88900 front 0 (PN SST39SF040))
    )
  )
  (library
    (image "Package_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -24400  8700 1550))
      (outline (path signal 50  -1100 -24400  8700 -24400))
      (outline (path signal 50  -1100 1550  -1100 -24400))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -24190  6460 1330))
      (outline (path signal 120  1160 -24190  6460 -24190))
      (outline (path signal 120  1160 1330  1160 -24190))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Horizontal
      (outline (path signal 50  13100 1800  -1800 1800))
      (outline (path signal 50  13100 -50050  13100 1800))
      (outline (path signal 50  -1800 -50050  13100 -50050))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  1042.93 -48640  1497.07 -48640))
      (outline (path signal 120  1042.93 -47880  1497.07 -47880))
      (outline (path signal 120  3582.93 -48640  3980 -48640))
      (outline (path signal 120  3582.93 -47880  3980 -47880))
      (outline (path signal 120  12640 -48640  6640 -48640))
      (outline (path signal 120  12640 -47880  12640 -48640))
      (outline (path signal 120  6640 -47880  12640 -47880))
      (outline (path signal 120  3980 -46990  6640 -46990))
      (outline (path signal 120  1042.93 -46100  1497.07 -46100))
      (outline (path signal 120  1042.93 -45340  1497.07 -45340))
      (outline (path signal 120  3582.93 -46100  3980 -46100))
      (outline (path signal 120  3582.93 -45340  3980 -45340))
      (outline (path signal 120  12640 -46100  6640 -46100))
      (outline (path signal 120  12640 -45340  12640 -46100))
      (outline (path signal 120  6640 -45340  12640 -45340))
      (outline (path signal 120  3980 -44450  6640 -44450))
      (outline (path signal 120  1042.93 -43560  1497.07 -43560))
      (outline (path signal 120  1042.93 -42800  1497.07 -42800))
      (outline (path signal 120  3582.93 -43560  3980 -43560))
      (outline (path signal 120  3582.93 -42800  3980 -42800))
      (outline (path signal 120  12640 -43560  6640 -43560))
      (outline (path signal 120  12640 -42800  12640 -43560))
      (outline (path signal 120  6640 -42800  12640 -42800))
      (outline (path signal 120  3980 -41910  6640 -41910))
      (outline (path signal 120  1042.93 -41020  1497.07 -41020))
      (outline (path signal 120  1042.93 -40260  1497.07 -40260))
      (outline (path signal 120  3582.93 -41020  3980 -41020))
      (outline (path signal 120  3582.93 -40260  3980 -40260))
      (outline (path signal 120  12640 -41020  6640 -41020))
      (outline (path signal 120  12640 -40260  12640 -41020))
      (outline (path signal 120  6640 -40260  12640 -40260))
      (outline (path signal 120  3980 -39370  6640 -39370))
      (outline (path signal 120  1042.93 -38480  1497.07 -38480))
      (outline (path signal 120  1042.93 -37720  1497.07 -37720))
      (outline (path signal 120  3582.93 -38480  3980 -38480))
      (outline (path signal 120  3582.93 -37720  3980 -37720))
      (outline (path signal 120  12640 -38480  6640 -38480))
      (outline (path signal 120  12640 -37720  12640 -38480))
      (outline (path signal 120  6640 -37720  12640 -37720))
      (outline (path signal 120  3980 -36830  6640 -36830))
      (outline (path signal 120  1042.93 -35940  1497.07 -35940))
      (outline (path signal 120  1042.93 -35180  1497.07 -35180))
      (outline (path signal 120  3582.93 -35940  3980 -35940))
      (outline (path signal 120  3582.93 -35180  3980 -35180))
      (outline (path signal 120  12640 -35940  6640 -35940))
      (outline (path signal 120  12640 -35180  12640 -35940))
      (outline (path signal 120  6640 -35180  12640 -35180))
      (outline (path signal 120  3980 -34290  6640 -34290))
      (outline (path signal 120  1042.93 -33400  1497.07 -33400))
      (outline (path signal 120  1042.93 -32640  1497.07 -32640))
      (outline (path signal 120  3582.93 -33400  3980 -33400))
      (outline (path signal 120  3582.93 -32640  3980 -32640))
      (outline (path signal 120  12640 -33400  6640 -33400))
      (outline (path signal 120  12640 -32640  12640 -33400))
      (outline (path signal 120  6640 -32640  12640 -32640))
      (outline (path signal 120  3980 -31750  6640 -31750))
      (outline (path signal 120  1042.93 -30860  1497.07 -30860))
      (outline (path signal 120  1042.93 -30100  1497.07 -30100))
      (outline (path signal 120  3582.93 -30860  3980 -30860))
      (outline (path signal 120  3582.93 -30100  3980 -30100))
      (outline (path signal 120  12640 -30860  6640 -30860))
      (outline (path signal 120  12640 -30100  12640 -30860))
      (outline (path signal 120  6640 -30100  12640 -30100))
      (outline (path signal 120  3980 -29210  6640 -29210))
      (outline (path signal 120  1042.93 -28320  1497.07 -28320))
      (outline (path signal 120  1042.93 -27560  1497.07 -27560))
      (outline (path signal 120  3582.93 -28320  3980 -28320))
      (outline (path signal 120  3582.93 -27560  3980 -27560))
      (outline (path signal 120  12640 -28320  6640 -28320))
      (outline (path signal 120  12640 -27560  12640 -28320))
      (outline (path signal 120  6640 -27560  12640 -27560))
      (outline (path signal 120  3980 -26670  6640 -26670))
      (outline (path signal 120  1042.93 -25780  1497.07 -25780))
      (outline (path signal 120  1042.93 -25020  1497.07 -25020))
      (outline (path signal 120  3582.93 -25780  3980 -25780))
      (outline (path signal 120  3582.93 -25020  3980 -25020))
      (outline (path signal 120  12640 -25780  6640 -25780))
      (outline (path signal 120  12640 -25020  12640 -25780))
      (outline (path signal 120  6640 -25020  12640 -25020))
      (outline (path signal 120  3980 -24130  6640 -24130))
      (outline (path signal 120  1042.93 -23240  1497.07 -23240))
      (outline (path signal 120  1042.93 -22480  1497.07 -22480))
      (outline (path signal 120  3582.93 -23240  3980 -23240))
      (outline (path signal 120  3582.93 -22480  3980 -22480))
      (outline (path signal 120  12640 -23240  6640 -23240))
      (outline (path signal 120  12640 -22480  12640 -23240))
      (outline (path signal 120  6640 -22480  12640 -22480))
      (outline (path signal 120  3980 -21590  6640 -21590))
      (outline (path signal 120  1042.93 -20700  1497.07 -20700))
      (outline (path signal 120  1042.93 -19940  1497.07 -19940))
      (outline (path signal 120  3582.93 -20700  3980 -20700))
      (outline (path signal 120  3582.93 -19940  3980 -19940))
      (outline (path signal 120  12640 -20700  6640 -20700))
      (outline (path signal 120  12640 -19940  12640 -20700))
      (outline (path signal 120  6640 -19940  12640 -19940))
      (outline (path signal 120  3980 -19050  6640 -19050))
      (outline (path signal 120  1042.93 -18160  1497.07 -18160))
      (outline (path signal 120  1042.93 -17400  1497.07 -17400))
      (outline (path signal 120  3582.93 -18160  3980 -18160))
      (outline (path signal 120  3582.93 -17400  3980 -17400))
      (outline (path signal 120  12640 -18160  6640 -18160))
      (outline (path signal 120  12640 -17400  12640 -18160))
      (outline (path signal 120  6640 -17400  12640 -17400))
      (outline (path signal 120  3980 -16510  6640 -16510))
      (outline (path signal 120  1042.93 -15620  1497.07 -15620))
      (outline (path signal 120  1042.93 -14860  1497.07 -14860))
      (outline (path signal 120  3582.93 -15620  3980 -15620))
      (outline (path signal 120  3582.93 -14860  3980 -14860))
      (outline (path signal 120  12640 -15620  6640 -15620))
      (outline (path signal 120  12640 -14860  12640 -15620))
      (outline (path signal 120  6640 -14860  12640 -14860))
      (outline (path signal 120  3980 -13970  6640 -13970))
      (outline (path signal 120  1042.93 -13080  1497.07 -13080))
      (outline (path signal 120  1042.93 -12320  1497.07 -12320))
      (outline (path signal 120  3582.93 -13080  3980 -13080))
      (outline (path signal 120  3582.93 -12320  3980 -12320))
      (outline (path signal 120  12640 -13080  6640 -13080))
      (outline (path signal 120  12640 -12320  12640 -13080))
      (outline (path signal 120  6640 -12320  12640 -12320))
      (outline (path signal 120  3980 -11430  6640 -11430))
      (outline (path signal 120  1042.93 -10540  1497.07 -10540))
      (outline (path signal 120  1042.93 -9780  1497.07 -9780))
      (outline (path signal 120  3582.93 -10540  3980 -10540))
      (outline (path signal 120  3582.93 -9780  3980 -9780))
      (outline (path signal 120  12640 -10540  6640 -10540))
      (outline (path signal 120  12640 -9780  12640 -10540))
      (outline (path signal 120  6640 -9780  12640 -9780))
      (outline (path signal 120  3980 -8890  6640 -8890))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  6640 -49590  6640 1330))
      (outline (path signal 120  3980 -49590  6640 -49590))
      (outline (path signal 120  3980 1330  3980 -49590))
      (outline (path signal 100  6580 -48580  12580 -48580))
      (outline (path signal 100  12580 -47940  12580 -48580))
      (outline (path signal 100  6580 -47940  12580 -47940))
      (outline (path signal 100  -320 -48580  4040 -48580))
      (outline (path signal 100  -320 -47940  -320 -48580))
      (outline (path signal 100  -320 -47940  4040 -47940))
      (outline (path signal 100  6580 -46040  12580 -46040))
      (outline (path signal 100  12580 -45400  12580 -46040))
      (outline (path signal 100  6580 -45400  12580 -45400))
      (outline (path signal 100  -320 -46040  4040 -46040))
      (outline (path signal 100  -320 -45400  -320 -46040))
      (outline (path signal 100  -320 -45400  4040 -45400))
      (outline (path signal 100  6580 -43500  12580 -43500))
      (outline (path signal 100  12580 -42860  12580 -43500))
      (outline (path signal 100  6580 -42860  12580 -42860))
      (outline (path signal 100  -320 -43500  4040 -43500))
      (outline (path signal 100  -320 -42860  -320 -43500))
      (outline (path signal 100  -320 -42860  4040 -42860))
      (outline (path signal 100  6580 -40960  12580 -40960))
      (outline (path signal 100  12580 -40320  12580 -40960))
      (outline (path signal 100  6580 -40320  12580 -40320))
      (outline (path signal 100  -320 -40960  4040 -40960))
      (outline (path signal 100  -320 -40320  -320 -40960))
      (outline (path signal 100  -320 -40320  4040 -40320))
      (outline (path signal 100  6580 -38420  12580 -38420))
      (outline (path signal 100  12580 -37780  12580 -38420))
      (outline (path signal 100  6580 -37780  12580 -37780))
      (outline (path signal 100  -320 -38420  4040 -38420))
      (outline (path signal 100  -320 -37780  -320 -38420))
      (outline (path signal 100  -320 -37780  4040 -37780))
      (outline (path signal 100  6580 -35880  12580 -35880))
      (outline (path signal 100  12580 -35240  12580 -35880))
      (outline (path signal 100  6580 -35240  12580 -35240))
      (outline (path signal 100  -320 -35880  4040 -35880))
      (outline (path signal 100  -320 -35240  -320 -35880))
      (outline (path signal 100  -320 -35240  4040 -35240))
      (outline (path signal 100  6580 -33340  12580 -33340))
      (outline (path signal 100  12580 -32700  12580 -33340))
      (outline (path signal 100  6580 -32700  12580 -32700))
      (outline (path signal 100  -320 -33340  4040 -33340))
      (outline (path signal 100  -320 -32700  -320 -33340))
      (outline (path signal 100  -320 -32700  4040 -32700))
      (outline (path signal 100  6580 -30800  12580 -30800))
      (outline (path signal 100  12580 -30160  12580 -30800))
      (outline (path signal 100  6580 -30160  12580 -30160))
      (outline (path signal 100  -320 -30800  4040 -30800))
      (outline (path signal 100  -320 -30160  -320 -30800))
      (outline (path signal 100  -320 -30160  4040 -30160))
      (outline (path signal 100  6580 -28260  12580 -28260))
      (outline (path signal 100  12580 -27620  12580 -28260))
      (outline (path signal 100  6580 -27620  12580 -27620))
      (outline (path signal 100  -320 -28260  4040 -28260))
      (outline (path signal 100  -320 -27620  -320 -28260))
      (outline (path signal 100  -320 -27620  4040 -27620))
      (outline (path signal 100  6580 -25720  12580 -25720))
      (outline (path signal 100  12580 -25080  12580 -25720))
      (outline (path signal 100  6580 -25080  12580 -25080))
      (outline (path signal 100  -320 -25720  4040 -25720))
      (outline (path signal 100  -320 -25080  -320 -25720))
      (outline (path signal 100  -320 -25080  4040 -25080))
      (outline (path signal 100  6580 -23180  12580 -23180))
      (outline (path signal 100  12580 -22540  12580 -23180))
      (outline (path signal 100  6580 -22540  12580 -22540))
      (outline (path signal 100  -320 -23180  4040 -23180))
      (outline (path signal 100  -320 -22540  -320 -23180))
      (outline (path signal 100  -320 -22540  4040 -22540))
      (outline (path signal 100  6580 -20640  12580 -20640))
      (outline (path signal 100  12580 -20000  12580 -20640))
      (outline (path signal 100  6580 -20000  12580 -20000))
      (outline (path signal 100  -320 -20640  4040 -20640))
      (outline (path signal 100  -320 -20000  -320 -20640))
      (outline (path signal 100  -320 -20000  4040 -20000))
      (outline (path signal 100  6580 -18100  12580 -18100))
      (outline (path signal 100  12580 -17460  12580 -18100))
      (outline (path signal 100  6580 -17460  12580 -17460))
      (outline (path signal 100  -320 -18100  4040 -18100))
      (outline (path signal 100  -320 -17460  -320 -18100))
      (outline (path signal 100  -320 -17460  4040 -17460))
      (outline (path signal 100  6580 -15560  12580 -15560))
      (outline (path signal 100  12580 -14920  12580 -15560))
      (outline (path signal 100  6580 -14920  12580 -14920))
      (outline (path signal 100  -320 -15560  4040 -15560))
      (outline (path signal 100  -320 -14920  -320 -15560))
      (outline (path signal 100  -320 -14920  4040 -14920))
      (outline (path signal 100  6580 -13020  12580 -13020))
      (outline (path signal 100  12580 -12380  12580 -13020))
      (outline (path signal 100  6580 -12380  12580 -12380))
      (outline (path signal 100  -320 -13020  4040 -13020))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -12380  4040 -12380))
      (outline (path signal 100  6580 -10480  12580 -10480))
      (outline (path signal 100  12580 -9840  12580 -10480))
      (outline (path signal 100  6580 -9840  12580 -9840))
      (outline (path signal 100  -320 -10480  4040 -10480))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -9840  4040 -9840))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  4040 -49530  4040 635))
      (outline (path signal 100  6580 -49530  4040 -49530))
      (outline (path signal 100  6580 1270  6580 -49530))
      (outline (path signal 100  4675 1270  6580 1270))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Capacitor_THT:C_Disc_D5.1mm_W3.2mm_P5.00mm
      (outline (path signal 50  6050 1850  -1050 1850))
      (outline (path signal 50  6050 -1850  6050 1850))
      (outline (path signal 50  -1050 -1850  6050 -1850))
      (outline (path signal 50  -1050 1850  -1050 -1850))
      (outline (path signal 120  5170 -1055  5170 -1721))
      (outline (path signal 120  5170 1721  5170 1055))
      (outline (path signal 120  -170 -1055  -170 -1721))
      (outline (path signal 120  -170 1721  -170 1055))
      (outline (path signal 120  -170 -1721  5170 -1721))
      (outline (path signal 120  -170 1721  5170 1721))
      (outline (path signal 100  5050 1600  -50 1600))
      (outline (path signal 100  5050 -1600  5050 1600))
      (outline (path signal 100  -50 -1600  5050 -1600))
      (outline (path signal 100  -50 1600  -50 -1600))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 50  6030 1050  -950 1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  740 800  740 -800))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x03_P2.54mm_Vertical
      (outline (path signal 50  -1800 -6850  -1800 1800))
      (outline (path signal 50  1750 -6850  -1800 -6850))
      (outline (path signal 50  1750 1800  1750 -6850))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -6350  -1270 1270))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 635  1270 -6350))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image LED_THT:LED_D5.0mm
      (outline (path signal 50  4500 3250  -1950 3250))
      (outline (path signal 50  4500 -3250  4500 3250))
      (outline (path signal 50  -1950 -3250  4500 -3250))
      (outline (path signal 50  -1950 3250  -1950 -3250))
      (outline (path signal 120  -1290 1545  -1290 -1545))
      (outline (path signal 100  -1230 1469.69  -1230 -1469.69))
      (outline (path signal 120  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (outline (path signal 100  3770 0  3691.46 -621.725  3460.77 -1204.38  3092.42 -1711.37
            2609.57 -2110.82  2042.54 -2377.64  1426.98 -2495.07  801.547 -2455.72
            205.552 -2262.07  -323.56 -1926.28  -752.542 -1469.46  -1054.44 -920.311
            -1210.29 -313.333  -1210.29 313.333  -1054.44 920.311  -752.542 1469.46
            -323.56 1926.28  205.552 2262.07  801.547 2455.72  1426.98 2495.07
            2042.54 2377.64  2609.57 2110.82  3092.42 1711.37  3460.77 1204.38
            3691.46 621.725  3770 0))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image "MSX cartridge:msx_cartridge"
      (pin Rect[B]Pad_1500x11000_um 1 30480 127)
      (pin Rect[B]Pad_1500x11000_um 3 27940 127)
      (pin Rect[B]Pad_1500x11000_um 5 25400 127)
      (pin Rect[B]Pad_1500x11000_um 7 22860 127)
      (pin Rect[B]Pad_1500x11000_um 9 20320 127)
      (pin Rect[B]Pad_1500x11000_um 11 17780 127)
      (pin Rect[B]Pad_1500x11000_um 13 15240 127)
      (pin Rect[B]Pad_1500x11000_um 15 12700 127)
      (pin Rect[B]Pad_1500x11000_um 17 10160 127)
      (pin Rect[B]Pad_1500x11000_um 19 7620 127)
      (pin Rect[B]Pad_1500x11000_um 21 5080 127)
      (pin Rect[B]Pad_1500x11000_um 23 2540 127)
      (pin Rect[B]Pad_1500x11000_um 25 0 127)
      (pin Rect[B]Pad_1500x11000_um 27 -2540 127)
      (pin Rect[B]Pad_1500x11000_um 29 -5080 127)
      (pin Rect[B]Pad_1500x11000_um 31 -7620 127)
      (pin Rect[B]Pad_1500x11000_um 33 -10160 127)
      (pin Rect[B]Pad_1500x11000_um 35 -12700 127)
      (pin Rect[B]Pad_1500x11000_um 37 -15240 127)
      (pin Rect[B]Pad_1500x11000_um 39 -17780 127)
      (pin Rect[B]Pad_1500x11000_um 41 -20320 127)
      (pin Rect[B]Pad_1500x11000_um 43 -22860 127)
      (pin Rect[B]Pad_1500x11000_um 45 -25400 127)
      (pin Rect[B]Pad_1500x11000_um 47 -27940 127)
      (pin Rect[B]Pad_1500x11000_um 49 -30480 127)
      (pin Rect[T]Pad_1500x11000_um 50 -30480 127)
      (pin Rect[T]Pad_1500x11000_um 48 -27940 127)
      (pin Rect[T]Pad_1500x11000_um 46 -25400 127)
      (pin Rect[T]Pad_1500x11000_um 44 -22860 127)
      (pin Rect[T]Pad_1500x11000_um 42 -20320 127)
      (pin Rect[T]Pad_1500x11000_um 40 -17780 127)
      (pin Rect[T]Pad_1500x11000_um 38 -15240 127)
      (pin Rect[T]Pad_1500x11000_um 36 -12700 127)
      (pin Rect[T]Pad_1500x11000_um 34 -10160 127)
      (pin Rect[T]Pad_1500x11000_um 32 -7620 127)
      (pin Rect[T]Pad_1500x11000_um 30 -5080 127)
      (pin Rect[T]Pad_1500x11000_um 28 -2540 127)
      (pin Rect[T]Pad_1500x11000_um 26 0 127)
      (pin Rect[T]Pad_1500x11000_um 24 2540 127)
      (pin Rect[T]Pad_1500x11000_um 22 5080 127)
      (pin Rect[T]Pad_1500x11000_um 20 7620 127)
      (pin Rect[T]Pad_1500x11000_um 18 10160 127)
      (pin Rect[T]Pad_1500x11000_um 16 12700 127)
      (pin Rect[T]Pad_1500x11000_um 14 15240 127)
      (pin Rect[T]Pad_1500x11000_um 12 17780 127)
      (pin Rect[T]Pad_1500x11000_um 10 20320 127)
      (pin Rect[T]Pad_1500x11000_um 2 30480 127)
      (pin Rect[T]Pad_1500x11000_um 4 27940 127)
      (pin Rect[T]Pad_1500x11000_um 6 25400 127)
      (pin Rect[T]Pad_1500x11000_um 8 22860 127)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1500x11000_um
      (shape (rect B.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x11000_um
      (shape (rect F.Cu -750 -5500 750 5500))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1000_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U5-10 J1-40 J1-30 J1-28 J1-26 J1-24 J1-22 J1-19 J1-2 U8-10 U7-10 U6-10
        U4-10 U4-9 U4-8 U4-7 U4-6 U4-1 U2-10 U1-10 C10-2 C8-2 C7-2 C6-2 C5-2 C4-2
        C3-2 C2-2 C1-2 R1-2 J2-41 J2-43 U3-16)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1 R2-2)
    )
    (net WR_
      (pins U2-6 U1-11 J2-13 U3-31)
    )
    (net A9
      (pins U2-3 U1-5 J2-17 U3-26)
    )
    (net A11
      (pins U1-6 J2-19 U3-25)
    )
    (net A7
      (pins J2-21 U3-5)
    )
    (net A12
      (pins U1-2 J2-23 U3-4)
    )
    (net A1
      (pins U2-9 J2-27 U3-11)
    )
    (net A3
      (pins U2-5 J2-29 U3-9)
    )
    (net A5
      (pins J2-31 U3-7)
    )
    (net D1
      (pins U5-8 U8-8 U7-13 U6-12 J2-33 U3-20)
    )
    (net D3
      (pins U5-6 U8-6 U7-15 U6-14 J2-35 U3-18)
    )
    (net D5
      (pins U5-4 U8-4 U7-17 U6-16 U4-5 J2-37 U3-15)
    )
    (net D7
      (pins U5-2 U8-2 U7-19 U6-18 U4-3 J2-39 U3-13)
    )
    (net D6
      (pins U5-3 U8-3 U7-18 U6-17 U4-4 J2-40 U3-14)
    )
    (net D4
      (pins U5-5 U8-5 U7-16 U6-15 J2-38 U3-17)
    )
    (net D2
      (pins U5-7 U8-7 U7-14 U6-13 J2-36 U3-19)
    )
    (net D0
      (pins U5-9 U8-9 U7-12 U6-11 U4-2 J2-34 U3-21)
    )
    (net A4
      (pins J2-32 U3-8)
    )
    (net A2
      (pins U1-7 J2-30 U3-10)
    )
    (net A0
      (pins U2-11 J2-28 U3-12)
    )
    (net A13
      (pins U1-3 J2-26 U3-28)
    )
    (net A8
      (pins U1-4 J2-24 U3-27)
    )
    (net A6
      (pins J2-22 U3-6)
    )
    (net A10
      (pins U1-8 J2-20 U3-23)
    )
    (net A15
      (pins U1-14 J2-18)
    )
    (net RD_
      (pins U2-7 U1-15 J2-14)
    )
    (net SLTSL_
      (pins U2-8 U1-9 J2-4)
    )
    (net "Net-(J2-Pad10)"
      (pins J2-10)
    )
    (net CS1_
      (pins J2-1 U3-24)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net "Net-(J2-Pad5)"
      (pins J2-5)
    )
    (net WAIT_
      (pins J1-27 J2-7)
    )
    (net "Net-(J2-Pad9)"
      (pins J2-9)
    )
    (net "Net-(J2-Pad11)"
      (pins J2-11)
    )
    (net "Net-(J2-Pad15)"
      (pins J2-15)
    )
    (net "Net-(J2-Pad25)"
      (pins J2-25)
    )
    (net "Net-(J2-Pad49)"
      (pins J2-49)
    )
    (net "Net-(J2-Pad50)"
      (pins J2-50)
    )
    (net "Net-(J2-Pad48)"
      (pins J2-48)
    )
    (net "Net-(J2-Pad44)"
      (pins J2-46 J2-44)
    )
    (net "Net-(J2-Pad42)"
      (pins J2-42)
    )
    (net "Net-(J2-Pad16)"
      (pins J2-16)
    )
    (net "Net-(J2-Pad12)"
      (pins J2-12)
    )
    (net "Net-(J2-Pad2)"
      (pins J2-2)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (net "Net-(J2-Pad8)"
      (pins J2-8)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1)
    )
    (net MA16
      (pins U4-16 U3-2)
    )
    (net MA15
      (pins U4-17 U3-3)
    )
    (net FLASH_EN_
      (pins U1-12 U3-22)
    )
    (net MA14
      (pins U4-18 U3-29)
    )
    (net "Net-(U3-Pad30)"
      (pins U3-30)
    )
    (net IOR_
      (pins J1-25 C10-1 JP5-2 JP1-3)
    )
    (net "Net-(D1-Pad2)"
      (pins R5-2 D1-2)
    )
    (net ACTIVE_
      (pins J1-39 JP6-2 JP6-1 D1-1)
    )
    (net IDE_CS1_
      (pins J1-38 U2-19)
    )
    (net IDE_CS0_
      (pins J1-37 U2-18)
    )
    (net DA2
      (pins J1-36 U1-19)
    )
    (net DA0
      (pins J1-35 U2-17)
    )
    (net "Net-(J1-Pad34)"
      (pins J1-34)
    )
    (net DA1
      (pins J1-33 U2-16)
    )
    (net "Net-(J1-Pad32)"
      (pins J1-32)
    )
    (net "Net-(J1-Pad31)"
      (pins J1-31)
    )
    (net "Net-(J1-Pad29)"
      (pins J1-29 R3-1)
    )
    (net IOW_
      (pins U5-1 J1-23 U8-11 U8-1 U2-14)
    )
    (net "Net-(J1-Pad21)"
      (pins J1-21)
    )
    (net DD15
      (pins J1-18 U8-19 U7-2)
    )
    (net DD0
      (pins U5-12 J1-17 U6-9)
    )
    (net DD14
      (pins J1-16 U8-18 U7-3)
    )
    (net DD1
      (pins U5-13 J1-15 U6-8)
    )
    (net DD13
      (pins J1-14 U8-17 U7-4)
    )
    (net DD2
      (pins U5-14 J1-13 U6-7)
    )
    (net DD12
      (pins J1-12 U8-16 U7-5)
    )
    (net DD3
      (pins U5-15 J1-11 U6-6)
    )
    (net DD11
      (pins J1-10 U8-15 U7-6)
    )
    (net DD4
      (pins U5-16 J1-9 U6-5)
    )
    (net DD10
      (pins J1-8 U8-14 U7-7)
    )
    (net DD5
      (pins U5-17 J1-7 U6-4)
    )
    (net DD9
      (pins J1-6 U8-13 U7-8)
    )
    (net DD6
      (pins U5-18 J1-5 U6-3)
    )
    (net DD8
      (pins J1-4 U8-12 U7-9)
    )
    (net DD7
      (pins U5-19 J1-3 U6-2 R1-1)
    )
    (net D_LOW
      (pins U6-19 JP1-2)
    )
    (net "Net-(JP1-Pad1)"
      (pins U2-15 JP4-2 JP3-1 JP1-1)
    )
    (net "Net-(JP3-Pad2)"
      (pins U7-11 JP3-2)
    )
    (net "Net-(JP4-Pad1)"
      (pins U1-17 JP4-1)
    )
    (net "Net-(JP5-Pad1)"
      (pins U1-18 JP5-1)
    )
    (net "Net-(JP6-Pad3)"
      (pins R4-1 JP6-3)
    )
    (net "Net-(U1-Pad16)"
      (pins U2-4 U1-16)
    )
    (net "Net-(U1-Pad13)"
      (pins U4-11 U1-13)
    )
    (net MA
      (pins U4-19 U1-1)
    )
    (net NET00003
      (pins U5-11 U2-13)
    )
    (net "Net-(U2-Pad12)"
      (pins U7-1 U2-12)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-2)
    )
    (net "Net-(U2-Pad1)"
      (pins U2-1)
    )
    (net "Net-(U4-Pad15)"
      (pins U4-15)
    )
    (net "Net-(U4-Pad14)"
      (pins U4-14)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13)
    )
    (net "Net-(U4-Pad12)"
      (pins U4-12)
    )
    (net VCC
      (pins U5-20 J1-20 U8-20 U7-20 U6-20 U6-1 U4-20 U2-20 U1-20 C8-1 C7-1 C6-1 C5-1
        C4-1 C3-1 C2-1 C1-1 R5-1 R4-2 R3-2 R2-1 J2-45 J2-47 U3-32)
    )
    (class kicad_default "" A0 A1 A10 A11 A12 A13 A15 A2 A3 A4 A5 A6 A7 A8
      A9 ACTIVE_ CS1_ D0 D1 D2 D3 D4 D5 D6 D7 DA0 DA1 DA2 DD0 DD1 DD10 DD11
      DD12 DD13 DD14 DD15 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9 D_LOW FLASH_EN_
      IDE_CS0_ IDE_CS1_ IOR_ IOW_ MA MA14 MA15 MA16 NET00003 "Net-(D1-Pad2)"
      "Net-(J1-Pad1)" "Net-(J1-Pad21)" "Net-(J1-Pad29)" "Net-(J1-Pad31)" "Net-(J1-Pad32)"
      "Net-(J1-Pad34)" "Net-(J2-Pad10)" "Net-(J2-Pad11)" "Net-(J2-Pad12)"
      "Net-(J2-Pad15)" "Net-(J2-Pad16)" "Net-(J2-Pad2)" "Net-(J2-Pad25)" "Net-(J2-Pad3)"
      "Net-(J2-Pad42)" "Net-(J2-Pad44)" "Net-(J2-Pad48)" "Net-(J2-Pad49)"
      "Net-(J2-Pad5)" "Net-(J2-Pad50)" "Net-(J2-Pad6)" "Net-(J2-Pad8)" "Net-(J2-Pad9)"
      "Net-(JP1-Pad1)" "Net-(JP3-Pad2)" "Net-(JP4-Pad1)" "Net-(JP5-Pad1)"
      "Net-(JP6-Pad3)" "Net-(U1-Pad13)" "Net-(U1-Pad16)" "Net-(U2-Pad1)" "Net-(U2-Pad12)"
      "Net-(U2-Pad2)" "Net-(U3-Pad1)" "Net-(U3-Pad30)" "Net-(U4-Pad12)" "Net-(U4-Pad13)"
      "Net-(U4-Pad14)" "Net-(U4-Pad15)" RD_ SLTSL_ WAIT_ WR_
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
    (class Power GND VCC
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 1500)
        (clearance 400.1)
      )
    )
  )
  (wiring
  )
)
