
FreeRTOS_ThreadCreation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a88  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000178  08005c88  08005c88  00015c88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e00  08005e00  000200c0  2**0
                  CONTENTS
  4 .ARM          00000000  08005e00  08005e00  000200c0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005e00  08005e00  000200c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08005e00  08005e00  00015e00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08005e08  08005e08  00015e08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c0  20000000  08005e10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003f90  200000c0  08005ed0  000200c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000c00  20004050  08005ed0  00024050  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY
 12 .debug_line   0001705b  00000000  00000000  000200f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_info   0001bc09  00000000  00000000  00037151  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000374e  00000000  00000000  00052d5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001610  00000000  00000000  000564a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001158e2  00000000  00000000  00057ab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00001488  00000000  00000000  0016d3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0000523e  00000000  00000000  0016e828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00173a66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062d4  00000000  00000000  00173abc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	e000      	b.n	8000212 <__do_global_dtors_aux+0x12>
 8000210:	bf00      	nop
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200000c0 	.word	0x200000c0
 800021c:	00000000 	.word	0x00000000
 8000220:	08005c6c 	.word	0x08005c6c

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	e000      	b.n	8000232 <frame_dummy+0xe>
 8000230:	bf00      	nop
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200000c4 	.word	0x200000c4
 800023c:	08005c6c 	.word	0x08005c6c

08000240 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000278 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000244:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000246:	e003      	b.n	8000250 <LoopCopyDataInit>

08000248 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000248:	4b0c      	ldr	r3, [pc, #48]	; (800027c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800024a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800024c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800024e:	3104      	adds	r1, #4

08000250 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000250:	480b      	ldr	r0, [pc, #44]	; (8000280 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000252:	4b0c      	ldr	r3, [pc, #48]	; (8000284 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000254:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000256:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000258:	d3f6      	bcc.n	8000248 <CopyDataInit>
	ldr	r2, =_sbss
 800025a:	4a0b      	ldr	r2, [pc, #44]	; (8000288 <LoopForever+0x12>)
	b	LoopFillZerobss
 800025c:	e002      	b.n	8000264 <LoopFillZerobss>

0800025e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800025e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000260:	f842 3b04 	str.w	r3, [r2], #4

08000264 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000264:	4b09      	ldr	r3, [pc, #36]	; (800028c <LoopForever+0x16>)
	cmp	r2, r3
 8000266:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000268:	d3f9      	bcc.n	800025e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800026a:	f000 faf1 	bl	8000850 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800026e:	f004 fce9 	bl	8004c44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000272:	f000 f80f 	bl	8000294 <main>

08000276 <LoopForever>:

LoopForever:
    b LoopForever
 8000276:	e7fe      	b.n	8000276 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000278:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 800027c:	08005e10 	.word	0x08005e10
	ldr	r0, =_sdata
 8000280:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000284:	200000c0 	.word	0x200000c0
	ldr	r2, =_sbss
 8000288:	200000c0 	.word	0x200000c0
	ldr	r3, = _ebss
 800028c:	20004050 	.word	0x20004050

08000290 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000290:	e7fe      	b.n	8000290 <ADC1_2_IRQHandler>
	...

08000294 <main>:
  * @retval int
  */
//static struct student s1 = {1, "Krishna",20};  // globally and statically s1 passed to handler are working properly but as locally s1 is passed the handler is printing garbage value

int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	b084      	sub	sp, #16
 8000298:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029a:	f000 fb97 	bl	80009cc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800029e:	f000 f855 	bl	800034c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Initialize LEDs */
  BSP_LED_Init(LED9);
 80002a2:	2000      	movs	r0, #0
 80002a4:	f000 fa5a 	bl	800075c <BSP_LED_Init>
  BSP_LED_Init(LED10);
 80002a8:	2001      	movs	r0, #1
 80002aa:	f000 fa57 	bl	800075c <BSP_LED_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_ICACHE_Init();
 80002ae:	f000 f89e 	bl	80003ee <MX_ICACHE_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80002b2:	f002 fa1f 	bl	80026f4 <osKernelInitialize>

  /* USER CODE BEGIN RTOS_MUTEX */
  printf("Main func\n");
 80002b6:	481b      	ldr	r0, [pc, #108]	; (8000324 <main+0x90>)
 80002b8:	f004 fd84 	bl	8004dc4 <puts>
  /* Create the thread(s) */
  /* creation of THREAD1 */
  //THREAD1Handle = osThreadNew(LED_Thread1, NULL, &THREAD1_attributes);


    status = xTaskCreate(LED_Thread1, "Task1", 500, &s1, 2, &task1_handle);
 80002bc:	4b1a      	ldr	r3, [pc, #104]	; (8000328 <main+0x94>)
 80002be:	9301      	str	r3, [sp, #4]
 80002c0:	2302      	movs	r3, #2
 80002c2:	9300      	str	r3, [sp, #0]
 80002c4:	4b19      	ldr	r3, [pc, #100]	; (800032c <main+0x98>)
 80002c6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80002ca:	4919      	ldr	r1, [pc, #100]	; (8000330 <main+0x9c>)
 80002cc:	4819      	ldr	r0, [pc, #100]	; (8000334 <main+0xa0>)
 80002ce:	f003 fb9c 	bl	8003a0a <xTaskCreate>
 80002d2:	6078      	str	r0, [r7, #4]
    status1 = xTaskCreate(LED_Thread2, "Task2", 500, "Task-2 is running", 2, &task2_handle);
 80002d4:	4b18      	ldr	r3, [pc, #96]	; (8000338 <main+0xa4>)
 80002d6:	9301      	str	r3, [sp, #4]
 80002d8:	2302      	movs	r3, #2
 80002da:	9300      	str	r3, [sp, #0]
 80002dc:	4b17      	ldr	r3, [pc, #92]	; (800033c <main+0xa8>)
 80002de:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80002e2:	4917      	ldr	r1, [pc, #92]	; (8000340 <main+0xac>)
 80002e4:	4817      	ldr	r0, [pc, #92]	; (8000344 <main+0xb0>)
 80002e6:	f003 fb90 	bl	8003a0a <xTaskCreate>
 80002ea:	6038      	str	r0, [r7, #0]
    configASSERT(status == pdPASS);
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	2b01      	cmp	r3, #1
 80002f0:	d002      	beq.n	80002f8 <main+0x64>
 80002f2:	f002 feb1 	bl	8003058 <ulSetInterruptMask>
 80002f6:	e7fe      	b.n	80002f6 <main+0x62>
    configASSERT(status1 == pdPASS);
 80002f8:	683b      	ldr	r3, [r7, #0]
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d002      	beq.n	8000304 <main+0x70>
 80002fe:	f002 feab 	bl	8003058 <ulSetInterruptMask>
 8000302:	e7fe      	b.n	8000302 <main+0x6e>

    printf("Main Num :%d\n",s1.num);
 8000304:	4b09      	ldr	r3, [pc, #36]	; (800032c <main+0x98>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4619      	mov	r1, r3
 800030a:	480f      	ldr	r0, [pc, #60]	; (8000348 <main+0xb4>)
 800030c:	f004 fcd4 	bl	8004cb8 <iprintf>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000310:	f002 fa14 	bl	800273c <osKernelStart>
  printf("Main Num :%d\n",s1.num);
 8000314:	4b05      	ldr	r3, [pc, #20]	; (800032c <main+0x98>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	4619      	mov	r1, r3
 800031a:	480b      	ldr	r0, [pc, #44]	; (8000348 <main+0xb4>)
 800031c:	f004 fccc 	bl	8004cb8 <iprintf>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000320:	e7fe      	b.n	8000320 <main+0x8c>
 8000322:	bf00      	nop
 8000324:	08005c88 	.word	0x08005c88
 8000328:	20003fa8 	.word	0x20003fa8
 800032c:	20000000 	.word	0x20000000
 8000330:	08005c94 	.word	0x08005c94
 8000334:	08000415 	.word	0x08000415
 8000338:	20003fac 	.word	0x20003fac
 800033c:	08005c9c 	.word	0x08005c9c
 8000340:	08005cb0 	.word	0x08005cb0
 8000344:	08000461 	.word	0x08000461
 8000348:	08005cb8 	.word	0x08005cb8

0800034c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800034c:	b580      	push	{r7, lr}
 800034e:	b098      	sub	sp, #96	; 0x60
 8000350:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000352:	f107 0318 	add.w	r3, r7, #24
 8000356:	2248      	movs	r2, #72	; 0x48
 8000358:	2100      	movs	r1, #0
 800035a:	4618      	mov	r0, r3
 800035c:	f004 fca3 	bl	8004ca6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2200      	movs	r2, #0
 8000364:	601a      	str	r2, [r3, #0]
 8000366:	605a      	str	r2, [r3, #4]
 8000368:	609a      	str	r2, [r3, #8]
 800036a:	60da      	str	r2, [r3, #12]
 800036c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 800036e:	2000      	movs	r0, #0
 8000370:	f000 fe36 	bl	8000fe0 <HAL_PWREx_ControlVoltageScaling>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800037a:	f000 f895 	bl	80004a8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800037e:	2310      	movs	r3, #16
 8000380:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000382:	2301      	movs	r3, #1
 8000384:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000386:	2300      	movs	r3, #0
 8000388:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800038a:	2360      	movs	r3, #96	; 0x60
 800038c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800038e:	2302      	movs	r3, #2
 8000390:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000392:	2301      	movs	r3, #1
 8000394:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000396:	2301      	movs	r3, #1
 8000398:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 800039a:	2337      	movs	r3, #55	; 0x37
 800039c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800039e:	2307      	movs	r3, #7
 80003a0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003a2:	2302      	movs	r3, #2
 80003a4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003a6:	2302      	movs	r3, #2
 80003a8:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003aa:	f107 0318 	add.w	r3, r7, #24
 80003ae:	4618      	mov	r0, r3
 80003b0:	f000 feb6 	bl	8001120 <HAL_RCC_OscConfig>
 80003b4:	4603      	mov	r3, r0
 80003b6:	2b00      	cmp	r3, #0
 80003b8:	d001      	beq.n	80003be <SystemClock_Config+0x72>
  {
    Error_Handler();
 80003ba:	f000 f875 	bl	80004a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003be:	230f      	movs	r3, #15
 80003c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003c2:	2303      	movs	r3, #3
 80003c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003c6:	2300      	movs	r3, #0
 80003c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003ce:	2300      	movs	r3, #0
 80003d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80003d2:	1d3b      	adds	r3, r7, #4
 80003d4:	2105      	movs	r1, #5
 80003d6:	4618      	mov	r0, r3
 80003d8:	f001 fb78 	bl	8001acc <HAL_RCC_ClockConfig>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003e2:	f000 f861 	bl	80004a8 <Error_Handler>
  }
}
 80003e6:	bf00      	nop
 80003e8:	3760      	adds	r7, #96	; 0x60
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd80      	pop	{r7, pc}

080003ee <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80003ee:	b580      	push	{r7, lr}
 80003f0:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80003f2:	2000      	movs	r0, #0
 80003f4:	f000 fdb6 	bl	8000f64 <HAL_ICACHE_ConfigAssociativityMode>
 80003f8:	4603      	mov	r3, r0
 80003fa:	2b00      	cmp	r3, #0
 80003fc:	d001      	beq.n	8000402 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80003fe:	f000 f853 	bl	80004a8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000402:	f000 fdcf 	bl	8000fa4 <HAL_ICACHE_Enable>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d001      	beq.n	8000410 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 800040c:	f000 f84c 	bl	80004a8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000410:	bf00      	nop
 8000412:	bd80      	pop	{r7, pc}

08000414 <LED_Thread1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_LED_Thread1 */
void LED_Thread1(void *argument)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b084      	sub	sp, #16
 8000418:	af00      	add	r7, sp, #0
 800041a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
   struct student *t;
  /* USER CODE BEGIN 5 */
  //uint32_t count = 0;
	//UBaseType_t uxPriority;
  t= (struct student *) argument;
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	60fb      	str	r3, [r7, #12]
  /*Query the priority at which this task is running - passing in NULL means "return the calling task’s priority". */
   //uxPriority = uxTaskPriorityGet( NULL );

	  while(1)
    {
      BSP_LED_Toggle(LED9);
 8000420:	2000      	movs	r0, #0
 8000422:	f000 f9f9 	bl	8000818 <BSP_LED_Toggle>
      printf("Num :%d\n",t->num);
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	4619      	mov	r1, r3
 800042c:	4809      	ldr	r0, [pc, #36]	; (8000454 <LED_Thread1+0x40>)
 800042e:	f004 fc43 	bl	8004cb8 <iprintf>
      printf("Name :%s\n",t->name);
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	3304      	adds	r3, #4
 8000436:	4619      	mov	r1, r3
 8000438:	4807      	ldr	r0, [pc, #28]	; (8000458 <LED_Thread1+0x44>)
 800043a:	f004 fc3d 	bl	8004cb8 <iprintf>
      printf("Age :%d\n",t->age);
 800043e:	68fb      	ldr	r3, [r7, #12]
 8000440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000442:	4619      	mov	r1, r3
 8000444:	4805      	ldr	r0, [pc, #20]	; (800045c <LED_Thread1+0x48>)
 8000446:	f004 fc37 	bl	8004cb8 <iprintf>

 /* Setting the Task 2 priority above the Task 1 priority will cause Task 2 to immediately start running */
    //  printf( "About to raise the Task 2 priority\r\n" );
    //  vTaskPrioritySet(task2_handle, ( uxPriority + 1 ) );
      osDelay(500);
 800044a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800044e:	f002 f99b 	bl	8002788 <osDelay>
      BSP_LED_Toggle(LED9);
 8000452:	e7e5      	b.n	8000420 <LED_Thread1+0xc>
 8000454:	08005cc8 	.word	0x08005cc8
 8000458:	08005cd4 	.word	0x08005cd4
 800045c:	08005ce0 	.word	0x08005ce0

08000460 <LED_Thread2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_LED_Thread2 */
void LED_Thread2(void *argument)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
  /*Query the priority at which this task is running - passing in NULL means "return the calling task’s priority". */
  //uxPriority = uxTaskPriorityGet( NULL );

	  while(1)
    {
      BSP_LED_Toggle(LED10);
 8000468:	2001      	movs	r0, #1
 800046a:	f000 f9d5 	bl	8000818 <BSP_LED_Toggle>
      printf("%s:\n",argument);
 800046e:	6879      	ldr	r1, [r7, #4]
 8000470:	4803      	ldr	r0, [pc, #12]	; (8000480 <LED_Thread2+0x20>)
 8000472:	f004 fc21 	bl	8004cb8 <iprintf>
       Passing in NULL as the task handle means "change the priority of the
       calling task". Setting the priority below that of Task 1 will cause
       Task 1 to immediately start running again – pre-empting this task. */
    //  printf( "About to lower the Task 2 priority\r\n" );
     // vTaskPrioritySet( NULL, ( uxPriority - 2 ) );
     osDelay(500);
 8000476:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800047a:	f002 f985 	bl	8002788 <osDelay>
      BSP_LED_Toggle(LED10);
 800047e:	e7f3      	b.n	8000468 <LED_Thread2+0x8>
 8000480:	08005cec 	.word	0x08005cec

08000484 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a04      	ldr	r2, [pc, #16]	; (80004a4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000492:	4293      	cmp	r3, r2
 8000494:	d101      	bne.n	800049a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000496:	f000 fab3 	bl	8000a00 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800049a:	bf00      	nop
 800049c:	3708      	adds	r7, #8
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40001000 	.word	0x40001000

080004a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004a8:	b480      	push	{r7}
 80004aa:	af00      	add	r7, sp, #0
   //USER CODE BEGIN Error_Handler_Debug
   //User can add his own implementation to report the HAL error return state
  while(1)
 80004ac:	e7fe      	b.n	80004ac <Error_Handler+0x4>
	...

080004b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b082      	sub	sp, #8
 80004b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004b6:	4b12      	ldr	r3, [pc, #72]	; (8000500 <HAL_MspInit+0x50>)
 80004b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004ba:	4a11      	ldr	r2, [pc, #68]	; (8000500 <HAL_MspInit+0x50>)
 80004bc:	f043 0301 	orr.w	r3, r3, #1
 80004c0:	6613      	str	r3, [r2, #96]	; 0x60
 80004c2:	4b0f      	ldr	r3, [pc, #60]	; (8000500 <HAL_MspInit+0x50>)
 80004c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	607b      	str	r3, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004ce:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <HAL_MspInit+0x50>)
 80004d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004d2:	4a0b      	ldr	r2, [pc, #44]	; (8000500 <HAL_MspInit+0x50>)
 80004d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004d8:	6593      	str	r3, [r2, #88]	; 0x58
 80004da:	4b09      	ldr	r3, [pc, #36]	; (8000500 <HAL_MspInit+0x50>)
 80004dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004e2:	603b      	str	r3, [r7, #0]
 80004e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 7, 0);
 80004e6:	2200      	movs	r2, #0
 80004e8:	2107      	movs	r1, #7
 80004ea:	f06f 0001 	mvn.w	r0, #1
 80004ee:	f000 fb5f 	bl	8000bb0 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80004f2:	f000 fde1 	bl	80010b8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f6:	bf00      	nop
 80004f8:	3708      	adds	r7, #8
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
 80004fe:	bf00      	nop
 8000500:	40021000 	.word	0x40021000

08000504 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000504:	b580      	push	{r7, lr}
 8000506:	b08c      	sub	sp, #48	; 0x30
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800050c:	2300      	movs	r3, #0
 800050e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000510:	2300      	movs	r3, #0
 8000512:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority ,0);
 8000514:	2200      	movs	r2, #0
 8000516:	6879      	ldr	r1, [r7, #4]
 8000518:	2031      	movs	r0, #49	; 0x31
 800051a:	f000 fb49 	bl	8000bb0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_IRQn);
 800051e:	2031      	movs	r0, #49	; 0x31
 8000520:	f000 fb60 	bl	8000be4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000524:	4b1e      	ldr	r3, [pc, #120]	; (80005a0 <HAL_InitTick+0x9c>)
 8000526:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000528:	4a1d      	ldr	r2, [pc, #116]	; (80005a0 <HAL_InitTick+0x9c>)
 800052a:	f043 0310 	orr.w	r3, r3, #16
 800052e:	6593      	str	r3, [r2, #88]	; 0x58
 8000530:	4b1b      	ldr	r3, [pc, #108]	; (80005a0 <HAL_InitTick+0x9c>)
 8000532:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000534:	f003 0310 	and.w	r3, r3, #16
 8000538:	60fb      	str	r3, [r7, #12]
 800053a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800053c:	f107 0210 	add.w	r2, r7, #16
 8000540:	f107 0314 	add.w	r3, r7, #20
 8000544:	4611      	mov	r1, r2
 8000546:	4618      	mov	r0, r3
 8000548:	f001 fcbc 	bl	8001ec4 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800054c:	f001 fca6 	bl	8001e9c <HAL_RCC_GetPCLK1Freq>
 8000550:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000552:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000554:	4a13      	ldr	r2, [pc, #76]	; (80005a4 <HAL_InitTick+0xa0>)
 8000556:	fba2 2303 	umull	r2, r3, r2, r3
 800055a:	0c9b      	lsrs	r3, r3, #18
 800055c:	3b01      	subs	r3, #1
 800055e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000560:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <HAL_InitTick+0xa4>)
 8000562:	4a12      	ldr	r2, [pc, #72]	; (80005ac <HAL_InitTick+0xa8>)
 8000564:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000566:	4b10      	ldr	r3, [pc, #64]	; (80005a8 <HAL_InitTick+0xa4>)
 8000568:	f240 32e7 	movw	r2, #999	; 0x3e7
 800056c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800056e:	4a0e      	ldr	r2, [pc, #56]	; (80005a8 <HAL_InitTick+0xa4>)
 8000570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000572:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000574:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <HAL_InitTick+0xa4>)
 8000576:	2200      	movs	r2, #0
 8000578:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800057a:	4b0b      	ldr	r3, [pc, #44]	; (80005a8 <HAL_InitTick+0xa4>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000580:	4809      	ldr	r0, [pc, #36]	; (80005a8 <HAL_InitTick+0xa4>)
 8000582:	f001 fda1 	bl	80020c8 <HAL_TIM_Base_Init>
 8000586:	4603      	mov	r3, r0
 8000588:	2b00      	cmp	r3, #0
 800058a:	d104      	bne.n	8000596 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800058c:	4806      	ldr	r0, [pc, #24]	; (80005a8 <HAL_InitTick+0xa4>)
 800058e:	f001 fdfd 	bl	800218c <HAL_TIM_Base_Start_IT>
 8000592:	4603      	mov	r3, r0
 8000594:	e000      	b.n	8000598 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8000596:	2301      	movs	r3, #1
}
 8000598:	4618      	mov	r0, r3
 800059a:	3730      	adds	r7, #48	; 0x30
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	40021000 	.word	0x40021000
 80005a4:	431bde83 	.word	0x431bde83
 80005a8:	20003fb0 	.word	0x20003fb0
 80005ac:	40001000 	.word	0x40001000

080005b0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80005b4:	4802      	ldr	r0, [pc, #8]	; (80005c0 <TIM6_IRQHandler+0x10>)
 80005b6:	f001 fe59 	bl	800226c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80005ba:	bf00      	nop
 80005bc:	bd80      	pop	{r7, pc}
 80005be:	bf00      	nop
 80005c0:	20003fb0 	.word	0x20003fb0

080005c4 <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 80005ce:	4b0f      	ldr	r3, [pc, #60]	; (800060c <ITM_SendChar+0x48>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a0e      	ldr	r2, [pc, #56]	; (800060c <ITM_SendChar+0x48>)
 80005d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005d8:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 80005da:	4b0d      	ldr	r3, [pc, #52]	; (8000610 <ITM_SendChar+0x4c>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a0c      	ldr	r2, [pc, #48]	; (8000610 <ITM_SendChar+0x4c>)
 80005e0:	f043 0301 	orr.w	r3, r3, #1
 80005e4:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 80005e6:	bf00      	nop
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	f003 0301 	and.w	r3, r3, #1
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d0f8      	beq.n	80005e8 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 80005f6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	6013      	str	r3, [r2, #0]
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	e000edfc 	.word	0xe000edfc
 8000610:	e0000e00 	.word	0xe0000e00

08000614 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af00      	add	r7, sp, #0
 800061a:	60f8      	str	r0, [r7, #12]
 800061c:	60b9      	str	r1, [r7, #8]
 800061e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000620:	2300      	movs	r3, #0
 8000622:	617b      	str	r3, [r7, #20]
 8000624:	e00a      	b.n	800063c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000626:	e000      	b.n	800062a <_read+0x16>
 8000628:	bf00      	nop
 800062a:	4601      	mov	r1, r0
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	1c5a      	adds	r2, r3, #1
 8000630:	60ba      	str	r2, [r7, #8]
 8000632:	b2ca      	uxtb	r2, r1
 8000634:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000636:	697b      	ldr	r3, [r7, #20]
 8000638:	3301      	adds	r3, #1
 800063a:	617b      	str	r3, [r7, #20]
 800063c:	697a      	ldr	r2, [r7, #20]
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	429a      	cmp	r2, r3
 8000642:	dbf0      	blt.n	8000626 <_read+0x12>
	}

return len;
 8000644:	687b      	ldr	r3, [r7, #4]
}
 8000646:	4618      	mov	r0, r3
 8000648:	3718      	adds	r7, #24
 800064a:	46bd      	mov	sp, r7
 800064c:	bd80      	pop	{r7, pc}

0800064e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800064e:	b580      	push	{r7, lr}
 8000650:	b086      	sub	sp, #24
 8000652:	af00      	add	r7, sp, #0
 8000654:	60f8      	str	r0, [r7, #12]
 8000656:	60b9      	str	r1, [r7, #8]
 8000658:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800065a:	2300      	movs	r3, #0
 800065c:	617b      	str	r3, [r7, #20]
 800065e:	e009      	b.n	8000674 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8000660:	68bb      	ldr	r3, [r7, #8]
 8000662:	1c5a      	adds	r2, r3, #1
 8000664:	60ba      	str	r2, [r7, #8]
 8000666:	781b      	ldrb	r3, [r3, #0]
 8000668:	4618      	mov	r0, r3
 800066a:	f7ff ffab 	bl	80005c4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800066e:	697b      	ldr	r3, [r7, #20]
 8000670:	3301      	adds	r3, #1
 8000672:	617b      	str	r3, [r7, #20]
 8000674:	697a      	ldr	r2, [r7, #20]
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	429a      	cmp	r2, r3
 800067a:	dbf1      	blt.n	8000660 <_write+0x12>
	}
	return len;
 800067c:	687b      	ldr	r3, [r7, #4]
}
 800067e:	4618      	mov	r0, r3
 8000680:	3718      	adds	r7, #24
 8000682:	46bd      	mov	sp, r7
 8000684:	bd80      	pop	{r7, pc}

08000686 <_close>:

int _close(int file)
{
 8000686:	b480      	push	{r7}
 8000688:	b083      	sub	sp, #12
 800068a:	af00      	add	r7, sp, #0
 800068c:	6078      	str	r0, [r7, #4]
	return -1;
 800068e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000692:	4618      	mov	r0, r3
 8000694:	370c      	adds	r7, #12
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr

0800069e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800069e:	b480      	push	{r7}
 80006a0:	b083      	sub	sp, #12
 80006a2:	af00      	add	r7, sp, #0
 80006a4:	6078      	str	r0, [r7, #4]
 80006a6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80006a8:	683b      	ldr	r3, [r7, #0]
 80006aa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80006ae:	605a      	str	r2, [r3, #4]
	return 0;
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	370c      	adds	r7, #12
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr

080006be <_isatty>:

int _isatty(int file)
{
 80006be:	b480      	push	{r7}
 80006c0:	b083      	sub	sp, #12
 80006c2:	af00      	add	r7, sp, #0
 80006c4:	6078      	str	r0, [r7, #4]
	return 1;
 80006c6:	2301      	movs	r3, #1
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	370c      	adds	r7, #12
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr

080006d4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b085      	sub	sp, #20
 80006d8:	af00      	add	r7, sp, #0
 80006da:	60f8      	str	r0, [r7, #12]
 80006dc:	60b9      	str	r1, [r7, #8]
 80006de:	607a      	str	r2, [r7, #4]
	return 0;
 80006e0:	2300      	movs	r3, #0
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	3714      	adds	r7, #20
 80006e6:	46bd      	mov	sp, r7
 80006e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ec:	4770      	bx	lr
	...

080006f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b086      	sub	sp, #24
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80006f8:	4a14      	ldr	r2, [pc, #80]	; (800074c <_sbrk+0x5c>)
 80006fa:	4b15      	ldr	r3, [pc, #84]	; (8000750 <_sbrk+0x60>)
 80006fc:	1ad3      	subs	r3, r2, r3
 80006fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000704:	4b13      	ldr	r3, [pc, #76]	; (8000754 <_sbrk+0x64>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d102      	bne.n	8000712 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800070c:	4b11      	ldr	r3, [pc, #68]	; (8000754 <_sbrk+0x64>)
 800070e:	4a12      	ldr	r2, [pc, #72]	; (8000758 <_sbrk+0x68>)
 8000710:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000712:	4b10      	ldr	r3, [pc, #64]	; (8000754 <_sbrk+0x64>)
 8000714:	681a      	ldr	r2, [r3, #0]
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	4413      	add	r3, r2
 800071a:	693a      	ldr	r2, [r7, #16]
 800071c:	429a      	cmp	r2, r3
 800071e:	d207      	bcs.n	8000730 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000720:	f004 fa8a 	bl	8004c38 <__errno>
 8000724:	4603      	mov	r3, r0
 8000726:	220c      	movs	r2, #12
 8000728:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800072a:	f04f 33ff 	mov.w	r3, #4294967295
 800072e:	e009      	b.n	8000744 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000730:	4b08      	ldr	r3, [pc, #32]	; (8000754 <_sbrk+0x64>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000736:	4b07      	ldr	r3, [pc, #28]	; (8000754 <_sbrk+0x64>)
 8000738:	681a      	ldr	r2, [r3, #0]
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	4413      	add	r3, r2
 800073e:	4a05      	ldr	r2, [pc, #20]	; (8000754 <_sbrk+0x64>)
 8000740:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000742:	68fb      	ldr	r3, [r7, #12]
}
 8000744:	4618      	mov	r0, r3
 8000746:	3718      	adds	r7, #24
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	20030000 	.word	0x20030000
 8000750:	00000800 	.word	0x00000800
 8000754:	200000dc 	.word	0x200000dc
 8000758:	20004050 	.word	0x20004050

0800075c <BSP_LED_Init>:
  *     @arg  LED9
  *     @arg  LED10
  * @retval BSP error code
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b08c      	sub	sp, #48	; 0x30
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
  int32_t          status = BSP_ERROR_NONE;
 8000766:	2300      	movs	r3, #0
 8000768:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitTypeDef GPIO_Init;

  /* Enable the GPIO_LED Clock */
  if (Led == LED9)
 800076a:	79fb      	ldrb	r3, [r7, #7]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d10c      	bne.n	800078a <BSP_LED_Init+0x2e>
  {
    LED9_GPIO_CLK_ENABLE();
 8000770:	4b26      	ldr	r3, [pc, #152]	; (800080c <BSP_LED_Init+0xb0>)
 8000772:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000774:	4a25      	ldr	r2, [pc, #148]	; (800080c <BSP_LED_Init+0xb0>)
 8000776:	f043 0308 	orr.w	r3, r3, #8
 800077a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800077c:	4b23      	ldr	r3, [pc, #140]	; (800080c <BSP_LED_Init+0xb0>)
 800077e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000780:	f003 0308 	and.w	r3, r3, #8
 8000784:	617b      	str	r3, [r7, #20]
 8000786:	697b      	ldr	r3, [r7, #20]
 8000788:	e019      	b.n	80007be <BSP_LED_Init+0x62>
  }
  else /* Led = LED10 */
  {
    /* Enable VddIO2 for GPIOG */
    __HAL_RCC_PWR_CLK_ENABLE();
 800078a:	4b20      	ldr	r3, [pc, #128]	; (800080c <BSP_LED_Init+0xb0>)
 800078c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800078e:	4a1f      	ldr	r2, [pc, #124]	; (800080c <BSP_LED_Init+0xb0>)
 8000790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000794:	6593      	str	r3, [r2, #88]	; 0x58
 8000796:	4b1d      	ldr	r3, [pc, #116]	; (800080c <BSP_LED_Init+0xb0>)
 8000798:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800079a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800079e:	613b      	str	r3, [r7, #16]
 80007a0:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80007a2:	f000 fc79 	bl	8001098 <HAL_PWREx_EnableVddIO2>
    LED10_GPIO_CLK_ENABLE();
 80007a6:	4b19      	ldr	r3, [pc, #100]	; (800080c <BSP_LED_Init+0xb0>)
 80007a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007aa:	4a18      	ldr	r2, [pc, #96]	; (800080c <BSP_LED_Init+0xb0>)
 80007ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80007b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007b2:	4b16      	ldr	r3, [pc, #88]	; (800080c <BSP_LED_Init+0xb0>)
 80007b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	68fb      	ldr	r3, [r7, #12]
  }

  /* configure the GPIO_LED pin */
  GPIO_Init.Pin   = LED_PIN[Led];
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	4a13      	ldr	r2, [pc, #76]	; (8000810 <BSP_LED_Init+0xb4>)
 80007c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007c6:	61bb      	str	r3, [r7, #24]
  GPIO_Init.Mode  = GPIO_MODE_OUTPUT_PP;
 80007c8:	2301      	movs	r3, #1
 80007ca:	61fb      	str	r3, [r7, #28]
  GPIO_Init.Pull  = GPIO_PULLUP;
 80007cc:	2301      	movs	r3, #1
 80007ce:	623b      	str	r3, [r7, #32]
  GPIO_Init.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007d0:	2303      	movs	r3, #3
 80007d2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_Init);
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	4a0f      	ldr	r2, [pc, #60]	; (8000814 <BSP_LED_Init+0xb8>)
 80007d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007dc:	f107 0218 	add.w	r2, r7, #24
 80007e0:	4611      	mov	r1, r2
 80007e2:	4618      	mov	r0, r3
 80007e4:	f000 fa0c 	bl	8000c00 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	4a0a      	ldr	r2, [pc, #40]	; (8000814 <BSP_LED_Init+0xb8>)
 80007ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	4a07      	ldr	r2, [pc, #28]	; (8000810 <BSP_LED_Init+0xb4>)
 80007f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007f8:	2201      	movs	r2, #1
 80007fa:	4619      	mov	r1, r3
 80007fc:	f000 fb80 	bl	8000f00 <HAL_GPIO_WritePin>

  return status;
 8000800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8000802:	4618      	mov	r0, r3
 8000804:	3730      	adds	r7, #48	; 0x30
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40021000 	.word	0x40021000
 8000810:	2000003c 	.word	0x2000003c
 8000814:	20000040 	.word	0x20000040

08000818 <BSP_LED_Toggle>:
  *     @arg  LED9
  *     @arg  LED10
  * @retval BSP error code
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
 800081e:	4603      	mov	r3, r0
 8000820:	71fb      	strb	r3, [r7, #7]
  int32_t status = BSP_ERROR_NONE;
 8000822:	2300      	movs	r3, #0
 8000824:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8000826:	79fb      	ldrb	r3, [r7, #7]
 8000828:	4a07      	ldr	r2, [pc, #28]	; (8000848 <BSP_LED_Toggle+0x30>)
 800082a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	4906      	ldr	r1, [pc, #24]	; (800084c <BSP_LED_Toggle+0x34>)
 8000832:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8000836:	4619      	mov	r1, r3
 8000838:	4610      	mov	r0, r2
 800083a:	f000 fb79 	bl	8000f30 <HAL_GPIO_TogglePin>

  return status;
 800083e:	68fb      	ldr	r3, [r7, #12]
}
 8000840:	4618      	mov	r0, r3
 8000842:	3710      	adds	r7, #16
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	20000040 	.word	0x20000040
 800084c:	2000003c 	.word	0x2000003c

08000850 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000854:	4b06      	ldr	r3, [pc, #24]	; (8000870 <SystemInit+0x20>)
 8000856:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800085a:	4a05      	ldr	r2, [pc, #20]	; (8000870 <SystemInit+0x20>)
 800085c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000860:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000864:	bf00      	nop
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop
 8000870:	e000ed00 	.word	0xe000ed00

08000874 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8000874:	b480      	push	{r7}
 8000876:	b087      	sub	sp, #28
 8000878:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 800087a:	4b4f      	ldr	r3, [pc, #316]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f003 0308 	and.w	r3, r3, #8
 8000882:	2b00      	cmp	r3, #0
 8000884:	d107      	bne.n	8000896 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8000886:	4b4c      	ldr	r3, [pc, #304]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 8000888:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800088c:	0a1b      	lsrs	r3, r3, #8
 800088e:	f003 030f 	and.w	r3, r3, #15
 8000892:	617b      	str	r3, [r7, #20]
 8000894:	e005      	b.n	80008a2 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8000896:	4b48      	ldr	r3, [pc, #288]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	091b      	lsrs	r3, r3, #4
 800089c:	f003 030f 	and.w	r3, r3, #15
 80008a0:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 80008a2:	4a46      	ldr	r2, [pc, #280]	; (80009bc <SystemCoreClockUpdate+0x148>)
 80008a4:	697b      	ldr	r3, [r7, #20]
 80008a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008aa:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80008ac:	4b42      	ldr	r3, [pc, #264]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	f003 030c 	and.w	r3, r3, #12
 80008b4:	2b0c      	cmp	r3, #12
 80008b6:	d866      	bhi.n	8000986 <SystemCoreClockUpdate+0x112>
 80008b8:	a201      	add	r2, pc, #4	; (adr r2, 80008c0 <SystemCoreClockUpdate+0x4c>)
 80008ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008be:	bf00      	nop
 80008c0:	080008f5 	.word	0x080008f5
 80008c4:	08000987 	.word	0x08000987
 80008c8:	08000987 	.word	0x08000987
 80008cc:	08000987 	.word	0x08000987
 80008d0:	080008fd 	.word	0x080008fd
 80008d4:	08000987 	.word	0x08000987
 80008d8:	08000987 	.word	0x08000987
 80008dc:	08000987 	.word	0x08000987
 80008e0:	08000905 	.word	0x08000905
 80008e4:	08000987 	.word	0x08000987
 80008e8:	08000987 	.word	0x08000987
 80008ec:	08000987 	.word	0x08000987
 80008f0:	0800090d 	.word	0x0800090d
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 80008f4:	4a32      	ldr	r2, [pc, #200]	; (80009c0 <SystemCoreClockUpdate+0x14c>)
 80008f6:	697b      	ldr	r3, [r7, #20]
 80008f8:	6013      	str	r3, [r2, #0]
      break;
 80008fa:	e048      	b.n	800098e <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80008fc:	4b30      	ldr	r3, [pc, #192]	; (80009c0 <SystemCoreClockUpdate+0x14c>)
 80008fe:	4a31      	ldr	r2, [pc, #196]	; (80009c4 <SystemCoreClockUpdate+0x150>)
 8000900:	601a      	str	r2, [r3, #0]
      break;
 8000902:	e044      	b.n	800098e <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8000904:	4b2e      	ldr	r3, [pc, #184]	; (80009c0 <SystemCoreClockUpdate+0x14c>)
 8000906:	4a2f      	ldr	r2, [pc, #188]	; (80009c4 <SystemCoreClockUpdate+0x150>)
 8000908:	601a      	str	r2, [r3, #0]
      break;
 800090a:	e040      	b.n	800098e <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800090c:	4b2a      	ldr	r3, [pc, #168]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 800090e:	68db      	ldr	r3, [r3, #12]
 8000910:	f003 0303 	and.w	r3, r3, #3
 8000914:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 8000916:	4b28      	ldr	r3, [pc, #160]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 8000918:	68db      	ldr	r3, [r3, #12]
 800091a:	091b      	lsrs	r3, r3, #4
 800091c:	f003 030f 	and.w	r3, r3, #15
 8000920:	3301      	adds	r3, #1
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	2b02      	cmp	r3, #2
 8000928:	d003      	beq.n	8000932 <SystemCoreClockUpdate+0xbe>
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	2b03      	cmp	r3, #3
 800092e:	d006      	beq.n	800093e <SystemCoreClockUpdate+0xca>
 8000930:	e00b      	b.n	800094a <SystemCoreClockUpdate+0xd6>

      switch (pllsource)
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 8000932:	4a24      	ldr	r2, [pc, #144]	; (80009c4 <SystemCoreClockUpdate+0x150>)
 8000934:	68bb      	ldr	r3, [r7, #8]
 8000936:	fbb2 f3f3 	udiv	r3, r2, r3
 800093a:	613b      	str	r3, [r7, #16]
          break;
 800093c:	e00b      	b.n	8000956 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 800093e:	4a21      	ldr	r2, [pc, #132]	; (80009c4 <SystemCoreClockUpdate+0x150>)
 8000940:	68bb      	ldr	r3, [r7, #8]
 8000942:	fbb2 f3f3 	udiv	r3, r2, r3
 8000946:	613b      	str	r3, [r7, #16]
          break;
 8000948:	e005      	b.n	8000956 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 800094a:	697a      	ldr	r2, [r7, #20]
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000952:	613b      	str	r3, [r7, #16]
          break;
 8000954:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8000956:	4b18      	ldr	r3, [pc, #96]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 8000958:	68db      	ldr	r3, [r3, #12]
 800095a:	0a1b      	lsrs	r3, r3, #8
 800095c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8000960:	693b      	ldr	r3, [r7, #16]
 8000962:	fb02 f303 	mul.w	r3, r2, r3
 8000966:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8000968:	4b13      	ldr	r3, [pc, #76]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 800096a:	68db      	ldr	r3, [r3, #12]
 800096c:	0e5b      	lsrs	r3, r3, #25
 800096e:	f003 0303 	and.w	r3, r3, #3
 8000972:	3301      	adds	r3, #1
 8000974:	005b      	lsls	r3, r3, #1
 8000976:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000980:	4a0f      	ldr	r2, [pc, #60]	; (80009c0 <SystemCoreClockUpdate+0x14c>)
 8000982:	6013      	str	r3, [r2, #0]
      break;
 8000984:	e003      	b.n	800098e <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8000986:	4a0e      	ldr	r2, [pc, #56]	; (80009c0 <SystemCoreClockUpdate+0x14c>)
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	6013      	str	r3, [r2, #0]
      break;
 800098c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800098e:	4b0a      	ldr	r3, [pc, #40]	; (80009b8 <SystemCoreClockUpdate+0x144>)
 8000990:	689b      	ldr	r3, [r3, #8]
 8000992:	091b      	lsrs	r3, r3, #4
 8000994:	f003 030f 	and.w	r3, r3, #15
 8000998:	4a0b      	ldr	r2, [pc, #44]	; (80009c8 <SystemCoreClockUpdate+0x154>)
 800099a:	5cd3      	ldrb	r3, [r2, r3]
 800099c:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800099e:	4b08      	ldr	r3, [pc, #32]	; (80009c0 <SystemCoreClockUpdate+0x14c>)
 80009a0:	681a      	ldr	r2, [r3, #0]
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	fa22 f303 	lsr.w	r3, r2, r3
 80009a8:	4a05      	ldr	r2, [pc, #20]	; (80009c0 <SystemCoreClockUpdate+0x14c>)
 80009aa:	6013      	str	r3, [r2, #0]
}
 80009ac:	bf00      	nop
 80009ae:	371c      	adds	r7, #28
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr
 80009b8:	40021000 	.word	0x40021000
 80009bc:	08005d24 	.word	0x08005d24
 80009c0:	20000048 	.word	0x20000048
 80009c4:	00f42400 	.word	0x00f42400
 80009c8:	08005d0c 	.word	0x08005d0c

080009cc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80009d2:	2300      	movs	r3, #0
 80009d4:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80009d6:	2004      	movs	r0, #4
 80009d8:	f000 f8df 	bl	8000b9a <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 80009dc:	f7ff ff4a 	bl	8000874 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80009e0:	2000      	movs	r0, #0
 80009e2:	f7ff fd8f 	bl	8000504 <HAL_InitTick>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d002      	beq.n	80009f2 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 80009ec:	2301      	movs	r3, #1
 80009ee:	71fb      	strb	r3, [r7, #7]
 80009f0:	e001      	b.n	80009f6 <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80009f2:	f7ff fd5d 	bl	80004b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80009f6:	79fb      	ldrb	r3, [r7, #7]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3708      	adds	r7, #8
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a04:	4b06      	ldr	r3, [pc, #24]	; (8000a20 <HAL_IncTick+0x20>)
 8000a06:	781b      	ldrb	r3, [r3, #0]
 8000a08:	461a      	mov	r2, r3
 8000a0a:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <HAL_IncTick+0x24>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	4413      	add	r3, r2
 8000a10:	4a04      	ldr	r2, [pc, #16]	; (8000a24 <HAL_IncTick+0x24>)
 8000a12:	6013      	str	r3, [r2, #0]
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	20000050 	.word	0x20000050
 8000a24:	20003ffc 	.word	0x20003ffc

08000a28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000a2c:	4b03      	ldr	r3, [pc, #12]	; (8000a3c <HAL_GetTick+0x14>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	46bd      	mov	sp, r7
 8000a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	20003ffc 	.word	0x20003ffc

08000a40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	f003 0307 	and.w	r3, r3, #7
 8000a4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a50:	4b0c      	ldr	r3, [pc, #48]	; (8000a84 <__NVIC_SetPriorityGrouping+0x44>)
 8000a52:	68db      	ldr	r3, [r3, #12]
 8000a54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a56:	68ba      	ldr	r2, [r7, #8]
 8000a58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a72:	4a04      	ldr	r2, [pc, #16]	; (8000a84 <__NVIC_SetPriorityGrouping+0x44>)
 8000a74:	68bb      	ldr	r3, [r7, #8]
 8000a76:	60d3      	str	r3, [r2, #12]
}
 8000a78:	bf00      	nop
 8000a7a:	3714      	adds	r7, #20
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a82:	4770      	bx	lr
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a8c:	4b04      	ldr	r3, [pc, #16]	; (8000aa0 <__NVIC_GetPriorityGrouping+0x18>)
 8000a8e:	68db      	ldr	r3, [r3, #12]
 8000a90:	0a1b      	lsrs	r3, r3, #8
 8000a92:	f003 0307 	and.w	r3, r3, #7
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	e000ed00 	.word	0xe000ed00

08000aa4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	b083      	sub	sp, #12
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	4603      	mov	r3, r0
 8000aac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	db0b      	blt.n	8000ace <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ab6:	79fb      	ldrb	r3, [r7, #7]
 8000ab8:	f003 021f 	and.w	r2, r3, #31
 8000abc:	4907      	ldr	r1, [pc, #28]	; (8000adc <__NVIC_EnableIRQ+0x38>)
 8000abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac2:	095b      	lsrs	r3, r3, #5
 8000ac4:	2001      	movs	r0, #1
 8000ac6:	fa00 f202 	lsl.w	r2, r0, r2
 8000aca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	e000e100 	.word	0xe000e100

08000ae0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	6039      	str	r1, [r7, #0]
 8000aea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	db0a      	blt.n	8000b0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	b2da      	uxtb	r2, r3
 8000af8:	490c      	ldr	r1, [pc, #48]	; (8000b2c <__NVIC_SetPriority+0x4c>)
 8000afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000afe:	0152      	lsls	r2, r2, #5
 8000b00:	b2d2      	uxtb	r2, r2
 8000b02:	440b      	add	r3, r1
 8000b04:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b08:	e00a      	b.n	8000b20 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b0a:	683b      	ldr	r3, [r7, #0]
 8000b0c:	b2da      	uxtb	r2, r3
 8000b0e:	4908      	ldr	r1, [pc, #32]	; (8000b30 <__NVIC_SetPriority+0x50>)
 8000b10:	79fb      	ldrb	r3, [r7, #7]
 8000b12:	f003 030f 	and.w	r3, r3, #15
 8000b16:	3b04      	subs	r3, #4
 8000b18:	0152      	lsls	r2, r2, #5
 8000b1a:	b2d2      	uxtb	r2, r2
 8000b1c:	440b      	add	r3, r1
 8000b1e:	761a      	strb	r2, [r3, #24]
}
 8000b20:	bf00      	nop
 8000b22:	370c      	adds	r7, #12
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	e000e100 	.word	0xe000e100
 8000b30:	e000ed00 	.word	0xe000ed00

08000b34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b089      	sub	sp, #36	; 0x24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	60f8      	str	r0, [r7, #12]
 8000b3c:	60b9      	str	r1, [r7, #8]
 8000b3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	f003 0307 	and.w	r3, r3, #7
 8000b46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b48:	69fb      	ldr	r3, [r7, #28]
 8000b4a:	f1c3 0307 	rsb	r3, r3, #7
 8000b4e:	2b03      	cmp	r3, #3
 8000b50:	bf28      	it	cs
 8000b52:	2303      	movcs	r3, #3
 8000b54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b56:	69fb      	ldr	r3, [r7, #28]
 8000b58:	3303      	adds	r3, #3
 8000b5a:	2b06      	cmp	r3, #6
 8000b5c:	d902      	bls.n	8000b64 <NVIC_EncodePriority+0x30>
 8000b5e:	69fb      	ldr	r3, [r7, #28]
 8000b60:	3b04      	subs	r3, #4
 8000b62:	e000      	b.n	8000b66 <NVIC_EncodePriority+0x32>
 8000b64:	2300      	movs	r3, #0
 8000b66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b68:	f04f 32ff 	mov.w	r2, #4294967295
 8000b6c:	69bb      	ldr	r3, [r7, #24]
 8000b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000b72:	43da      	mvns	r2, r3
 8000b74:	68bb      	ldr	r3, [r7, #8]
 8000b76:	401a      	ands	r2, r3
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	fa01 f303 	lsl.w	r3, r1, r3
 8000b86:	43d9      	mvns	r1, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b8c:	4313      	orrs	r3, r2
         );
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3724      	adds	r7, #36	; 0x24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b98:	4770      	bx	lr

08000b9a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b9a:	b580      	push	{r7, lr}
 8000b9c:	b082      	sub	sp, #8
 8000b9e:	af00      	add	r7, sp, #0
 8000ba0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ba2:	6878      	ldr	r0, [r7, #4]
 8000ba4:	f7ff ff4c 	bl	8000a40 <__NVIC_SetPriorityGrouping>
}
 8000ba8:	bf00      	nop
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}

08000bb0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	60b9      	str	r1, [r7, #8]
 8000bba:	607a      	str	r2, [r7, #4]
 8000bbc:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000bbe:	f7ff ff63 	bl	8000a88 <__NVIC_GetPriorityGrouping>
 8000bc2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000bc4:	687a      	ldr	r2, [r7, #4]
 8000bc6:	68b9      	ldr	r1, [r7, #8]
 8000bc8:	6978      	ldr	r0, [r7, #20]
 8000bca:	f7ff ffb3 	bl	8000b34 <NVIC_EncodePriority>
 8000bce:	4602      	mov	r2, r0
 8000bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bd4:	4611      	mov	r1, r2
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f7ff ff82 	bl	8000ae0 <__NVIC_SetPriority>
}
 8000bdc:	bf00      	nop
 8000bde:	3718      	adds	r7, #24
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}

08000be4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b082      	sub	sp, #8
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	4603      	mov	r3, r0
 8000bec:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f7ff ff56 	bl	8000aa4 <__NVIC_EnableIRQ>
}
 8000bf8:	bf00      	nop
 8000bfa:	3708      	adds	r7, #8
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}

08000c00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b087      	sub	sp, #28
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
 8000c08:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000c0e:	e158      	b.n	8000ec2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	2101      	movs	r1, #1
 8000c16:	697b      	ldr	r3, [r7, #20]
 8000c18:	fa01 f303 	lsl.w	r3, r1, r3
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	f000 814a 	beq.w	8000ebc <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f003 0303 	and.w	r3, r3, #3
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d005      	beq.n	8000c40 <HAL_GPIO_Init+0x40>
 8000c34:	683b      	ldr	r3, [r7, #0]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	f003 0303 	and.w	r3, r3, #3
 8000c3c:	2b02      	cmp	r3, #2
 8000c3e:	d130      	bne.n	8000ca2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	005b      	lsls	r3, r3, #1
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000c50:	43db      	mvns	r3, r3
 8000c52:	693a      	ldr	r2, [r7, #16]
 8000c54:	4013      	ands	r3, r2
 8000c56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c58:	683b      	ldr	r3, [r7, #0]
 8000c5a:	68da      	ldr	r2, [r3, #12]
 8000c5c:	697b      	ldr	r3, [r7, #20]
 8000c5e:	005b      	lsls	r3, r3, #1
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	693a      	ldr	r2, [r7, #16]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	693a      	ldr	r2, [r7, #16]
 8000c6e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c76:	2201      	movs	r2, #1
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	091b      	lsrs	r3, r3, #4
 8000c8c:	f003 0201 	and.w	r2, r3, #1
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	f003 0303 	and.w	r3, r3, #3
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d017      	beq.n	8000cde <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	68db      	ldr	r3, [r3, #12]
 8000cb2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	005b      	lsls	r3, r3, #1
 8000cb8:	2203      	movs	r2, #3
 8000cba:	fa02 f303 	lsl.w	r3, r2, r3
 8000cbe:	43db      	mvns	r3, r3
 8000cc0:	693a      	ldr	r2, [r7, #16]
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000cc6:	683b      	ldr	r3, [r7, #0]
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 0303 	and.w	r3, r3, #3
 8000ce6:	2b02      	cmp	r3, #2
 8000ce8:	d123      	bne.n	8000d32 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cea:	697b      	ldr	r3, [r7, #20]
 8000cec:	08da      	lsrs	r2, r3, #3
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3208      	adds	r2, #8
 8000cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cf6:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	009b      	lsls	r3, r3, #2
 8000d00:	220f      	movs	r2, #15
 8000d02:	fa02 f303 	lsl.w	r3, r2, r3
 8000d06:	43db      	mvns	r3, r3
 8000d08:	693a      	ldr	r2, [r7, #16]
 8000d0a:	4013      	ands	r3, r2
 8000d0c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000d0e:	683b      	ldr	r3, [r7, #0]
 8000d10:	691a      	ldr	r2, [r3, #16]
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	f003 0307 	and.w	r3, r3, #7
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d1e:	693a      	ldr	r2, [r7, #16]
 8000d20:	4313      	orrs	r3, r2
 8000d22:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000d24:	697b      	ldr	r3, [r7, #20]
 8000d26:	08da      	lsrs	r2, r3, #3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	3208      	adds	r2, #8
 8000d2c:	6939      	ldr	r1, [r7, #16]
 8000d2e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	2203      	movs	r2, #3
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	43db      	mvns	r3, r3
 8000d44:	693a      	ldr	r2, [r7, #16]
 8000d46:	4013      	ands	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d4a:	683b      	ldr	r3, [r7, #0]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f003 0203 	and.w	r2, r3, #3
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	005b      	lsls	r3, r3, #1
 8000d56:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	693a      	ldr	r2, [r7, #16]
 8000d64:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f000 80a4 	beq.w	8000ebc <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8000d74:	4a5a      	ldr	r2, [pc, #360]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	089b      	lsrs	r3, r3, #2
 8000d7a:	3318      	adds	r3, #24
 8000d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d80:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	f003 0303 	and.w	r3, r3, #3
 8000d88:	00db      	lsls	r3, r3, #3
 8000d8a:	220f      	movs	r2, #15
 8000d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d90:	43db      	mvns	r3, r3
 8000d92:	693a      	ldr	r2, [r7, #16]
 8000d94:	4013      	ands	r3, r2
 8000d96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	4a52      	ldr	r2, [pc, #328]	; (8000ee4 <HAL_GPIO_Init+0x2e4>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d025      	beq.n	8000dec <HAL_GPIO_Init+0x1ec>
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	4a51      	ldr	r2, [pc, #324]	; (8000ee8 <HAL_GPIO_Init+0x2e8>)
 8000da4:	4293      	cmp	r3, r2
 8000da6:	d01f      	beq.n	8000de8 <HAL_GPIO_Init+0x1e8>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4a50      	ldr	r2, [pc, #320]	; (8000eec <HAL_GPIO_Init+0x2ec>)
 8000dac:	4293      	cmp	r3, r2
 8000dae:	d019      	beq.n	8000de4 <HAL_GPIO_Init+0x1e4>
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	4a4f      	ldr	r2, [pc, #316]	; (8000ef0 <HAL_GPIO_Init+0x2f0>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d013      	beq.n	8000de0 <HAL_GPIO_Init+0x1e0>
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4a4e      	ldr	r2, [pc, #312]	; (8000ef4 <HAL_GPIO_Init+0x2f4>)
 8000dbc:	4293      	cmp	r3, r2
 8000dbe:	d00d      	beq.n	8000ddc <HAL_GPIO_Init+0x1dc>
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	4a4d      	ldr	r2, [pc, #308]	; (8000ef8 <HAL_GPIO_Init+0x2f8>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d007      	beq.n	8000dd8 <HAL_GPIO_Init+0x1d8>
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	4a4c      	ldr	r2, [pc, #304]	; (8000efc <HAL_GPIO_Init+0x2fc>)
 8000dcc:	4293      	cmp	r3, r2
 8000dce:	d101      	bne.n	8000dd4 <HAL_GPIO_Init+0x1d4>
 8000dd0:	2306      	movs	r3, #6
 8000dd2:	e00c      	b.n	8000dee <HAL_GPIO_Init+0x1ee>
 8000dd4:	2307      	movs	r3, #7
 8000dd6:	e00a      	b.n	8000dee <HAL_GPIO_Init+0x1ee>
 8000dd8:	2305      	movs	r3, #5
 8000dda:	e008      	b.n	8000dee <HAL_GPIO_Init+0x1ee>
 8000ddc:	2304      	movs	r3, #4
 8000dde:	e006      	b.n	8000dee <HAL_GPIO_Init+0x1ee>
 8000de0:	2303      	movs	r3, #3
 8000de2:	e004      	b.n	8000dee <HAL_GPIO_Init+0x1ee>
 8000de4:	2302      	movs	r3, #2
 8000de6:	e002      	b.n	8000dee <HAL_GPIO_Init+0x1ee>
 8000de8:	2301      	movs	r3, #1
 8000dea:	e000      	b.n	8000dee <HAL_GPIO_Init+0x1ee>
 8000dec:	2300      	movs	r3, #0
 8000dee:	697a      	ldr	r2, [r7, #20]
 8000df0:	f002 0203 	and.w	r2, r2, #3
 8000df4:	00d2      	lsls	r2, r2, #3
 8000df6:	4093      	lsls	r3, r2
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	4313      	orrs	r3, r2
 8000dfc:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 8000dfe:	4938      	ldr	r1, [pc, #224]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e00:	697b      	ldr	r3, [r7, #20]
 8000e02:	089b      	lsrs	r3, r3, #2
 8000e04:	3318      	adds	r3, #24
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000e0c:	4b34      	ldr	r3, [pc, #208]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	43db      	mvns	r3, r3
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d003      	beq.n	8000e30 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	4313      	orrs	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000e30:	4a2b      	ldr	r2, [pc, #172]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8000e36:	4b2a      	ldr	r3, [pc, #168]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e3c:	68fb      	ldr	r3, [r7, #12]
 8000e3e:	43db      	mvns	r3, r3
 8000e40:	693a      	ldr	r2, [r7, #16]
 8000e42:	4013      	ands	r3, r2
 8000e44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	685b      	ldr	r3, [r3, #4]
 8000e4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d003      	beq.n	8000e5a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8000e52:	693a      	ldr	r2, [r7, #16]
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	4313      	orrs	r3, r2
 8000e58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e5a:	4a21      	ldr	r2, [pc, #132]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000e60:	4b1f      	ldr	r3, [pc, #124]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e62:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8000e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	43db      	mvns	r3, r3
 8000e6c:	693a      	ldr	r2, [r7, #16]
 8000e6e:	4013      	ands	r3, r2
 8000e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	685b      	ldr	r3, [r3, #4]
 8000e76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d003      	beq.n	8000e86 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000e7e:	693a      	ldr	r2, [r7, #16]
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	4313      	orrs	r3, r2
 8000e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e86:	4a16      	ldr	r2, [pc, #88]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

        temp = EXTI->IMR1;
 8000e8e:	4b14      	ldr	r3, [pc, #80]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000e90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000e94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d003      	beq.n	8000eb4 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000eb4:	4a0a      	ldr	r2, [pc, #40]	; (8000ee0 <HAL_GPIO_Init+0x2e0>)
 8000eb6:	693b      	ldr	r3, [r7, #16]
 8000eb8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      }
    }

    position++;
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	3301      	adds	r3, #1
 8000ec0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	f47f ae9f 	bne.w	8000c10 <HAL_GPIO_Init+0x10>
  }
}
 8000ed2:	bf00      	nop
 8000ed4:	bf00      	nop
 8000ed6:	371c      	adds	r7, #28
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	4002f400 	.word	0x4002f400
 8000ee4:	42020000 	.word	0x42020000
 8000ee8:	42020400 	.word	0x42020400
 8000eec:	42020800 	.word	0x42020800
 8000ef0:	42020c00 	.word	0x42020c00
 8000ef4:	42021000 	.word	0x42021000
 8000ef8:	42021400 	.word	0x42021400
 8000efc:	42021800 	.word	0x42021800

08000f00 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	460b      	mov	r3, r1
 8000f0a:	807b      	strh	r3, [r7, #2]
 8000f0c:	4613      	mov	r3, r2
 8000f0e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f10:	787b      	ldrb	r3, [r7, #1]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d003      	beq.n	8000f1e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f16:	887a      	ldrh	r2, [r7, #2]
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f1c:	e002      	b.n	8000f24 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f1e:	887a      	ldrh	r2, [r7, #2]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr

08000f30 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	460b      	mov	r3, r1
 8000f3a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	695b      	ldr	r3, [r3, #20]
 8000f40:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000f42:	887a      	ldrh	r2, [r7, #2]
 8000f44:	68fb      	ldr	r3, [r7, #12]
 8000f46:	4013      	ands	r3, r2
 8000f48:	041a      	lsls	r2, r3, #16
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	43d9      	mvns	r1, r3
 8000f4e:	887b      	ldrh	r3, [r7, #2]
 8000f50:	400b      	ands	r3, r1
 8000f52:	431a      	orrs	r2, r3
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	619a      	str	r2, [r3, #24]
}
 8000f58:	bf00      	nop
 8000f5a:	3714      	adds	r7, #20
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr

08000f64 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8000f70:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d002      	beq.n	8000f82 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	e007      	b.n	8000f92 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8000f82:	4b07      	ldr	r3, [pc, #28]	; (8000fa0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f023 0204 	bic.w	r2, r3, #4
 8000f8a:	4905      	ldr	r1, [pc, #20]	; (8000fa0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	600b      	str	r3, [r1, #0]
  }

  return status;
 8000f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	40030400 	.word	0x40030400

08000fa4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8000fa8:	4b05      	ldr	r3, [pc, #20]	; (8000fc0 <HAL_ICACHE_Enable+0x1c>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <HAL_ICACHE_Enable+0x1c>)
 8000fae:	f043 0301 	orr.w	r3, r3, #1
 8000fb2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	40030400 	.word	0x40030400

08000fc4 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <HAL_PWREx_GetVoltageRange+0x18>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	40007000 	.word	0x40007000

08000fe0 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b084      	sub	sp, #16
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8000fe8:	4b27      	ldr	r3, [pc, #156]	; (8001088 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000ff0:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 8000ff2:	f000 f871 	bl	80010d8 <HAL_PWREx_SMPS_GetEffectiveMode>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000ffc:	d101      	bne.n	8001002 <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8000ffe:	2301      	movs	r3, #1
 8001000:	e03e      	b.n	8001080 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 8001002:	4b21      	ldr	r3, [pc, #132]	; (8001088 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800100a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800100e:	d101      	bne.n	8001014 <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8001010:	2301      	movs	r3, #1
 8001012:	e035      	b.n	8001080 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8001014:	68ba      	ldr	r2, [r7, #8]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	429a      	cmp	r2, r3
 800101a:	d101      	bne.n	8001020 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 800101c:	2300      	movs	r3, #0
 800101e:	e02f      	b.n	8001080 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001020:	4b19      	ldr	r3, [pc, #100]	; (8001088 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8001028:	4917      	ldr	r1, [pc, #92]	; (8001088 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	4313      	orrs	r3, r2
 800102e:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8001030:	4b16      	ldr	r3, [pc, #88]	; (800108c <HAL_PWREx_ControlVoltageScaling+0xac>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	095b      	lsrs	r3, r3, #5
 8001036:	4a16      	ldr	r2, [pc, #88]	; (8001090 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8001038:	fba2 2303 	umull	r2, r3, r2, r3
 800103c:	09db      	lsrs	r3, r3, #7
 800103e:	2232      	movs	r2, #50	; 0x32
 8001040:	fb02 f303 	mul.w	r3, r2, r3
 8001044:	4a13      	ldr	r2, [pc, #76]	; (8001094 <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8001046:	fba2 2303 	umull	r2, r3, r2, r3
 800104a:	08db      	lsrs	r3, r3, #3
 800104c:	3301      	adds	r3, #1
 800104e:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001050:	e002      	b.n	8001058 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	3b01      	subs	r3, #1
 8001056:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001058:	4b0b      	ldr	r3, [pc, #44]	; (8001088 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800105a:	695b      	ldr	r3, [r3, #20]
 800105c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001064:	d102      	bne.n	800106c <HAL_PWREx_ControlVoltageScaling+0x8c>
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1f2      	bne.n	8001052 <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001074:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001078:	d101      	bne.n	800107e <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 800107a:	2303      	movs	r3, #3
 800107c:	e000      	b.n	8001080 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 800107e:	2300      	movs	r3, #0
}
 8001080:	4618      	mov	r0, r3
 8001082:	3710      	adds	r7, #16
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}
 8001088:	40007000 	.word	0x40007000
 800108c:	20000048 	.word	0x20000048
 8001090:	0a7c5ac5 	.word	0x0a7c5ac5
 8001094:	cccccccd 	.word	0xcccccccd

08001098 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800109c:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	4a04      	ldr	r2, [pc, #16]	; (80010b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80010a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80010a6:	6053      	str	r3, [r2, #4]
}
 80010a8:	bf00      	nop
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr
 80010b2:	bf00      	nop
 80010b4:	40007000 	.word	0x40007000

080010b8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80010bc:	4b05      	ldr	r3, [pc, #20]	; (80010d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	4a04      	ldr	r2, [pc, #16]	; (80010d4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80010c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c6:	6093      	str	r3, [r2, #8]
}
 80010c8:	bf00      	nop
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	40007000 	.word	0x40007000

080010d8 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 80010de:	4b0f      	ldr	r3, [pc, #60]	; (800111c <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 80010e0:	691b      	ldr	r3, [r3, #16]
 80010e2:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d003      	beq.n	80010f6 <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 80010ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010f2:	607b      	str	r3, [r7, #4]
 80010f4:	e00a      	b.n	800110c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d103      	bne.n	8001108 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8001100:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001104:	607b      	str	r3, [r7, #4]
 8001106:	e001      	b.n	800110c <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8001108:	2300      	movs	r3, #0
 800110a:	607b      	str	r3, [r7, #4]
  }

  return mode;
 800110c:	687b      	ldr	r3, [r7, #4]
}
 800110e:	4618      	mov	r0, r3
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40007000 	.word	0x40007000

08001120 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b088      	sub	sp, #32
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	2b00      	cmp	r3, #0
 800112c:	d102      	bne.n	8001134 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	f000 bcc2 	b.w	8001ab8 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001134:	4ba3      	ldr	r3, [pc, #652]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f003 030c 	and.w	r3, r3, #12
 800113c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800113e:	4ba1      	ldr	r3, [pc, #644]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	f003 0303 	and.w	r3, r3, #3
 8001146:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0310 	and.w	r3, r3, #16
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 80e9 	beq.w	8001328 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d006      	beq.n	800116a <HAL_RCC_OscConfig+0x4a>
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	2b0c      	cmp	r3, #12
 8001160:	f040 8083 	bne.w	800126a <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d17f      	bne.n	800126a <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800116a:	4b96      	ldr	r3, [pc, #600]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 0302 	and.w	r3, r3, #2
 8001172:	2b00      	cmp	r3, #0
 8001174:	d006      	beq.n	8001184 <HAL_RCC_OscConfig+0x64>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	69db      	ldr	r3, [r3, #28]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d102      	bne.n	8001184 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800117e:	2301      	movs	r3, #1
 8001180:	f000 bc9a 	b.w	8001ab8 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001188:	4b8e      	ldr	r3, [pc, #568]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	f003 0308 	and.w	r3, r3, #8
 8001190:	2b00      	cmp	r3, #0
 8001192:	d004      	beq.n	800119e <HAL_RCC_OscConfig+0x7e>
 8001194:	4b8b      	ldr	r3, [pc, #556]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800119c:	e005      	b.n	80011aa <HAL_RCC_OscConfig+0x8a>
 800119e:	4b89      	ldr	r3, [pc, #548]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80011a4:	091b      	lsrs	r3, r3, #4
 80011a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d224      	bcs.n	80011f8 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011b2:	4618      	mov	r0, r3
 80011b4:	f000 feb8 	bl	8001f28 <RCC_SetFlashLatencyFromMSIRange>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d002      	beq.n	80011c4 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 80011be:	2301      	movs	r3, #1
 80011c0:	f000 bc7a 	b.w	8001ab8 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011c4:	4b7f      	ldr	r3, [pc, #508]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a7e      	ldr	r2, [pc, #504]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011ca:	f043 0308 	orr.w	r3, r3, #8
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	4b7c      	ldr	r3, [pc, #496]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011dc:	4979      	ldr	r1, [pc, #484]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011de:	4313      	orrs	r3, r2
 80011e0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80011e2:	4b78      	ldr	r3, [pc, #480]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6a1b      	ldr	r3, [r3, #32]
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	4974      	ldr	r1, [pc, #464]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011f2:	4313      	orrs	r3, r2
 80011f4:	604b      	str	r3, [r1, #4]
 80011f6:	e026      	b.n	8001246 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80011f8:	4b72      	ldr	r3, [pc, #456]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a71      	ldr	r2, [pc, #452]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80011fe:	f043 0308 	orr.w	r3, r3, #8
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b6f      	ldr	r3, [pc, #444]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001210:	496c      	ldr	r1, [pc, #432]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001212:	4313      	orrs	r3, r2
 8001214:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001216:	4b6b      	ldr	r3, [pc, #428]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6a1b      	ldr	r3, [r3, #32]
 8001222:	021b      	lsls	r3, r3, #8
 8001224:	4967      	ldr	r1, [pc, #412]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001226:	4313      	orrs	r3, r2
 8001228:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	2b00      	cmp	r3, #0
 800122e:	d10a      	bne.n	8001246 <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001234:	4618      	mov	r0, r3
 8001236:	f000 fe77 	bl	8001f28 <RCC_SetFlashLatencyFromMSIRange>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d002      	beq.n	8001246 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	f000 bc39 	b.w	8001ab8 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001246:	f000 fe15 	bl	8001e74 <HAL_RCC_GetHCLKFreq>
 800124a:	4603      	mov	r3, r0
 800124c:	4a5e      	ldr	r2, [pc, #376]	; (80013c8 <HAL_RCC_OscConfig+0x2a8>)
 800124e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001250:	4b5e      	ldr	r3, [pc, #376]	; (80013cc <HAL_RCC_OscConfig+0x2ac>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff f955 	bl	8000504 <HAL_InitTick>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 800125e:	7bfb      	ldrb	r3, [r7, #15]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d060      	beq.n	8001326 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8001264:	7bfb      	ldrb	r3, [r7, #15]
 8001266:	f000 bc27 	b.w	8001ab8 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69db      	ldr	r3, [r3, #28]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d039      	beq.n	80012e6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001272:	4b54      	ldr	r3, [pc, #336]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a53      	ldr	r2, [pc, #332]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800127e:	f7ff fbd3 	bl	8000a28 <HAL_GetTick>
 8001282:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001284:	e00f      	b.n	80012a6 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001286:	f7ff fbcf 	bl	8000a28 <HAL_GetTick>
 800128a:	4602      	mov	r2, r0
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	1ad3      	subs	r3, r2, r3
 8001290:	2b02      	cmp	r3, #2
 8001292:	d908      	bls.n	80012a6 <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001294:	4b4b      	ldr	r3, [pc, #300]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 0302 	and.w	r3, r3, #2
 800129c:	2b00      	cmp	r3, #0
 800129e:	d102      	bne.n	80012a6 <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 80012a0:	2303      	movs	r3, #3
 80012a2:	f000 bc09 	b.w	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80012a6:	4b47      	ldr	r3, [pc, #284]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0e9      	beq.n	8001286 <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80012b2:	4b44      	ldr	r3, [pc, #272]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4a43      	ldr	r2, [pc, #268]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012b8:	f043 0308 	orr.w	r3, r3, #8
 80012bc:	6013      	str	r3, [r2, #0]
 80012be:	4b41      	ldr	r3, [pc, #260]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ca:	493e      	ldr	r1, [pc, #248]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012cc:	4313      	orrs	r3, r2
 80012ce:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80012d0:	4b3c      	ldr	r3, [pc, #240]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6a1b      	ldr	r3, [r3, #32]
 80012dc:	021b      	lsls	r3, r3, #8
 80012de:	4939      	ldr	r1, [pc, #228]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012e0:	4313      	orrs	r3, r2
 80012e2:	604b      	str	r3, [r1, #4]
 80012e4:	e020      	b.n	8001328 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80012e6:	4b37      	ldr	r3, [pc, #220]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a36      	ldr	r2, [pc, #216]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80012ec:	f023 0301 	bic.w	r3, r3, #1
 80012f0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80012f2:	f7ff fb99 	bl	8000a28 <HAL_GetTick>
 80012f6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80012f8:	e00e      	b.n	8001318 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80012fa:	f7ff fb95 	bl	8000a28 <HAL_GetTick>
 80012fe:	4602      	mov	r2, r0
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	1ad3      	subs	r3, r2, r3
 8001304:	2b02      	cmp	r3, #2
 8001306:	d907      	bls.n	8001318 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001308:	4b2e      	ldr	r3, [pc, #184]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800130a:	681b      	ldr	r3, [r3, #0]
 800130c:	f003 0302 	and.w	r3, r3, #2
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e3cf      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001318:	4b2a      	ldr	r3, [pc, #168]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d1ea      	bne.n	80012fa <HAL_RCC_OscConfig+0x1da>
 8001324:	e000      	b.n	8001328 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001326:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b00      	cmp	r3, #0
 8001332:	d07e      	beq.n	8001432 <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	2b08      	cmp	r3, #8
 8001338:	d005      	beq.n	8001346 <HAL_RCC_OscConfig+0x226>
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	2b0c      	cmp	r3, #12
 800133e:	d10e      	bne.n	800135e <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	2b03      	cmp	r3, #3
 8001344:	d10b      	bne.n	800135e <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001346:	4b1f      	ldr	r3, [pc, #124]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d06e      	beq.n	8001430 <HAL_RCC_OscConfig+0x310>
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d16a      	bne.n	8001430 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 800135a:	2301      	movs	r3, #1
 800135c:	e3ac      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001366:	d106      	bne.n	8001376 <HAL_RCC_OscConfig+0x256>
 8001368:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	4a15      	ldr	r2, [pc, #84]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800136e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	e01d      	b.n	80013b2 <HAL_RCC_OscConfig+0x292>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800137e:	d10c      	bne.n	800139a <HAL_RCC_OscConfig+0x27a>
 8001380:	4b10      	ldr	r3, [pc, #64]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a0f      	ldr	r2, [pc, #60]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001386:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a0c      	ldr	r2, [pc, #48]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 8001392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001396:	6013      	str	r3, [r2, #0]
 8001398:	e00b      	b.n	80013b2 <HAL_RCC_OscConfig+0x292>
 800139a:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a09      	ldr	r2, [pc, #36]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80013a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013a4:	6013      	str	r3, [r2, #0]
 80013a6:	4b07      	ldr	r3, [pc, #28]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4a06      	ldr	r2, [pc, #24]	; (80013c4 <HAL_RCC_OscConfig+0x2a4>)
 80013ac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d020      	beq.n	80013fc <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ba:	f7ff fb35 	bl	8000a28 <HAL_GetTick>
 80013be:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013c0:	e015      	b.n	80013ee <HAL_RCC_OscConfig+0x2ce>
 80013c2:	bf00      	nop
 80013c4:	40021000 	.word	0x40021000
 80013c8:	20000048 	.word	0x20000048
 80013cc:	2000004c 	.word	0x2000004c
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013d0:	f7ff fb2a 	bl	8000a28 <HAL_GetTick>
 80013d4:	4602      	mov	r2, r0
 80013d6:	693b      	ldr	r3, [r7, #16]
 80013d8:	1ad3      	subs	r3, r2, r3
 80013da:	2b64      	cmp	r3, #100	; 0x64
 80013dc:	d907      	bls.n	80013ee <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013de:	4b9f      	ldr	r3, [pc, #636]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d101      	bne.n	80013ee <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e364      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80013ee:	4b9b      	ldr	r3, [pc, #620]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d0ea      	beq.n	80013d0 <HAL_RCC_OscConfig+0x2b0>
 80013fa:	e01a      	b.n	8001432 <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff fb14 	bl	8000a28 <HAL_GetTick>
 8001400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001402:	e00e      	b.n	8001422 <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001404:	f7ff fb10 	bl	8000a28 <HAL_GetTick>
 8001408:	4602      	mov	r2, r0
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	2b64      	cmp	r3, #100	; 0x64
 8001410:	d907      	bls.n	8001422 <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001412:	4b92      	ldr	r3, [pc, #584]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 800141e:	2303      	movs	r3, #3
 8001420:	e34a      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001422:	4b8e      	ldr	r3, [pc, #568]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1ea      	bne.n	8001404 <HAL_RCC_OscConfig+0x2e4>
 800142e:	e000      	b.n	8001432 <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001430:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f003 0302 	and.w	r3, r3, #2
 800143a:	2b00      	cmp	r3, #0
 800143c:	d06c      	beq.n	8001518 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	2b04      	cmp	r3, #4
 8001442:	d005      	beq.n	8001450 <HAL_RCC_OscConfig+0x330>
 8001444:	69bb      	ldr	r3, [r7, #24]
 8001446:	2b0c      	cmp	r3, #12
 8001448:	d119      	bne.n	800147e <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	2b02      	cmp	r3, #2
 800144e:	d116      	bne.n	800147e <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001450:	4b82      	ldr	r3, [pc, #520]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001458:	2b00      	cmp	r3, #0
 800145a:	d005      	beq.n	8001468 <HAL_RCC_OscConfig+0x348>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d101      	bne.n	8001468 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e327      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001468:	4b7c      	ldr	r3, [pc, #496]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	691b      	ldr	r3, [r3, #16]
 8001474:	061b      	lsls	r3, r3, #24
 8001476:	4979      	ldr	r1, [pc, #484]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001478:	4313      	orrs	r3, r2
 800147a:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800147c:	e04c      	b.n	8001518 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	68db      	ldr	r3, [r3, #12]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d029      	beq.n	80014da <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001486:	4b75      	ldr	r3, [pc, #468]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4a74      	ldr	r2, [pc, #464]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 800148c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001490:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001492:	f7ff fac9 	bl	8000a28 <HAL_GetTick>
 8001496:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001498:	e00e      	b.n	80014b8 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800149a:	f7ff fac5 	bl	8000a28 <HAL_GetTick>
 800149e:	4602      	mov	r2, r0
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d907      	bls.n	80014b8 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014a8:	4b6c      	ldr	r3, [pc, #432]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d101      	bne.n	80014b8 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e2ff      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014b8:	4b68      	ldr	r3, [pc, #416]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d0ea      	beq.n	800149a <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014c4:	4b65      	ldr	r3, [pc, #404]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	691b      	ldr	r3, [r3, #16]
 80014d0:	061b      	lsls	r3, r3, #24
 80014d2:	4962      	ldr	r1, [pc, #392]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80014d4:	4313      	orrs	r3, r2
 80014d6:	604b      	str	r3, [r1, #4]
 80014d8:	e01e      	b.n	8001518 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014da:	4b60      	ldr	r3, [pc, #384]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4a5f      	ldr	r2, [pc, #380]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80014e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014e6:	f7ff fa9f 	bl	8000a28 <HAL_GetTick>
 80014ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014ec:	e00e      	b.n	800150c <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014ee:	f7ff fa9b 	bl	8000a28 <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d907      	bls.n	800150c <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80014fc:	4b57      	ldr	r3, [pc, #348]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e2d5      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800150c:	4b53      	ldr	r3, [pc, #332]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001514:	2b00      	cmp	r3, #0
 8001516:	d1ea      	bne.n	80014ee <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	f003 0308 	and.w	r3, r3, #8
 8001520:	2b00      	cmp	r3, #0
 8001522:	d05f      	beq.n	80015e4 <HAL_RCC_OscConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d038      	beq.n	800159e <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	2b00      	cmp	r3, #0
 8001532:	d108      	bne.n	8001546 <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8001534:	4b49      	ldr	r3, [pc, #292]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001536:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800153a:	4a48      	ldr	r2, [pc, #288]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 800153c:	f023 0310 	bic.w	r3, r3, #16
 8001540:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 8001544:	e007      	b.n	8001556 <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8001546:	4b45      	ldr	r3, [pc, #276]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001548:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800154c:	4a43      	ldr	r2, [pc, #268]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 800154e:	f043 0310 	orr.w	r3, r3, #16
 8001552:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001556:	4b41      	ldr	r3, [pc, #260]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001558:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800155c:	4a3f      	ldr	r2, [pc, #252]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001566:	f7ff fa5f 	bl	8000a28 <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800156c:	e00f      	b.n	800158e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800156e:	f7ff fa5b 	bl	8000a28 <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b07      	cmp	r3, #7
 800157a:	d908      	bls.n	800158e <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800157c:	4b37      	ldr	r3, [pc, #220]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 800157e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e294      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800158e:	4b33      	ldr	r3, [pc, #204]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001590:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001594:	f003 0302 	and.w	r3, r3, #2
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0e8      	beq.n	800156e <HAL_RCC_OscConfig+0x44e>
 800159c:	e022      	b.n	80015e4 <HAL_RCC_OscConfig+0x4c4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800159e:	4b2f      	ldr	r3, [pc, #188]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80015a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015a4:	4a2d      	ldr	r2, [pc, #180]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80015a6:	f023 0301 	bic.w	r3, r3, #1
 80015aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015ae:	f7ff fa3b 	bl	8000a28 <HAL_GetTick>
 80015b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015b4:	e00f      	b.n	80015d6 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b6:	f7ff fa37 	bl	8000a28 <HAL_GetTick>
 80015ba:	4602      	mov	r2, r0
 80015bc:	693b      	ldr	r3, [r7, #16]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b07      	cmp	r3, #7
 80015c2:	d908      	bls.n	80015d6 <HAL_RCC_OscConfig+0x4b6>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015c4:	4b25      	ldr	r3, [pc, #148]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80015c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <HAL_RCC_OscConfig+0x4b6>
          {
            return HAL_TIMEOUT;
 80015d2:	2303      	movs	r3, #3
 80015d4:	e270      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80015d6:	4b21      	ldr	r3, [pc, #132]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80015d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d1e8      	bne.n	80015b6 <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0304 	and.w	r3, r3, #4
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	f000 8131 	beq.w	8001854 <HAL_RCC_OscConfig+0x734>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015f2:	2300      	movs	r3, #0
 80015f4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80015f6:	4b19      	ldr	r3, [pc, #100]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 80015f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d10d      	bne.n	800161e <HAL_RCC_OscConfig+0x4fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001602:	4b16      	ldr	r3, [pc, #88]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001606:	4a15      	ldr	r2, [pc, #84]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001608:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800160c:	6593      	str	r3, [r2, #88]	; 0x58
 800160e:	4b13      	ldr	r3, [pc, #76]	; (800165c <HAL_RCC_OscConfig+0x53c>)
 8001610:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001612:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800161a:	2301      	movs	r3, #1
 800161c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <HAL_RCC_OscConfig+0x540>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001626:	2b00      	cmp	r3, #0
 8001628:	d122      	bne.n	8001670 <HAL_RCC_OscConfig+0x550>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800162a:	4b0d      	ldr	r3, [pc, #52]	; (8001660 <HAL_RCC_OscConfig+0x540>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a0c      	ldr	r2, [pc, #48]	; (8001660 <HAL_RCC_OscConfig+0x540>)
 8001630:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001634:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001636:	f7ff f9f7 	bl	8000a28 <HAL_GetTick>
 800163a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800163c:	e012      	b.n	8001664 <HAL_RCC_OscConfig+0x544>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800163e:	f7ff f9f3 	bl	8000a28 <HAL_GetTick>
 8001642:	4602      	mov	r2, r0
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b02      	cmp	r3, #2
 800164a:	d90b      	bls.n	8001664 <HAL_RCC_OscConfig+0x544>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800164c:	4b04      	ldr	r3, [pc, #16]	; (8001660 <HAL_RCC_OscConfig+0x540>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001654:	2b00      	cmp	r3, #0
 8001656:	d105      	bne.n	8001664 <HAL_RCC_OscConfig+0x544>
          {
            return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e22d      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
 800165c:	40021000 	.word	0x40021000
 8001660:	40007000 	.word	0x40007000
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001664:	4bb8      	ldr	r3, [pc, #736]	; (8001948 <HAL_RCC_OscConfig+0x828>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800166c:	2b00      	cmp	r3, #0
 800166e:	d0e6      	beq.n	800163e <HAL_RCC_OscConfig+0x51e>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b00      	cmp	r3, #0
 800167a:	d01f      	beq.n	80016bc <HAL_RCC_OscConfig+0x59c>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689b      	ldr	r3, [r3, #8]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d010      	beq.n	80016aa <HAL_RCC_OscConfig+0x58a>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8001688:	4bb0      	ldr	r3, [pc, #704]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800168a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800168e:	4aaf      	ldr	r2, [pc, #700]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001690:	f043 0304 	orr.w	r3, r3, #4
 8001694:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8001698:	4bac      	ldr	r3, [pc, #688]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800169a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800169e:	4aab      	ldr	r2, [pc, #684]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016a8:	e018      	b.n	80016dc <HAL_RCC_OscConfig+0x5bc>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016aa:	4ba8      	ldr	r3, [pc, #672]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80016ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016b0:	4aa6      	ldr	r2, [pc, #664]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80016ba:	e00f      	b.n	80016dc <HAL_RCC_OscConfig+0x5bc>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80016bc:	4ba3      	ldr	r3, [pc, #652]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80016be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016c2:	4aa2      	ldr	r2, [pc, #648]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80016c4:	f023 0301 	bic.w	r3, r3, #1
 80016c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80016cc:	4b9f      	ldr	r3, [pc, #636]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80016ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016d2:	4a9e      	ldr	r2, [pc, #632]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80016d4:	f023 0304 	bic.w	r3, r3, #4
 80016d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	689b      	ldr	r3, [r3, #8]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d068      	beq.n	80017b6 <HAL_RCC_OscConfig+0x696>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016e4:	f7ff f9a0 	bl	8000a28 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016ea:	e011      	b.n	8001710 <HAL_RCC_OscConfig+0x5f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016ec:	f7ff f99c 	bl	8000a28 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d908      	bls.n	8001710 <HAL_RCC_OscConfig+0x5f0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80016fe:	4b93      	ldr	r3, [pc, #588]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001700:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001704:	f003 0302 	and.w	r3, r3, #2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d101      	bne.n	8001710 <HAL_RCC_OscConfig+0x5f0>
          {
            return HAL_TIMEOUT;
 800170c:	2303      	movs	r3, #3
 800170e:	e1d3      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001710:	4b8e      	ldr	r3, [pc, #568]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001712:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	2b00      	cmp	r3, #0
 800171c:	d0e6      	beq.n	80016ec <HAL_RCC_OscConfig+0x5cc>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	689b      	ldr	r3, [r3, #8]
 8001722:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001726:	2b00      	cmp	r3, #0
 8001728:	d022      	beq.n	8001770 <HAL_RCC_OscConfig+0x650>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800172a:	4b88      	ldr	r3, [pc, #544]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800172c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001730:	4a86      	ldr	r2, [pc, #536]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001732:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001736:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800173a:	e011      	b.n	8001760 <HAL_RCC_OscConfig+0x640>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800173c:	f7ff f974 	bl	8000a28 <HAL_GetTick>
 8001740:	4602      	mov	r2, r0
 8001742:	693b      	ldr	r3, [r7, #16]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	f241 3288 	movw	r2, #5000	; 0x1388
 800174a:	4293      	cmp	r3, r2
 800174c:	d908      	bls.n	8001760 <HAL_RCC_OscConfig+0x640>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800174e:	4b7f      	ldr	r3, [pc, #508]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001750:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001754:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001758:	2b00      	cmp	r3, #0
 800175a:	d101      	bne.n	8001760 <HAL_RCC_OscConfig+0x640>
            {
              return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e1ab      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8001760:	4b7a      	ldr	r3, [pc, #488]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001762:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001766:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800176a:	2b00      	cmp	r3, #0
 800176c:	d0e6      	beq.n	800173c <HAL_RCC_OscConfig+0x61c>
 800176e:	e068      	b.n	8001842 <HAL_RCC_OscConfig+0x722>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8001770:	4b76      	ldr	r3, [pc, #472]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001772:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001776:	4a75      	ldr	r2, [pc, #468]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001778:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800177c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001780:	e011      	b.n	80017a6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001782:	f7ff f951 	bl	8000a28 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001790:	4293      	cmp	r3, r2
 8001792:	d908      	bls.n	80017a6 <HAL_RCC_OscConfig+0x686>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001794:	4b6d      	ldr	r3, [pc, #436]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001796:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800179a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <HAL_RCC_OscConfig+0x686>
            {
              return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e188      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80017a6:	4b69      	ldr	r3, [pc, #420]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80017a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017ac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d1e6      	bne.n	8001782 <HAL_RCC_OscConfig+0x662>
 80017b4:	e045      	b.n	8001842 <HAL_RCC_OscConfig+0x722>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b6:	f7ff f937 	bl	8000a28 <HAL_GetTick>
 80017ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017bc:	e011      	b.n	80017e2 <HAL_RCC_OscConfig+0x6c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017be:	f7ff f933 	bl	8000a28 <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d908      	bls.n	80017e2 <HAL_RCC_OscConfig+0x6c2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017d0:	4b5e      	ldr	r3, [pc, #376]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80017d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <HAL_RCC_OscConfig+0x6c2>
          {
            return HAL_TIMEOUT;
 80017de:	2303      	movs	r3, #3
 80017e0:	e16a      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80017e2:	4b5a      	ldr	r3, [pc, #360]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80017e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d1e6      	bne.n	80017be <HAL_RCC_OscConfig+0x69e>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80017f0:	4b56      	ldr	r3, [pc, #344]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80017f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80017f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d021      	beq.n	8001842 <HAL_RCC_OscConfig+0x722>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80017fe:	4b53      	ldr	r3, [pc, #332]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001800:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001804:	4a51      	ldr	r2, [pc, #324]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001806:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800180a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800180e:	e011      	b.n	8001834 <HAL_RCC_OscConfig+0x714>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001810:	f7ff f90a 	bl	8000a28 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	f241 3288 	movw	r2, #5000	; 0x1388
 800181e:	4293      	cmp	r3, r2
 8001820:	d908      	bls.n	8001834 <HAL_RCC_OscConfig+0x714>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001822:	4b4a      	ldr	r3, [pc, #296]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_RCC_OscConfig+0x714>
            {
              return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e141      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8001834:	4b45      	ldr	r3, [pc, #276]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800183a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1e6      	bne.n	8001810 <HAL_RCC_OscConfig+0x6f0>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001842:	7ffb      	ldrb	r3, [r7, #31]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d105      	bne.n	8001854 <HAL_RCC_OscConfig+0x734>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001848:	4b40      	ldr	r3, [pc, #256]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800184a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184c:	4a3f      	ldr	r2, [pc, #252]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800184e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001852:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0320 	and.w	r3, r3, #32
 800185c:	2b00      	cmp	r3, #0
 800185e:	d04a      	beq.n	80018f6 <HAL_RCC_OscConfig+0x7d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001864:	2b00      	cmp	r3, #0
 8001866:	d023      	beq.n	80018b0 <HAL_RCC_OscConfig+0x790>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001868:	4b38      	ldr	r3, [pc, #224]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800186a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800186e:	4a37      	ldr	r2, [pc, #220]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001870:	f043 0301 	orr.w	r3, r3, #1
 8001874:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001878:	f7ff f8d6 	bl	8000a28 <HAL_GetTick>
 800187c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800187e:	e00f      	b.n	80018a0 <HAL_RCC_OscConfig+0x780>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001880:	f7ff f8d2 	bl	8000a28 <HAL_GetTick>
 8001884:	4602      	mov	r2, r0
 8001886:	693b      	ldr	r3, [r7, #16]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	2b02      	cmp	r3, #2
 800188c:	d908      	bls.n	80018a0 <HAL_RCC_OscConfig+0x780>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800188e:	4b2f      	ldr	r3, [pc, #188]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001890:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001894:	f003 0302 	and.w	r3, r3, #2
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 800189c:	2303      	movs	r3, #3
 800189e:	e10b      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80018a0:	4b2a      	ldr	r3, [pc, #168]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80018a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018a6:	f003 0302 	and.w	r3, r3, #2
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d0e8      	beq.n	8001880 <HAL_RCC_OscConfig+0x760>
 80018ae:	e022      	b.n	80018f6 <HAL_RCC_OscConfig+0x7d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80018b0:	4b26      	ldr	r3, [pc, #152]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80018b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018b6:	4a25      	ldr	r2, [pc, #148]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80018b8:	f023 0301 	bic.w	r3, r3, #1
 80018bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018c0:	f7ff f8b2 	bl	8000a28 <HAL_GetTick>
 80018c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018c6:	e00f      	b.n	80018e8 <HAL_RCC_OscConfig+0x7c8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80018c8:	f7ff f8ae 	bl	8000a28 <HAL_GetTick>
 80018cc:	4602      	mov	r2, r0
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	1ad3      	subs	r3, r2, r3
 80018d2:	2b02      	cmp	r3, #2
 80018d4:	d908      	bls.n	80018e8 <HAL_RCC_OscConfig+0x7c8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018d6:	4b1d      	ldr	r3, [pc, #116]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80018d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <HAL_RCC_OscConfig+0x7c8>
          {
            return HAL_TIMEOUT;
 80018e4:	2303      	movs	r3, #3
 80018e6:	e0e7      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80018e8:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 80018ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80018ee:	f003 0302 	and.w	r3, r3, #2
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d1e8      	bne.n	80018c8 <HAL_RCC_OscConfig+0x7a8>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 80db 	beq.w	8001ab6 <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001900:	4b12      	ldr	r3, [pc, #72]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	f003 030c 	and.w	r3, r3, #12
 8001908:	2b0c      	cmp	r3, #12
 800190a:	f000 8095 	beq.w	8001a38 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001912:	2b02      	cmp	r3, #2
 8001914:	d16a      	bne.n	80019ec <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001916:	4b0d      	ldr	r3, [pc, #52]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	4a0c      	ldr	r2, [pc, #48]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800191c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001920:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001922:	f7ff f881 	bl	8000a28 <HAL_GetTick>
 8001926:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001928:	e012      	b.n	8001950 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800192a:	f7ff f87d 	bl	8000a28 <HAL_GetTick>
 800192e:	4602      	mov	r2, r0
 8001930:	693b      	ldr	r3, [r7, #16]
 8001932:	1ad3      	subs	r3, r2, r3
 8001934:	2b02      	cmp	r3, #2
 8001936:	d90b      	bls.n	8001950 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001938:	4b04      	ldr	r3, [pc, #16]	; (800194c <HAL_RCC_OscConfig+0x82c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d005      	beq.n	8001950 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8001944:	2303      	movs	r3, #3
 8001946:	e0b7      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
 8001948:	40007000 	.word	0x40007000
 800194c:	40021000 	.word	0x40021000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001950:	4b5b      	ldr	r3, [pc, #364]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d1e6      	bne.n	800192a <HAL_RCC_OscConfig+0x80a>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800195c:	4b58      	ldr	r3, [pc, #352]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 800195e:	68da      	ldr	r2, [r3, #12]
 8001960:	4b58      	ldr	r3, [pc, #352]	; (8001ac4 <HAL_RCC_OscConfig+0x9a4>)
 8001962:	4013      	ands	r3, r2
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001968:	687a      	ldr	r2, [r7, #4]
 800196a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800196c:	3a01      	subs	r2, #1
 800196e:	0112      	lsls	r2, r2, #4
 8001970:	4311      	orrs	r1, r2
 8001972:	687a      	ldr	r2, [r7, #4]
 8001974:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001976:	0212      	lsls	r2, r2, #8
 8001978:	4311      	orrs	r1, r2
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800197e:	0852      	lsrs	r2, r2, #1
 8001980:	3a01      	subs	r2, #1
 8001982:	0552      	lsls	r2, r2, #21
 8001984:	4311      	orrs	r1, r2
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800198a:	0852      	lsrs	r2, r2, #1
 800198c:	3a01      	subs	r2, #1
 800198e:	0652      	lsls	r2, r2, #25
 8001990:	4311      	orrs	r1, r2
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001996:	06d2      	lsls	r2, r2, #27
 8001998:	430a      	orrs	r2, r1
 800199a:	4949      	ldr	r1, [pc, #292]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 800199c:	4313      	orrs	r3, r2
 800199e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019a0:	4b47      	ldr	r3, [pc, #284]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a46      	ldr	r2, [pc, #280]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80019ac:	4b44      	ldr	r3, [pc, #272]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019ae:	68db      	ldr	r3, [r3, #12]
 80019b0:	4a43      	ldr	r2, [pc, #268]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80019b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019b8:	f7ff f836 	bl	8000a28 <HAL_GetTick>
 80019bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019be:	e00e      	b.n	80019de <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019c0:	f7ff f832 	bl	8000a28 <HAL_GetTick>
 80019c4:	4602      	mov	r2, r0
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	1ad3      	subs	r3, r2, r3
 80019ca:	2b02      	cmp	r3, #2
 80019cc:	d907      	bls.n	80019de <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ce:	4b3c      	ldr	r3, [pc, #240]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d101      	bne.n	80019de <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e06c      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019de:	4b38      	ldr	r3, [pc, #224]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d0ea      	beq.n	80019c0 <HAL_RCC_OscConfig+0x8a0>
 80019ea:	e064      	b.n	8001ab6 <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019ec:	4b34      	ldr	r3, [pc, #208]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a33      	ldr	r2, [pc, #204]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 80019f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80019f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019f8:	f7ff f816 	bl	8000a28 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80019fe:	e00e      	b.n	8001a1e <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff f812 	bl	8000a28 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d907      	bls.n	8001a1e <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a0e:	4b2c      	ldr	r3, [pc, #176]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d001      	beq.n	8001a1e <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	e04c      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a1e:	4b28      	ldr	r3, [pc, #160]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1ea      	bne.n	8001a00 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001a2a:	4b25      	ldr	r3, [pc, #148]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 8001a2c:	68da      	ldr	r2, [r3, #12]
 8001a2e:	4924      	ldr	r1, [pc, #144]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 8001a30:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <HAL_RCC_OscConfig+0x9a8>)
 8001a32:	4013      	ands	r3, r2
 8001a34:	60cb      	str	r3, [r1, #12]
 8001a36:	e03e      	b.n	8001ab6 <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d101      	bne.n	8001a44 <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	e039      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 8001a44:	4b1e      	ldr	r3, [pc, #120]	; (8001ac0 <HAL_RCC_OscConfig+0x9a0>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	f003 0203 	and.w	r2, r3, #3
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a54:	429a      	cmp	r2, r3
 8001a56:	d12c      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a62:	3b01      	subs	r3, #1
 8001a64:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d123      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a74:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001a76:	429a      	cmp	r2, r3
 8001a78:	d11b      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a7a:	697b      	ldr	r3, [r7, #20]
 8001a7c:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a84:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a86:	429a      	cmp	r2, r3
 8001a88:	d113      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a94:	085b      	lsrs	r3, r3, #1
 8001a96:	3b01      	subs	r3, #1
 8001a98:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d109      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001a9e:	697b      	ldr	r3, [r7, #20]
 8001aa0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa8:	085b      	lsrs	r3, r3, #1
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d001      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e000      	b.n	8001ab8 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 8001ab6:	2300      	movs	r3, #0
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3720      	adds	r7, #32
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40021000 	.word	0x40021000
 8001ac4:	019f800c 	.word	0x019f800c
 8001ac8:	feeefffc 	.word	0xfeeefffc

08001acc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b086      	sub	sp, #24
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
 8001ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e11c      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae4:	4b90      	ldr	r3, [pc, #576]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 030f 	and.w	r3, r3, #15
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	429a      	cmp	r2, r3
 8001af0:	d910      	bls.n	8001b14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af2:	4b8d      	ldr	r3, [pc, #564]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f023 020f 	bic.w	r2, r3, #15
 8001afa:	498b      	ldr	r1, [pc, #556]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001afc:	683b      	ldr	r3, [r7, #0]
 8001afe:	4313      	orrs	r3, r2
 8001b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b02:	4b89      	ldr	r3, [pc, #548]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 030f 	and.w	r3, r3, #15
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d001      	beq.n	8001b14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e104      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d010      	beq.n	8001b42 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	4b81      	ldr	r3, [pc, #516]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d908      	bls.n	8001b42 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b30:	4b7e      	ldr	r3, [pc, #504]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001b32:	689b      	ldr	r3, [r3, #8]
 8001b34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	497b      	ldr	r1, [pc, #492]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f003 0301 	and.w	r3, r3, #1
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 8085 	beq.w	8001c5a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	2b03      	cmp	r3, #3
 8001b56:	d11f      	bne.n	8001b98 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b58:	4b74      	ldr	r3, [pc, #464]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e0da      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001b68:	f000 fa42 	bl	8001ff0 <RCC_GetSysClockFreqFromPLLSource>
 8001b6c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	4a6f      	ldr	r2, [pc, #444]	; (8001d30 <HAL_RCC_ClockConfig+0x264>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	d947      	bls.n	8001c06 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001b76:	4b6d      	ldr	r3, [pc, #436]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001b78:	689b      	ldr	r3, [r3, #8]
 8001b7a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d141      	bne.n	8001c06 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001b82:	4b6a      	ldr	r3, [pc, #424]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001b8a:	4a68      	ldr	r2, [pc, #416]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001b8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b90:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001b92:	2380      	movs	r3, #128	; 0x80
 8001b94:	617b      	str	r3, [r7, #20]
 8001b96:	e036      	b.n	8001c06 <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d107      	bne.n	8001bb0 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001ba0:	4b62      	ldr	r3, [pc, #392]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d115      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0b6      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001bb8:	4b5c      	ldr	r3, [pc, #368]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d109      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e0aa      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bc8:	4b58      	ldr	r3, [pc, #352]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d101      	bne.n	8001bd8 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e0a2      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001bd8:	f000 f8b0 	bl	8001d3c <HAL_RCC_GetSysClockFreq>
 8001bdc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	4a53      	ldr	r2, [pc, #332]	; (8001d30 <HAL_RCC_ClockConfig+0x264>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d90f      	bls.n	8001c06 <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001be6:	4b51      	ldr	r3, [pc, #324]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d109      	bne.n	8001c06 <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001bf2:	4b4e      	ldr	r3, [pc, #312]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001bfa:	4a4c      	ldr	r2, [pc, #304]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c00:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c02:	2380      	movs	r3, #128	; 0x80
 8001c04:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c06:	4b49      	ldr	r3, [pc, #292]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	f023 0203 	bic.w	r2, r3, #3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685b      	ldr	r3, [r3, #4]
 8001c12:	4946      	ldr	r1, [pc, #280]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c14:	4313      	orrs	r3, r2
 8001c16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001c18:	f7fe ff06 	bl	8000a28 <HAL_GetTick>
 8001c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c1e:	e013      	b.n	8001c48 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c20:	f7fe ff02 	bl	8000a28 <HAL_GetTick>
 8001c24:	4602      	mov	r2, r0
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c2e:	4293      	cmp	r3, r2
 8001c30:	d90a      	bls.n	8001c48 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c32:	4b3e      	ldr	r3, [pc, #248]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c34:	689b      	ldr	r3, [r3, #8]
 8001c36:	f003 020c 	and.w	r2, r3, #12
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	009b      	lsls	r3, r3, #2
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d001      	beq.n	8001c48 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e06a      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c48:	4b38      	ldr	r3, [pc, #224]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c4a:	689b      	ldr	r3, [r3, #8]
 8001c4c:	f003 020c 	and.w	r2, r3, #12
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	009b      	lsls	r3, r3, #2
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d1e2      	bne.n	8001c20 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	2b80      	cmp	r3, #128	; 0x80
 8001c5e:	d105      	bne.n	8001c6c <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001c60:	4b32      	ldr	r3, [pc, #200]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c62:	689b      	ldr	r3, [r3, #8]
 8001c64:	4a31      	ldr	r2, [pc, #196]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c66:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c6a:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	f003 0302 	and.w	r3, r3, #2
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d010      	beq.n	8001c9a <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	689a      	ldr	r2, [r3, #8]
 8001c7c:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d208      	bcs.n	8001c9a <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c88:	4b28      	ldr	r3, [pc, #160]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	4925      	ldr	r1, [pc, #148]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001c96:	4313      	orrs	r3, r2
 8001c98:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c9a:	4b23      	ldr	r3, [pc, #140]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f003 030f 	and.w	r3, r3, #15
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d210      	bcs.n	8001cca <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca8:	4b1f      	ldr	r3, [pc, #124]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f023 020f 	bic.w	r2, r3, #15
 8001cb0:	491d      	ldr	r1, [pc, #116]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	4313      	orrs	r3, r2
 8001cb6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cb8:	4b1b      	ldr	r3, [pc, #108]	; (8001d28 <HAL_RCC_ClockConfig+0x25c>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f003 030f 	and.w	r3, r3, #15
 8001cc0:	683a      	ldr	r2, [r7, #0]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	d001      	beq.n	8001cca <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e029      	b.n	8001d1e <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d008      	beq.n	8001ce8 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd6:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001cd8:	689b      	ldr	r3, [r3, #8]
 8001cda:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	4912      	ldr	r1, [pc, #72]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f003 0308 	and.w	r3, r3, #8
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d009      	beq.n	8001d08 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cf4:	4b0d      	ldr	r3, [pc, #52]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001cf6:	689b      	ldr	r3, [r3, #8]
 8001cf8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	00db      	lsls	r3, r3, #3
 8001d02:	490a      	ldr	r1, [pc, #40]	; (8001d2c <HAL_RCC_ClockConfig+0x260>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001d08:	f000 f8b4 	bl	8001e74 <HAL_RCC_GetHCLKFreq>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	4a09      	ldr	r2, [pc, #36]	; (8001d34 <HAL_RCC_ClockConfig+0x268>)
 8001d10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001d12:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <HAL_RCC_ClockConfig+0x26c>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7fe fbf4 	bl	8000504 <HAL_InitTick>
 8001d1c:	4603      	mov	r3, r0
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	3718      	adds	r7, #24
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40022000 	.word	0x40022000
 8001d2c:	40021000 	.word	0x40021000
 8001d30:	04c4b400 	.word	0x04c4b400
 8001d34:	20000048 	.word	0x20000048
 8001d38:	2000004c 	.word	0x2000004c

08001d3c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b089      	sub	sp, #36	; 0x24
 8001d40:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001d42:	2300      	movs	r3, #0
 8001d44:	61fb      	str	r3, [r7, #28]
 8001d46:	2300      	movs	r3, #0
 8001d48:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d4a:	4b47      	ldr	r3, [pc, #284]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 030c 	and.w	r3, r3, #12
 8001d52:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001d54:	4b44      	ldr	r3, [pc, #272]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d56:	68db      	ldr	r3, [r3, #12]
 8001d58:	f003 0303 	and.w	r3, r3, #3
 8001d5c:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8001d5e:	693b      	ldr	r3, [r7, #16]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d005      	beq.n	8001d70 <HAL_RCC_GetSysClockFreq+0x34>
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	2b0c      	cmp	r3, #12
 8001d68:	d121      	bne.n	8001dae <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d11e      	bne.n	8001dae <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001d70:	4b3d      	ldr	r3, [pc, #244]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d107      	bne.n	8001d8c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001d7c:	4b3a      	ldr	r3, [pc, #232]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001d82:	0a1b      	lsrs	r3, r3, #8
 8001d84:	f003 030f 	and.w	r3, r3, #15
 8001d88:	61fb      	str	r3, [r7, #28]
 8001d8a:	e005      	b.n	8001d98 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001d8c:	4b36      	ldr	r3, [pc, #216]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	091b      	lsrs	r3, r3, #4
 8001d92:	f003 030f 	and.w	r3, r3, #15
 8001d96:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 8001d98:	4a34      	ldr	r2, [pc, #208]	; (8001e6c <HAL_RCC_GetSysClockFreq+0x130>)
 8001d9a:	69fb      	ldr	r3, [r7, #28]
 8001d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da0:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d10d      	bne.n	8001dc4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001da8:	69fb      	ldr	r3, [r7, #28]
 8001daa:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8001dac:	e00a      	b.n	8001dc4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dae:	693b      	ldr	r3, [r7, #16]
 8001db0:	2b04      	cmp	r3, #4
 8001db2:	d102      	bne.n	8001dba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001db4:	4b2e      	ldr	r3, [pc, #184]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x134>)
 8001db6:	61bb      	str	r3, [r7, #24]
 8001db8:	e004      	b.n	8001dc4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001dba:	693b      	ldr	r3, [r7, #16]
 8001dbc:	2b08      	cmp	r3, #8
 8001dbe:	d101      	bne.n	8001dc4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001dc0:	4b2b      	ldr	r3, [pc, #172]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x134>)
 8001dc2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	2b0c      	cmp	r3, #12
 8001dc8:	d146      	bne.n	8001e58 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001dca:	4b27      	ldr	r3, [pc, #156]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001dd4:	4b24      	ldr	r3, [pc, #144]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	091b      	lsrs	r3, r3, #4
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	3301      	adds	r3, #1
 8001de0:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 8001de2:	68bb      	ldr	r3, [r7, #8]
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d003      	beq.n	8001df0 <HAL_RCC_GetSysClockFreq+0xb4>
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	2b03      	cmp	r3, #3
 8001dec:	d00d      	beq.n	8001e0a <HAL_RCC_GetSysClockFreq+0xce>
 8001dee:	e019      	b.n	8001e24 <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001df0:	4a1f      	ldr	r2, [pc, #124]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x134>)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df8:	4a1b      	ldr	r2, [pc, #108]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001dfa:	68d2      	ldr	r2, [r2, #12]
 8001dfc:	0a12      	lsrs	r2, r2, #8
 8001dfe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e02:	fb02 f303 	mul.w	r3, r2, r3
 8001e06:	617b      	str	r3, [r7, #20]
        break;
 8001e08:	e019      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e0a:	4a19      	ldr	r2, [pc, #100]	; (8001e70 <HAL_RCC_GetSysClockFreq+0x134>)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e12:	4a15      	ldr	r2, [pc, #84]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e14:	68d2      	ldr	r2, [r2, #12]
 8001e16:	0a12      	lsrs	r2, r2, #8
 8001e18:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e1c:	fb02 f303 	mul.w	r3, r2, r3
 8001e20:	617b      	str	r3, [r7, #20]
        break;
 8001e22:	e00c      	b.n	8001e3e <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001e24:	69fa      	ldr	r2, [r7, #28]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e2c:	4a0e      	ldr	r2, [pc, #56]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e2e:	68d2      	ldr	r2, [r2, #12]
 8001e30:	0a12      	lsrs	r2, r2, #8
 8001e32:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001e36:	fb02 f303 	mul.w	r3, r2, r3
 8001e3a:	617b      	str	r3, [r7, #20]
        break;
 8001e3c:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x12c>)
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	0e5b      	lsrs	r3, r3, #25
 8001e44:	f003 0303 	and.w	r3, r3, #3
 8001e48:	3301      	adds	r3, #1
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001e4e:	697a      	ldr	r2, [r7, #20]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001e58:	69bb      	ldr	r3, [r7, #24]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3724      	adds	r7, #36	; 0x24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	08005d24 	.word	0x08005d24
 8001e70:	00f42400 	.word	0x00f42400

08001e74 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 8001e78:	f7ff ff60 	bl	8001d3c <HAL_RCC_GetSysClockFreq>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	4b05      	ldr	r3, [pc, #20]	; (8001e94 <HAL_RCC_GetHCLKFreq+0x20>)
 8001e80:	689b      	ldr	r3, [r3, #8]
 8001e82:	091b      	lsrs	r3, r3, #4
 8001e84:	f003 030f 	and.w	r3, r3, #15
 8001e88:	4903      	ldr	r1, [pc, #12]	; (8001e98 <HAL_RCC_GetHCLKFreq+0x24>)
 8001e8a:	5ccb      	ldrb	r3, [r1, r3]
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40021000 	.word	0x40021000
 8001e98:	08005d0c 	.word	0x08005d0c

08001e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001ea0:	f7ff ffe8 	bl	8001e74 <HAL_RCC_GetHCLKFreq>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	0a1b      	lsrs	r3, r3, #8
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	4903      	ldr	r1, [pc, #12]	; (8001ec0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eb2:	5ccb      	ldrb	r3, [r1, r3]
 8001eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	08005d1c 	.word	0x08005d1c

08001ec4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f003 0203 	and.w	r2, r3, #3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001eec:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001ef8:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <HAL_RCC_GetClockConfig+0x5c>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	08db      	lsrs	r3, r3, #3
 8001efe:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001f06:	4b07      	ldr	r3, [pc, #28]	; (8001f24 <HAL_RCC_GetClockConfig+0x60>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	f003 020f 	and.w	r2, r3, #15
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	601a      	str	r2, [r3, #0]
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40022000 	.word	0x40022000

08001f28 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f30:	2300      	movs	r3, #0
 8001f32:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001f34:	4b2c      	ldr	r3, [pc, #176]	; (8001fe8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001f40:	f7ff f840 	bl	8000fc4 <HAL_PWREx_GetVoltageRange>
 8001f44:	6138      	str	r0, [r7, #16]
 8001f46:	e014      	b.n	8001f72 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4c:	4a26      	ldr	r2, [pc, #152]	; (8001fe8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001f4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f52:	6593      	str	r3, [r2, #88]	; 0x58
 8001f54:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001f60:	f7ff f830 	bl	8000fc4 <HAL_PWREx_GetVoltageRange>
 8001f64:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001f66:	4b20      	ldr	r3, [pc, #128]	; (8001fe8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001f68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f6a:	4a1f      	ldr	r2, [pc, #124]	; (8001fe8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8001f6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f70:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d003      	beq.n	8001f80 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f7e:	d10b      	bne.n	8001f98 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b80      	cmp	r3, #128	; 0x80
 8001f84:	d919      	bls.n	8001fba <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2ba0      	cmp	r3, #160	; 0xa0
 8001f8a:	d902      	bls.n	8001f92 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8001f90:	e013      	b.n	8001fba <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001f92:	2301      	movs	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8001f96:	e010      	b.n	8001fba <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2b80      	cmp	r3, #128	; 0x80
 8001f9c:	d902      	bls.n	8001fa4 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f9e:	2303      	movs	r3, #3
 8001fa0:	617b      	str	r3, [r7, #20]
 8001fa2:	e00a      	b.n	8001fba <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2b80      	cmp	r3, #128	; 0x80
 8001fa8:	d102      	bne.n	8001fb0 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001faa:	2302      	movs	r3, #2
 8001fac:	617b      	str	r3, [r7, #20]
 8001fae:	e004      	b.n	8001fba <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2b70      	cmp	r3, #112	; 0x70
 8001fb4:	d101      	bne.n	8001fba <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 020f 	bic.w	r2, r3, #15
 8001fc2:	490a      	ldr	r1, [pc, #40]	; (8001fec <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8001fca:	4b08      	ldr	r3, [pc, #32]	; (8001fec <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 030f 	and.w	r3, r3, #15
 8001fd2:	697a      	ldr	r2, [r7, #20]
 8001fd4:	429a      	cmp	r2, r3
 8001fd6:	d001      	beq.n	8001fdc <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 8001fdc:	2300      	movs	r3, #0
}
 8001fde:	4618      	mov	r0, r3
 8001fe0:	3718      	adds	r7, #24
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	40021000 	.word	0x40021000
 8001fec:	40022000 	.word	0x40022000

08001ff0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b087      	sub	sp, #28
 8001ff4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ff6:	4b31      	ldr	r3, [pc, #196]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	f003 0303 	and.w	r3, r3, #3
 8001ffe:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002000:	4b2e      	ldr	r3, [pc, #184]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	091b      	lsrs	r3, r3, #4
 8002006:	f003 030f 	and.w	r3, r3, #15
 800200a:	3301      	adds	r3, #1
 800200c:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2b03      	cmp	r3, #3
 8002012:	d015      	beq.n	8002040 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2b03      	cmp	r3, #3
 8002018:	d839      	bhi.n	800208e <RCC_GetSysClockFreqFromPLLSource+0x9e>
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	2b01      	cmp	r3, #1
 800201e:	d01c      	beq.n	800205a <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2b02      	cmp	r3, #2
 8002024:	d133      	bne.n	800208e <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002026:	4a26      	ldr	r2, [pc, #152]	; (80020c0 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	fbb2 f3f3 	udiv	r3, r2, r3
 800202e:	4a23      	ldr	r2, [pc, #140]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002030:	68d2      	ldr	r2, [r2, #12]
 8002032:	0a12      	lsrs	r2, r2, #8
 8002034:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002038:	fb02 f303 	mul.w	r3, r2, r3
 800203c:	613b      	str	r3, [r7, #16]
      break;
 800203e:	e029      	b.n	8002094 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002040:	4a1f      	ldr	r2, [pc, #124]	; (80020c0 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8002042:	68bb      	ldr	r3, [r7, #8]
 8002044:	fbb2 f3f3 	udiv	r3, r2, r3
 8002048:	4a1c      	ldr	r2, [pc, #112]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800204a:	68d2      	ldr	r2, [r2, #12]
 800204c:	0a12      	lsrs	r2, r2, #8
 800204e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002052:	fb02 f303 	mul.w	r3, r2, r3
 8002056:	613b      	str	r3, [r7, #16]
      break;
 8002058:	e01c      	b.n	8002094 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800205a:	4b18      	ldr	r3, [pc, #96]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	2b00      	cmp	r3, #0
 8002064:	d107      	bne.n	8002076 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002066:	4b15      	ldr	r3, [pc, #84]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002068:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	f003 030f 	and.w	r3, r3, #15
 8002072:	617b      	str	r3, [r7, #20]
 8002074:	e005      	b.n	8002082 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002076:	4b11      	ldr	r3, [pc, #68]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	091b      	lsrs	r3, r3, #4
 800207c:	f003 030f 	and.w	r3, r3, #15
 8002080:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8002082:	4a10      	ldr	r2, [pc, #64]	; (80020c4 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800208a:	613b      	str	r3, [r7, #16]
        break;
 800208c:	e002      	b.n	8002094 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	613b      	str	r3, [r7, #16]
      break;
 8002092:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8002094:	4b09      	ldr	r3, [pc, #36]	; (80020bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	0e5b      	lsrs	r3, r3, #25
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	3301      	adds	r3, #1
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ac:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80020ae:	683b      	ldr	r3, [r7, #0]
}
 80020b0:	4618      	mov	r0, r3
 80020b2:	371c      	adds	r7, #28
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	40021000 	.word	0x40021000
 80020c0:	00f42400 	.word	0x00f42400
 80020c4:	08005d24 	.word	0x08005d24

080020c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	e049      	b.n	800216e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d106      	bne.n	80020f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2200      	movs	r2, #0
 80020ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020ee:	6878      	ldr	r0, [r7, #4]
 80020f0:	f000 f841 	bl	8002176 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681a      	ldr	r2, [r3, #0]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3304      	adds	r3, #4
 8002104:	4619      	mov	r1, r3
 8002106:	4610      	mov	r0, r2
 8002108:	f000 f9f8 	bl	80024fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2201      	movs	r2, #1
 8002110:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2201      	movs	r2, #1
 8002118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2201      	movs	r2, #1
 8002128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2201      	movs	r2, #1
 8002130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2201      	movs	r2, #1
 8002148:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	2201      	movs	r2, #1
 8002158:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2201      	movs	r2, #1
 8002160:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
	...

0800218c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800218c:	b480      	push	{r7}
 800218e:	b085      	sub	sp, #20
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800219a:	b2db      	uxtb	r3, r3
 800219c:	2b01      	cmp	r3, #1
 800219e:	d001      	beq.n	80021a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80021a0:	2301      	movs	r3, #1
 80021a2:	e04f      	b.n	8002244 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2202      	movs	r2, #2
 80021a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	68da      	ldr	r2, [r3, #12]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f042 0201 	orr.w	r2, r2, #1
 80021ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	4a23      	ldr	r2, [pc, #140]	; (8002250 <HAL_TIM_Base_Start_IT+0xc4>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d01d      	beq.n	8002202 <HAL_TIM_Base_Start_IT+0x76>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ce:	d018      	beq.n	8002202 <HAL_TIM_Base_Start_IT+0x76>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4a1f      	ldr	r2, [pc, #124]	; (8002254 <HAL_TIM_Base_Start_IT+0xc8>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d013      	beq.n	8002202 <HAL_TIM_Base_Start_IT+0x76>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a1e      	ldr	r2, [pc, #120]	; (8002258 <HAL_TIM_Base_Start_IT+0xcc>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d00e      	beq.n	8002202 <HAL_TIM_Base_Start_IT+0x76>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a1c      	ldr	r2, [pc, #112]	; (800225c <HAL_TIM_Base_Start_IT+0xd0>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d009      	beq.n	8002202 <HAL_TIM_Base_Start_IT+0x76>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4a1b      	ldr	r2, [pc, #108]	; (8002260 <HAL_TIM_Base_Start_IT+0xd4>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d004      	beq.n	8002202 <HAL_TIM_Base_Start_IT+0x76>
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4a19      	ldr	r2, [pc, #100]	; (8002264 <HAL_TIM_Base_Start_IT+0xd8>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d115      	bne.n	800222e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	689a      	ldr	r2, [r3, #8]
 8002208:	4b17      	ldr	r3, [pc, #92]	; (8002268 <HAL_TIM_Base_Start_IT+0xdc>)
 800220a:	4013      	ands	r3, r2
 800220c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	2b06      	cmp	r3, #6
 8002212:	d015      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0xb4>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800221a:	d011      	beq.n	8002240 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	681a      	ldr	r2, [r3, #0]
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f042 0201 	orr.w	r2, r2, #1
 800222a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800222c:	e008      	b.n	8002240 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f042 0201 	orr.w	r2, r2, #1
 800223c:	601a      	str	r2, [r3, #0]
 800223e:	e000      	b.n	8002242 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002240:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3714      	adds	r7, #20
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	40012c00 	.word	0x40012c00
 8002254:	40000400 	.word	0x40000400
 8002258:	40000800 	.word	0x40000800
 800225c:	40000c00 	.word	0x40000c00
 8002260:	40013400 	.word	0x40013400
 8002264:	40014000 	.word	0x40014000
 8002268:	00010007 	.word	0x00010007

0800226c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	691b      	ldr	r3, [r3, #16]
 800227a:	f003 0302 	and.w	r3, r3, #2
 800227e:	2b02      	cmp	r3, #2
 8002280:	d122      	bne.n	80022c8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b02      	cmp	r3, #2
 800228e:	d11b      	bne.n	80022c8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f06f 0202 	mvn.w	r2, #2
 8002298:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2201      	movs	r2, #1
 800229e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f000 f905 	bl	80024be <HAL_TIM_IC_CaptureCallback>
 80022b4:	e005      	b.n	80022c2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f8f7 	bl	80024aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f908 	bl	80024d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	f003 0304 	and.w	r3, r3, #4
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	d122      	bne.n	800231c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b04      	cmp	r3, #4
 80022e2:	d11b      	bne.n	800231c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f06f 0204 	mvn.w	r2, #4
 80022ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2202      	movs	r2, #2
 80022f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d003      	beq.n	800230a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f8db 	bl	80024be <HAL_TIM_IC_CaptureCallback>
 8002308:	e005      	b.n	8002316 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f000 f8cd 	bl	80024aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002310:	6878      	ldr	r0, [r7, #4]
 8002312:	f000 f8de 	bl	80024d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	f003 0308 	and.w	r3, r3, #8
 8002326:	2b08      	cmp	r3, #8
 8002328:	d122      	bne.n	8002370 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	f003 0308 	and.w	r3, r3, #8
 8002334:	2b08      	cmp	r3, #8
 8002336:	d11b      	bne.n	8002370 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f06f 0208 	mvn.w	r2, #8
 8002340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	2204      	movs	r2, #4
 8002346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	f003 0303 	and.w	r3, r3, #3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d003      	beq.n	800235e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002356:	6878      	ldr	r0, [r7, #4]
 8002358:	f000 f8b1 	bl	80024be <HAL_TIM_IC_CaptureCallback>
 800235c:	e005      	b.n	800236a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800235e:	6878      	ldr	r0, [r7, #4]
 8002360:	f000 f8a3 	bl	80024aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f000 f8b4 	bl	80024d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	691b      	ldr	r3, [r3, #16]
 8002376:	f003 0310 	and.w	r3, r3, #16
 800237a:	2b10      	cmp	r3, #16
 800237c:	d122      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	f003 0310 	and.w	r3, r3, #16
 8002388:	2b10      	cmp	r3, #16
 800238a:	d11b      	bne.n	80023c4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f06f 0210 	mvn.w	r2, #16
 8002394:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2208      	movs	r2, #8
 800239a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	69db      	ldr	r3, [r3, #28]
 80023a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 f887 	bl	80024be <HAL_TIM_IC_CaptureCallback>
 80023b0:	e005      	b.n	80023be <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023b2:	6878      	ldr	r0, [r7, #4]
 80023b4:	f000 f879 	bl	80024aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f000 f88a 	bl	80024d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d10e      	bne.n	80023f0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	f003 0301 	and.w	r3, r3, #1
 80023dc:	2b01      	cmp	r3, #1
 80023de:	d107      	bne.n	80023f0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f06f 0201 	mvn.w	r2, #1
 80023e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7fe f84a 	bl	8000484 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	691b      	ldr	r3, [r3, #16]
 80023f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023fa:	2b80      	cmp	r3, #128	; 0x80
 80023fc:	d10e      	bne.n	800241c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002408:	2b80      	cmp	r3, #128	; 0x80
 800240a:	d107      	bne.n	800241c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002414:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f000 f914 	bl	8002644 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002426:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800242a:	d10e      	bne.n	800244a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002436:	2b80      	cmp	r3, #128	; 0x80
 8002438:	d107      	bne.n	800244a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002442:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f000 f907 	bl	8002658 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	691b      	ldr	r3, [r3, #16]
 8002450:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002454:	2b40      	cmp	r3, #64	; 0x40
 8002456:	d10e      	bne.n	8002476 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	68db      	ldr	r3, [r3, #12]
 800245e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002462:	2b40      	cmp	r3, #64	; 0x40
 8002464:	d107      	bne.n	8002476 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800246e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002470:	6878      	ldr	r0, [r7, #4]
 8002472:	f000 f838 	bl	80024e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	f003 0320 	and.w	r3, r3, #32
 8002480:	2b20      	cmp	r3, #32
 8002482:	d10e      	bne.n	80024a2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f003 0320 	and.w	r3, r3, #32
 800248e:	2b20      	cmp	r3, #32
 8002490:	d107      	bne.n	80024a2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f06f 0220 	mvn.w	r2, #32
 800249a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 f8c7 	bl	8002630 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024a2:	bf00      	nop
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024aa:	b480      	push	{r7}
 80024ac:	b083      	sub	sp, #12
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024b2:	bf00      	nop
 80024b4:	370c      	adds	r7, #12
 80024b6:	46bd      	mov	sp, r7
 80024b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024bc:	4770      	bx	lr

080024be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr

080024d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80024d2:	b480      	push	{r7}
 80024d4:	b083      	sub	sp, #12
 80024d6:	af00      	add	r7, sp, #0
 80024d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr

080024e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80024e6:	b480      	push	{r7}
 80024e8:	b083      	sub	sp, #12
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80024ee:	bf00      	nop
 80024f0:	370c      	adds	r7, #12
 80024f2:	46bd      	mov	sp, r7
 80024f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f8:	4770      	bx	lr
	...

080024fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	4a40      	ldr	r2, [pc, #256]	; (8002610 <TIM_Base_SetConfig+0x114>)
 8002510:	4293      	cmp	r3, r2
 8002512:	d013      	beq.n	800253c <TIM_Base_SetConfig+0x40>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800251a:	d00f      	beq.n	800253c <TIM_Base_SetConfig+0x40>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	4a3d      	ldr	r2, [pc, #244]	; (8002614 <TIM_Base_SetConfig+0x118>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d00b      	beq.n	800253c <TIM_Base_SetConfig+0x40>
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	4a3c      	ldr	r2, [pc, #240]	; (8002618 <TIM_Base_SetConfig+0x11c>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d007      	beq.n	800253c <TIM_Base_SetConfig+0x40>
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4a3b      	ldr	r2, [pc, #236]	; (800261c <TIM_Base_SetConfig+0x120>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d003      	beq.n	800253c <TIM_Base_SetConfig+0x40>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	4a3a      	ldr	r2, [pc, #232]	; (8002620 <TIM_Base_SetConfig+0x124>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d108      	bne.n	800254e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002542:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	4313      	orrs	r3, r2
 800254c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a2f      	ldr	r2, [pc, #188]	; (8002610 <TIM_Base_SetConfig+0x114>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d01f      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800255c:	d01b      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a2c      	ldr	r2, [pc, #176]	; (8002614 <TIM_Base_SetConfig+0x118>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d017      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a2b      	ldr	r2, [pc, #172]	; (8002618 <TIM_Base_SetConfig+0x11c>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d013      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4a2a      	ldr	r2, [pc, #168]	; (800261c <TIM_Base_SetConfig+0x120>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d00f      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a29      	ldr	r2, [pc, #164]	; (8002620 <TIM_Base_SetConfig+0x124>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d00b      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	4a28      	ldr	r2, [pc, #160]	; (8002624 <TIM_Base_SetConfig+0x128>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d007      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a27      	ldr	r2, [pc, #156]	; (8002628 <TIM_Base_SetConfig+0x12c>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d003      	beq.n	8002596 <TIM_Base_SetConfig+0x9a>
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	4a26      	ldr	r2, [pc, #152]	; (800262c <TIM_Base_SetConfig+0x130>)
 8002592:	4293      	cmp	r3, r2
 8002594:	d108      	bne.n	80025a8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800259c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	68fa      	ldr	r2, [r7, #12]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	695b      	ldr	r3, [r3, #20]
 80025b2:	4313      	orrs	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	689a      	ldr	r2, [r3, #8]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a10      	ldr	r2, [pc, #64]	; (8002610 <TIM_Base_SetConfig+0x114>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d00f      	beq.n	80025f4 <TIM_Base_SetConfig+0xf8>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	4a12      	ldr	r2, [pc, #72]	; (8002620 <TIM_Base_SetConfig+0x124>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d00b      	beq.n	80025f4 <TIM_Base_SetConfig+0xf8>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a11      	ldr	r2, [pc, #68]	; (8002624 <TIM_Base_SetConfig+0x128>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d007      	beq.n	80025f4 <TIM_Base_SetConfig+0xf8>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a10      	ldr	r2, [pc, #64]	; (8002628 <TIM_Base_SetConfig+0x12c>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d003      	beq.n	80025f4 <TIM_Base_SetConfig+0xf8>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a0f      	ldr	r2, [pc, #60]	; (800262c <TIM_Base_SetConfig+0x130>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d103      	bne.n	80025fc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	691a      	ldr	r2, [r3, #16]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	615a      	str	r2, [r3, #20]
}
 8002602:	bf00      	nop
 8002604:	3714      	adds	r7, #20
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	40012c00 	.word	0x40012c00
 8002614:	40000400 	.word	0x40000400
 8002618:	40000800 	.word	0x40000800
 800261c:	40000c00 	.word	0x40000c00
 8002620:	40013400 	.word	0x40013400
 8002624:	40014000 	.word	0x40014000
 8002628:	40014400 	.word	0x40014400
 800262c:	40014800 	.word	0x40014800

08002630 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800264c:	bf00      	nop
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8002658:	b480      	push	{r7}
 800265a:	b083      	sub	sp, #12
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <__NVIC_SetPriority>:
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	4603      	mov	r3, r0
 8002674:	6039      	str	r1, [r7, #0]
 8002676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267c:	2b00      	cmp	r3, #0
 800267e:	db0a      	blt.n	8002696 <__NVIC_SetPriority+0x2a>
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	b2da      	uxtb	r2, r3
 8002684:	490c      	ldr	r1, [pc, #48]	; (80026b8 <__NVIC_SetPriority+0x4c>)
 8002686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268a:	0152      	lsls	r2, r2, #5
 800268c:	b2d2      	uxtb	r2, r2
 800268e:	440b      	add	r3, r1
 8002690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002694:	e00a      	b.n	80026ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	b2da      	uxtb	r2, r3
 800269a:	4908      	ldr	r1, [pc, #32]	; (80026bc <__NVIC_SetPriority+0x50>)
 800269c:	79fb      	ldrb	r3, [r7, #7]
 800269e:	f003 030f 	and.w	r3, r3, #15
 80026a2:	3b04      	subs	r3, #4
 80026a4:	0152      	lsls	r2, r2, #5
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	440b      	add	r3, r1
 80026aa:	761a      	strb	r2, [r3, #24]
}
 80026ac:	bf00      	nop
 80026ae:	370c      	adds	r7, #12
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr
 80026b8:	e000e100 	.word	0xe000e100
 80026bc:	e000ed00 	.word	0xe000ed00

080026c0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80026c0:	b580      	push	{r7, lr}
 80026c2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80026c4:	4b05      	ldr	r3, [pc, #20]	; (80026dc <SysTick_Handler+0x1c>)
 80026c6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80026c8:	f001 fed8 	bl	800447c <xTaskGetSchedulerState>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b01      	cmp	r3, #1
 80026d0:	d001      	beq.n	80026d6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80026d2:	f000 fbb3 	bl	8002e3c <xPortSysTickHandler>
  }
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	e000e010 	.word	0xe000e010

080026e0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80026e4:	2100      	movs	r1, #0
 80026e6:	f06f 0004 	mvn.w	r0, #4
 80026ea:	f7ff ffbf 	bl	800266c <__NVIC_SetPriority>
#endif
}
 80026ee:	bf00      	nop
 80026f0:	bd80      	pop	{r7, pc}
	...

080026f4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80026fa:	f3ef 8305 	mrs	r3, IPSR
 80026fe:	603b      	str	r3, [r7, #0]
  return(result);
 8002700:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002702:	2b00      	cmp	r3, #0
 8002704:	d003      	beq.n	800270e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002706:	f06f 0305 	mvn.w	r3, #5
 800270a:	607b      	str	r3, [r7, #4]
 800270c:	e00c      	b.n	8002728 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800270e:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <osKernelInitialize+0x44>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2b00      	cmp	r3, #0
 8002714:	d105      	bne.n	8002722 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002716:	4b08      	ldr	r3, [pc, #32]	; (8002738 <osKernelInitialize+0x44>)
 8002718:	2201      	movs	r2, #1
 800271a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800271c:	2300      	movs	r3, #0
 800271e:	607b      	str	r3, [r7, #4]
 8002720:	e002      	b.n	8002728 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002722:	f04f 33ff 	mov.w	r3, #4294967295
 8002726:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002728:	687b      	ldr	r3, [r7, #4]
}
 800272a:	4618      	mov	r0, r3
 800272c:	370c      	adds	r7, #12
 800272e:	46bd      	mov	sp, r7
 8002730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop
 8002738:	200000e0 	.word	0x200000e0

0800273c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002742:	f3ef 8305 	mrs	r3, IPSR
 8002746:	603b      	str	r3, [r7, #0]
  return(result);
 8002748:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800274a:	2b00      	cmp	r3, #0
 800274c:	d003      	beq.n	8002756 <osKernelStart+0x1a>
    stat = osErrorISR;
 800274e:	f06f 0305 	mvn.w	r3, #5
 8002752:	607b      	str	r3, [r7, #4]
 8002754:	e010      	b.n	8002778 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002756:	4b0b      	ldr	r3, [pc, #44]	; (8002784 <osKernelStart+0x48>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	2b01      	cmp	r3, #1
 800275c:	d109      	bne.n	8002772 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800275e:	f7ff ffbf 	bl	80026e0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002762:	4b08      	ldr	r3, [pc, #32]	; (8002784 <osKernelStart+0x48>)
 8002764:	2202      	movs	r2, #2
 8002766:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002768:	f001 faaa 	bl	8003cc0 <vTaskStartScheduler>
      stat = osOK;
 800276c:	2300      	movs	r3, #0
 800276e:	607b      	str	r3, [r7, #4]
 8002770:	e002      	b.n	8002778 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002772:	f04f 33ff 	mov.w	r3, #4294967295
 8002776:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002778:	687b      	ldr	r3, [r7, #4]
}
 800277a:	4618      	mov	r0, r3
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	200000e0 	.word	0x200000e0

08002788 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002790:	f3ef 8305 	mrs	r3, IPSR
 8002794:	60bb      	str	r3, [r7, #8]
  return(result);
 8002796:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002798:	2b00      	cmp	r3, #0
 800279a:	d003      	beq.n	80027a4 <osDelay+0x1c>
    stat = osErrorISR;
 800279c:	f06f 0305 	mvn.w	r3, #5
 80027a0:	60fb      	str	r3, [r7, #12]
 80027a2:	e007      	b.n	80027b4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80027a4:	2300      	movs	r3, #0
 80027a6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d002      	beq.n	80027b4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80027ae:	6878      	ldr	r0, [r7, #4]
 80027b0:	f001 fa62 	bl	8003c78 <vTaskDelay>
    }
  }

  return (stat);
 80027b4:	68fb      	ldr	r3, [r7, #12]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3710      	adds	r7, #16
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}
	...

080027c0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	4a07      	ldr	r2, [pc, #28]	; (80027ec <vApplicationGetIdleTaskMemory+0x2c>)
 80027d0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	4a06      	ldr	r2, [pc, #24]	; (80027f0 <vApplicationGetIdleTaskMemory+0x30>)
 80027d6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027de:	601a      	str	r2, [r3, #0]
}
 80027e0:	bf00      	nop
 80027e2:	3714      	adds	r7, #20
 80027e4:	46bd      	mov	sp, r7
 80027e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ea:	4770      	bx	lr
 80027ec:	200000e4 	.word	0x200000e4
 80027f0:	20000140 	.word	0x20000140

080027f4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	60f8      	str	r0, [r7, #12]
 80027fc:	60b9      	str	r1, [r7, #8]
 80027fe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	4a07      	ldr	r2, [pc, #28]	; (8002820 <vApplicationGetTimerTaskMemory+0x2c>)
 8002804:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	4a06      	ldr	r2, [pc, #24]	; (8002824 <vApplicationGetTimerTaskMemory+0x30>)
 800280a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002812:	601a      	str	r2, [r3, #0]
}
 8002814:	bf00      	nop
 8002816:	3714      	adds	r7, #20
 8002818:	46bd      	mov	sp, r7
 800281a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281e:	4770      	bx	lr
 8002820:	20000940 	.word	0x20000940
 8002824:	2000099c 	.word	0x2000099c

08002828 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8002834:	f001 fa9a 	bl	8003d6c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8002838:	4b4f      	ldr	r3, [pc, #316]	; (8002978 <pvPortMalloc+0x150>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8002840:	f000 f8f8 	bl	8002a34 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002844:	4b4d      	ldr	r3, [pc, #308]	; (800297c <pvPortMalloc+0x154>)
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4013      	ands	r3, r2
 800284c:	2b00      	cmp	r3, #0
 800284e:	f040 8083 	bne.w	8002958 <pvPortMalloc+0x130>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2b00      	cmp	r3, #0
 8002856:	d015      	beq.n	8002884 <pvPortMalloc+0x5c>
			{
				xWantedSize += xHeapStructSize;
 8002858:	2208      	movs	r2, #8
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4413      	add	r3, r2
 800285e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	f003 0307 	and.w	r3, r3, #7
 8002866:	2b00      	cmp	r3, #0
 8002868:	d00c      	beq.n	8002884 <pvPortMalloc+0x5c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f023 0307 	bic.w	r3, r3, #7
 8002870:	3308      	adds	r3, #8
 8002872:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	f003 0307 	and.w	r3, r3, #7
 800287a:	2b00      	cmp	r3, #0
 800287c:	d002      	beq.n	8002884 <pvPortMalloc+0x5c>
 800287e:	f000 fbeb 	bl	8003058 <ulSetInterruptMask>
 8002882:	e7fe      	b.n	8002882 <pvPortMalloc+0x5a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d066      	beq.n	8002958 <pvPortMalloc+0x130>
 800288a:	4b3d      	ldr	r3, [pc, #244]	; (8002980 <pvPortMalloc+0x158>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	687a      	ldr	r2, [r7, #4]
 8002890:	429a      	cmp	r2, r3
 8002892:	d861      	bhi.n	8002958 <pvPortMalloc+0x130>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8002894:	4b3b      	ldr	r3, [pc, #236]	; (8002984 <pvPortMalloc+0x15c>)
 8002896:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8002898:	4b3a      	ldr	r3, [pc, #232]	; (8002984 <pvPortMalloc+0x15c>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800289e:	e004      	b.n	80028aa <pvPortMalloc+0x82>
				{
					pxPreviousBlock = pxBlock;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d903      	bls.n	80028bc <pvPortMalloc+0x94>
 80028b4:	697b      	ldr	r3, [r7, #20]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d1f1      	bne.n	80028a0 <pvPortMalloc+0x78>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80028bc:	4b2e      	ldr	r3, [pc, #184]	; (8002978 <pvPortMalloc+0x150>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	697a      	ldr	r2, [r7, #20]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d048      	beq.n	8002958 <pvPortMalloc+0x130>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2208      	movs	r2, #8
 80028cc:	4413      	add	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	1ad2      	subs	r2, r2, r3
 80028e0:	2308      	movs	r3, #8
 80028e2:	005b      	lsls	r3, r3, #1
 80028e4:	429a      	cmp	r2, r3
 80028e6:	d917      	bls.n	8002918 <pvPortMalloc+0xf0>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4413      	add	r3, r2
 80028ee:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d002      	beq.n	8002900 <pvPortMalloc+0xd8>
 80028fa:	f000 fbad 	bl	8003058 <ulSetInterruptMask>
 80028fe:	e7fe      	b.n	80028fe <pvPortMalloc+0xd6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	685a      	ldr	r2, [r3, #4]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	1ad2      	subs	r2, r2, r3
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8002912:	68b8      	ldr	r0, [r7, #8]
 8002914:	f000 f8f0 	bl	8002af8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002918:	4b19      	ldr	r3, [pc, #100]	; (8002980 <pvPortMalloc+0x158>)
 800291a:	681a      	ldr	r2, [r3, #0]
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	4a17      	ldr	r2, [pc, #92]	; (8002980 <pvPortMalloc+0x158>)
 8002924:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002926:	4b16      	ldr	r3, [pc, #88]	; (8002980 <pvPortMalloc+0x158>)
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	4b17      	ldr	r3, [pc, #92]	; (8002988 <pvPortMalloc+0x160>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	429a      	cmp	r2, r3
 8002930:	d203      	bcs.n	800293a <pvPortMalloc+0x112>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8002932:	4b13      	ldr	r3, [pc, #76]	; (8002980 <pvPortMalloc+0x158>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a14      	ldr	r2, [pc, #80]	; (8002988 <pvPortMalloc+0x160>)
 8002938:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	4b0f      	ldr	r3, [pc, #60]	; (800297c <pvPortMalloc+0x154>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	431a      	orrs	r2, r3
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800294e:	4b0f      	ldr	r3, [pc, #60]	; (800298c <pvPortMalloc+0x164>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	3301      	adds	r3, #1
 8002954:	4a0d      	ldr	r2, [pc, #52]	; (800298c <pvPortMalloc+0x164>)
 8002956:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8002958:	f001 fa16 	bl	8003d88 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	2b00      	cmp	r3, #0
 8002964:	d002      	beq.n	800296c <pvPortMalloc+0x144>
 8002966:	f000 fb77 	bl	8003058 <ulSetInterruptMask>
 800296a:	e7fe      	b.n	800296a <pvPortMalloc+0x142>
	return pvReturn;
 800296c:	68fb      	ldr	r3, [r7, #12]
}
 800296e:	4618      	mov	r0, r3
 8002970:	3718      	adds	r7, #24
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	2000395c 	.word	0x2000395c
 800297c:	20003970 	.word	0x20003970
 8002980:	20003960 	.word	0x20003960
 8002984:	20003954 	.word	0x20003954
 8002988:	20003964 	.word	0x20003964
 800298c:	20003968 	.word	0x20003968

08002990 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b084      	sub	sp, #16
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d03d      	beq.n	8002a1e <vPortFree+0x8e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80029a2:	2308      	movs	r3, #8
 80029a4:	425b      	negs	r3, r3
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	4413      	add	r3, r2
 80029aa:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80029b0:	68bb      	ldr	r3, [r7, #8]
 80029b2:	685a      	ldr	r2, [r3, #4]
 80029b4:	4b1c      	ldr	r3, [pc, #112]	; (8002a28 <vPortFree+0x98>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d102      	bne.n	80029c4 <vPortFree+0x34>
 80029be:	f000 fb4b 	bl	8003058 <ulSetInterruptMask>
 80029c2:	e7fe      	b.n	80029c2 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d002      	beq.n	80029d2 <vPortFree+0x42>
 80029cc:	f000 fb44 	bl	8003058 <ulSetInterruptMask>
 80029d0:	e7fe      	b.n	80029d0 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	685a      	ldr	r2, [r3, #4]
 80029d6:	4b14      	ldr	r3, [pc, #80]	; (8002a28 <vPortFree+0x98>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4013      	ands	r3, r2
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d01e      	beq.n	8002a1e <vPortFree+0x8e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d11a      	bne.n	8002a1e <vPortFree+0x8e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	4b0e      	ldr	r3, [pc, #56]	; (8002a28 <vPortFree+0x98>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	43db      	mvns	r3, r3
 80029f2:	401a      	ands	r2, r3
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80029f8:	f001 f9b8 	bl	8003d6c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	685a      	ldr	r2, [r3, #4]
 8002a00:	4b0a      	ldr	r3, [pc, #40]	; (8002a2c <vPortFree+0x9c>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4413      	add	r3, r2
 8002a06:	4a09      	ldr	r2, [pc, #36]	; (8002a2c <vPortFree+0x9c>)
 8002a08:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002a0a:	68b8      	ldr	r0, [r7, #8]
 8002a0c:	f000 f874 	bl	8002af8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8002a10:	4b07      	ldr	r3, [pc, #28]	; (8002a30 <vPortFree+0xa0>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	3301      	adds	r3, #1
 8002a16:	4a06      	ldr	r2, [pc, #24]	; (8002a30 <vPortFree+0xa0>)
 8002a18:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8002a1a:	f001 f9b5 	bl	8003d88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20003970 	.word	0x20003970
 8002a2c:	20003960 	.word	0x20003960
 8002a30:	2000396c 	.word	0x2000396c

08002a34 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002a3a:	f641 73b8 	movw	r3, #8120	; 0x1fb8
 8002a3e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8002a40:	4b27      	ldr	r3, [pc, #156]	; (8002ae0 <prvHeapInit+0xac>)
 8002a42:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d00c      	beq.n	8002a68 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	3307      	adds	r3, #7
 8002a52:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	f023 0307 	bic.w	r3, r3, #7
 8002a5a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002a5c:	68ba      	ldr	r2, [r7, #8]
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	1ad3      	subs	r3, r2, r3
 8002a62:	4a1f      	ldr	r2, [pc, #124]	; (8002ae0 <prvHeapInit+0xac>)
 8002a64:	4413      	add	r3, r2
 8002a66:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8002a6c:	4a1d      	ldr	r2, [pc, #116]	; (8002ae4 <prvHeapInit+0xb0>)
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8002a72:	4b1c      	ldr	r3, [pc, #112]	; (8002ae4 <prvHeapInit+0xb0>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	4413      	add	r3, r2
 8002a7e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8002a80:	2208      	movs	r2, #8
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	1a9b      	subs	r3, r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	f023 0307 	bic.w	r3, r3, #7
 8002a8e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	4a15      	ldr	r2, [pc, #84]	; (8002ae8 <prvHeapInit+0xb4>)
 8002a94:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8002a96:	4b14      	ldr	r3, [pc, #80]	; (8002ae8 <prvHeapInit+0xb4>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8002a9e:	4b12      	ldr	r3, [pc, #72]	; (8002ae8 <prvHeapInit+0xb4>)
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	68fa      	ldr	r2, [r7, #12]
 8002aae:	1ad2      	subs	r2, r2, r3
 8002ab0:	683b      	ldr	r3, [r7, #0]
 8002ab2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8002ab4:	4b0c      	ldr	r3, [pc, #48]	; (8002ae8 <prvHeapInit+0xb4>)
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	4a0a      	ldr	r2, [pc, #40]	; (8002aec <prvHeapInit+0xb8>)
 8002ac2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	4a09      	ldr	r2, [pc, #36]	; (8002af0 <prvHeapInit+0xbc>)
 8002aca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002acc:	4b09      	ldr	r3, [pc, #36]	; (8002af4 <prvHeapInit+0xc0>)
 8002ace:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8002ad2:	601a      	str	r2, [r3, #0]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	2000199c 	.word	0x2000199c
 8002ae4:	20003954 	.word	0x20003954
 8002ae8:	2000395c 	.word	0x2000395c
 8002aec:	20003964 	.word	0x20003964
 8002af0:	20003960 	.word	0x20003960
 8002af4:	20003970 	.word	0x20003970

08002af8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002b00:	4b28      	ldr	r3, [pc, #160]	; (8002ba4 <prvInsertBlockIntoFreeList+0xac>)
 8002b02:	60fb      	str	r3, [r7, #12]
 8002b04:	e002      	b.n	8002b0c <prvInsertBlockIntoFreeList+0x14>
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	60fb      	str	r3, [r7, #12]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d8f7      	bhi.n	8002b06 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	4413      	add	r3, r2
 8002b22:	687a      	ldr	r2, [r7, #4]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d108      	bne.n	8002b3a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	441a      	add	r2, r3
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	68ba      	ldr	r2, [r7, #8]
 8002b44:	441a      	add	r2, r3
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	429a      	cmp	r2, r3
 8002b4c:	d118      	bne.n	8002b80 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	4b15      	ldr	r3, [pc, #84]	; (8002ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d00d      	beq.n	8002b76 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685a      	ldr	r2, [r3, #4]
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	441a      	add	r2, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	601a      	str	r2, [r3, #0]
 8002b74:	e008      	b.n	8002b88 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8002b76:	4b0c      	ldr	r3, [pc, #48]	; (8002ba8 <prvInsertBlockIntoFreeList+0xb0>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	601a      	str	r2, [r3, #0]
 8002b7e:	e003      	b.n	8002b88 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	429a      	cmp	r2, r3
 8002b8e:	d002      	beq.n	8002b96 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002b96:	bf00      	nop
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	20003954 	.word	0x20003954
 8002ba8:	2000395c 	.word	0x2000395c

08002bac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002bac:	b480      	push	{r7}
 8002bae:	b083      	sub	sp, #12
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f103 0208 	add.w	r2, r3, #8
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8002bc4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f103 0208 	add.w	r2, r3, #8
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	f103 0208 	add.w	r2, r3, #8
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002be0:	bf00      	nop
 8002be2:	370c      	adds	r7, #12
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002bec:	b480      	push	{r7}
 8002bee:	b083      	sub	sp, #12
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002bfa:	bf00      	nop
 8002bfc:	370c      	adds	r7, #12
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr

08002c06 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c06:	b480      	push	{r7}
 8002c08:	b085      	sub	sp, #20
 8002c0a:	af00      	add	r7, sp, #0
 8002c0c:	6078      	str	r0, [r7, #4]
 8002c0e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	68fa      	ldr	r2, [r7, #12]
 8002c1a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	689a      	ldr	r2, [r3, #8]
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	683a      	ldr	r2, [r7, #0]
 8002c30:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	1c5a      	adds	r2, r3, #1
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	601a      	str	r2, [r3, #0]
}
 8002c42:	bf00      	nop
 8002c44:	3714      	adds	r7, #20
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b085      	sub	sp, #20
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
 8002c56:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c64:	d103      	bne.n	8002c6e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	60fb      	str	r3, [r7, #12]
 8002c6c:	e00c      	b.n	8002c88 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	3308      	adds	r3, #8
 8002c72:	60fb      	str	r3, [r7, #12]
 8002c74:	e002      	b.n	8002c7c <vListInsert+0x2e>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	685b      	ldr	r3, [r3, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	68ba      	ldr	r2, [r7, #8]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d2f6      	bcs.n	8002c76 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	685a      	ldr	r2, [r3, #4]
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	683a      	ldr	r2, [r7, #0]
 8002c96:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	683a      	ldr	r2, [r7, #0]
 8002ca2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	1c5a      	adds	r2, r3, #1
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	601a      	str	r2, [r3, #0]
}
 8002cb4:	bf00      	nop
 8002cb6:	3714      	adds	r7, #20
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b085      	sub	sp, #20
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	687a      	ldr	r2, [r7, #4]
 8002cd4:	6892      	ldr	r2, [r2, #8]
 8002cd6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	689b      	ldr	r3, [r3, #8]
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	6852      	ldr	r2, [r2, #4]
 8002ce0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	685b      	ldr	r3, [r3, #4]
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d103      	bne.n	8002cf4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689a      	ldr	r2, [r3, #8]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	1e5a      	subs	r2, r3, #1
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
}
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <vPortSetupTimerInterrupt>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

__attribute__(( weak )) void vPortSetupTimerInterrupt( void ) /* PRIVILEGED_FUNCTION */
{
 8002d14:	b480      	push	{r7}
 8002d16:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002d18:	4b0b      	ldr	r3, [pc, #44]	; (8002d48 <vPortSetupTimerInterrupt+0x34>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002d1e:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <vPortSetupTimerInterrupt+0x38>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002d24:	4b0a      	ldr	r3, [pc, #40]	; (8002d50 <vPortSetupTimerInterrupt+0x3c>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a0a      	ldr	r2, [pc, #40]	; (8002d54 <vPortSetupTimerInterrupt+0x40>)
 8002d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d2e:	099b      	lsrs	r3, r3, #6
 8002d30:	4a09      	ldr	r2, [pc, #36]	; (8002d58 <vPortSetupTimerInterrupt+0x44>)
 8002d32:	3b01      	subs	r3, #1
 8002d34:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 8002d36:	4b04      	ldr	r3, [pc, #16]	; (8002d48 <vPortSetupTimerInterrupt+0x34>)
 8002d38:	2207      	movs	r2, #7
 8002d3a:	601a      	str	r2, [r3, #0]
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000e010 	.word	0xe000e010
 8002d4c:	e000e018 	.word	0xe000e018
 8002d50:	20000048 	.word	0x20000048
 8002d54:	10624dd3 	.word	0x10624dd3
 8002d58:	e000e014 	.word	0xe000e014

08002d5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8002d62:	2300      	movs	r3, #0
 8002d64:	607b      	str	r3, [r7, #4]
	/* A function that implements a task must not exit or attempt to return to
	 * its caller as there is nothing to return to. If a task wants to exit it
	 * should instead call vTaskDelete( NULL ). Artificially force an assert()
	 * to be triggered if configASSERT() is defined, then stop here so
	 * application writers can catch the error. */
	configASSERT( ulCriticalNesting == ~0UL );
 8002d66:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <prvTaskExitError+0x30>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d6e:	d002      	beq.n	8002d76 <prvTaskExitError+0x1a>
 8002d70:	f000 f972 	bl	8003058 <ulSetInterruptMask>
 8002d74:	e7fe      	b.n	8002d74 <prvTaskExitError+0x18>
	portDISABLE_INTERRUPTS();
 8002d76:	f000 f96f 	bl	8003058 <ulSetInterruptMask>

	while( ulDummy == 0 )
 8002d7a:	bf00      	nop
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d0fc      	beq.n	8002d7c <prvTaskExitError+0x20>
		 * warnings about code appearing after this function is called - making
		 * ulDummy volatile makes the compiler think the function could return
		 * and therefore not output an 'unreachable code' warning for code that
		 * appears after it. */
	}
}
 8002d82:	bf00      	nop
 8002d84:	bf00      	nop
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	20000054 	.word	0x20000054

08002d90 <prvSetupFPU>:
#endif /* configENABLE_MPU */
/*-----------------------------------------------------------*/

#if( configENABLE_FPU == 1 )
	static void prvSetupFPU( void ) /* PRIVILEGED_FUNCTION */
	{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
		#endif /* configENABLE_TRUSTZONE */

		/* CP10 = 11 ==> Full access to FPU i.e. both privileged and
		 * unprivileged code should be able to access FPU. CP11 should be
		 * programmed to the same value as CP10. */
		*( portCPACR ) |=	(	( portCPACR_CP10_VALUE << portCPACR_CP10_POS ) |
 8002d94:	4b08      	ldr	r3, [pc, #32]	; (8002db8 <prvSetupFPU+0x28>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a07      	ldr	r2, [pc, #28]	; (8002db8 <prvSetupFPU+0x28>)
 8002d9a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d9e:	6013      	str	r3, [r2, #0]
							);

		/* ASPEN = 1 ==> Hardware should automatically preserve floating point
		 * context on exception entry and restore on exception return.
		 * LSPEN = 1 ==> Enable lazy context save of FP state. */
		*( portFPCCR ) |= ( portFPCCR_ASPEN_MASK | portFPCCR_LSPEN_MASK );
 8002da0:	4b06      	ldr	r3, [pc, #24]	; (8002dbc <prvSetupFPU+0x2c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a05      	ldr	r2, [pc, #20]	; (8002dbc <prvSetupFPU+0x2c>)
 8002da6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002daa:	6013      	str	r3, [r2, #0]
	}
 8002dac:	bf00      	nop
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
 8002db6:	bf00      	nop
 8002db8:	e000ed88 	.word	0xe000ed88
 8002dbc:	e000ef34 	.word	0xe000ef34

08002dc0 <vPortYield>:
#endif /* configENABLE_FPU */
/*-----------------------------------------------------------*/

void vPortYield( void ) /* PRIVILEGED_FUNCTION */
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002dc4:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <vPortYield+0x20>)
 8002dc6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002dca:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8002dcc:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002dd0:	f3bf 8f6f 	isb	sy
}
 8002dd4:	bf00      	nop
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ddc:	4770      	bx	lr
 8002dde:	bf00      	nop
 8002de0:	e000ed04 	.word	0xe000ed04

08002de4 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8002de8:	f000 f936 	bl	8003058 <ulSetInterruptMask>
	ulCriticalNesting++;
 8002dec:	4b05      	ldr	r3, [pc, #20]	; (8002e04 <vPortEnterCritical+0x20>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3301      	adds	r3, #1
 8002df2:	4a04      	ldr	r2, [pc, #16]	; (8002e04 <vPortEnterCritical+0x20>)
 8002df4:	6013      	str	r3, [r2, #0]

	/* Barriers are normally not required but do ensure the code is
	 * completely within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8002df6:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8002dfa:	f3bf 8f6f 	isb	sy
}
 8002dfe:	bf00      	nop
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	20000054 	.word	0x20000054

08002e08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void ) /* PRIVILEGED_FUNCTION */
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	af00      	add	r7, sp, #0
	configASSERT( ulCriticalNesting );
 8002e0c:	4b0a      	ldr	r3, [pc, #40]	; (8002e38 <vPortExitCritical+0x30>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d102      	bne.n	8002e1a <vPortExitCritical+0x12>
 8002e14:	f000 f920 	bl	8003058 <ulSetInterruptMask>
 8002e18:	e7fe      	b.n	8002e18 <vPortExitCritical+0x10>
	ulCriticalNesting--;
 8002e1a:	4b07      	ldr	r3, [pc, #28]	; (8002e38 <vPortExitCritical+0x30>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	3b01      	subs	r3, #1
 8002e20:	4a05      	ldr	r2, [pc, #20]	; (8002e38 <vPortExitCritical+0x30>)
 8002e22:	6013      	str	r3, [r2, #0]

	if( ulCriticalNesting == 0 )
 8002e24:	4b04      	ldr	r3, [pc, #16]	; (8002e38 <vPortExitCritical+0x30>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d102      	bne.n	8002e32 <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	f000 f920 	bl	8003072 <vClearInterruptMask>
	}
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000054 	.word	0x20000054

08002e3c <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void SysTick_Handler( void ) /* PRIVILEGED_FUNCTION */
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8002e42:	f000 f909 	bl	8003058 <ulSetInterruptMask>
 8002e46:	6078      	str	r0, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002e48:	f001 f83c 	bl	8003ec4 <xTaskIncrementTick>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d003      	beq.n	8002e5a <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002e52:	4b05      	ldr	r3, [pc, #20]	; (8002e68 <xPortSysTickHandler+0x2c>)
 8002e54:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e58:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8002e5a:	6878      	ldr	r0, [r7, #4]
 8002e5c:	f000 f909 	bl	8003072 <vClearInterruptMask>
}
 8002e60:	bf00      	nop
 8002e62:	3708      	adds	r7, #8
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}
 8002e68:	e000ed04 	.word	0xe000ed04

08002e6c <vPortSVCHandler_C>:
/*-----------------------------------------------------------*/

void vPortSVCHandler_C( uint32_t *pulCallerStackAddress ) /* PRIVILEGED_FUNCTION portDONT_DISCARD */
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
#endif /* configENABLE_TRUSTZONE */
uint8_t ucSVCNumber;

	/* Register are stored on the stack in the following order - R0, R1, R2, R3,
	 * R12, LR, PC, xPSR. */
	ulPC = pulCallerStackAddress[ 6 ];
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	60fb      	str	r3, [r7, #12]
	ucSVCNumber = ( ( uint8_t *) ulPC )[ -2 ];
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	3b02      	subs	r3, #2
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	72fb      	strb	r3, [r7, #11]

	switch( ucSVCNumber )
 8002e82:	7afb      	ldrb	r3, [r7, #11]
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d104      	bne.n	8002e92 <vPortSVCHandler_C+0x26>
			#endif /* configENABLE_TRUSTZONE */

			#if( configENABLE_FPU == 1 )
			{
				/* Setup the Floating Point Unit (FPU). */
				prvSetupFPU();
 8002e88:	f7ff ff82 	bl	8002d90 <prvSetupFPU>
			}
			#endif /* configENABLE_FPU */

			/* Setup the context of the first task so that the first task starts
			 * executing. */
			vRestoreContextOfFirstTask();
 8002e8c:	f000 f8b8 	bl	8003000 <vRestoreContextOfFirstTask>
		}
		break;
 8002e90:	e002      	b.n	8002e98 <vPortSVCHandler_C+0x2c>
		#endif /* configENABLE_MPU */

		default:
		{
			/* Incorrect SVC call. */
			configASSERT( pdFALSE );
 8002e92:	f000 f8e1 	bl	8003058 <ulSetInterruptMask>
 8002e96:	e7fe      	b.n	8002e96 <vPortSVCHandler_C+0x2a>
		}
	}
}
 8002e98:	bf00      	nop
 8002e9a:	3710      	adds	r7, #16
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}

08002ea0 <pxPortInitialiseStack>:
#if( configENABLE_MPU == 1 )
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged ) /* PRIVILEGED_FUNCTION */
#else
	StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, StackType_t *pxEndOfStack, TaskFunction_t pxCode, void *pvParameters ) /* PRIVILEGED_FUNCTION */
#endif /* configENABLE_MPU */
{
 8002ea0:	b480      	push	{r7}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	60b9      	str	r1, [r7, #8]
 8002eaa:	607a      	str	r2, [r7, #4]
 8002eac:	603b      	str	r3, [r7, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#else /* portPRELOAD_REGISTERS */
	{
		pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	3b04      	subs	r3, #4
 8002eb2:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_XPSR;							/* xPSR */
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002eba:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	3b04      	subs	r3, #4
 8002ec0:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxCode;						/* PC */
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	3b04      	subs	r3, #4
 8002ecc:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8002ece:	4a38      	ldr	r2, [pc, #224]	; (8002fb0 <pxPortInitialiseStack+0x110>)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	3b04      	subs	r3, #4
 8002ed8:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x12121212UL;				/* R12 */
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f04f 3212 	mov.w	r2, #303174162	; 0x12121212
 8002ee0:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	3b04      	subs	r3, #4
 8002ee6:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x03030303UL;				/* R3 */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f04f 3203 	mov.w	r2, #50529027	; 0x3030303
 8002eee:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	3b04      	subs	r3, #4
 8002ef4:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x02020202UL;				/* R2 */
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
 8002efc:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	3b04      	subs	r3, #4
 8002f02:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x01010101UL;				/* R1 */
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
 8002f0a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	3b04      	subs	r3, #4
 8002f10:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pvParameters;				/* R0 */
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	3b04      	subs	r3, #4
 8002f1c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x11111111UL;				/* R11 */
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	f04f 3211 	mov.w	r2, #286331153	; 0x11111111
 8002f24:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	3b04      	subs	r3, #4
 8002f2a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x10101010UL;				/* R10 */
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	f04f 3210 	mov.w	r2, #269488144	; 0x10101010
 8002f32:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	3b04      	subs	r3, #4
 8002f38:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x09090909UL;				/* R09 */
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f04f 3209 	mov.w	r2, #151587081	; 0x9090909
 8002f40:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	3b04      	subs	r3, #4
 8002f46:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x08080808UL;				/* R08 */
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	f04f 3208 	mov.w	r2, #134744072	; 0x8080808
 8002f4e:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	3b04      	subs	r3, #4
 8002f54:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x07070707UL;				/* R07 */
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f04f 3207 	mov.w	r2, #117901063	; 0x7070707
 8002f5c:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	3b04      	subs	r3, #4
 8002f62:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x06060606UL;				/* R06 */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f04f 3206 	mov.w	r2, #101058054	; 0x6060606
 8002f6a:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	3b04      	subs	r3, #4
 8002f70:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x05050505UL;				/* R05 */
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	f04f 3205 	mov.w	r2, #84215045	; 0x5050505
 8002f78:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	3b04      	subs	r3, #4
 8002f7e:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) 0x04040404UL;				/* R04 */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f04f 3204 	mov.w	r2, #67372036	; 0x4040404
 8002f86:	601a      	str	r2, [r3, #0]
		pxTopOfStack--;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	3b04      	subs	r3, #4
 8002f8c:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = portINITIAL_EXC_RETURN;						/* EXC_RETURN */
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	f06f 0243 	mvn.w	r2, #67	; 0x43
 8002f94:	601a      	str	r2, [r3, #0]
				*pxTopOfStack = portINITIAL_CONTROL_UNPRIVILEGED;	/* Slot used to hold this task's CONTROL value. */
			}
		}
		#endif /* configENABLE_MPU */

		pxTopOfStack--;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	3b04      	subs	r3, #4
 8002f9a:	60fb      	str	r3, [r7, #12]
		*pxTopOfStack = ( StackType_t ) pxEndOfStack;	/* Slot used to hold this task's PSPLIM value. */
 8002f9c:	68ba      	ldr	r2, [r7, #8]
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	601a      	str	r2, [r3, #0]
		}
		#endif /* configENABLE_TRUSTZONE */
	}
	#endif /* portPRELOAD_REGISTERS */

	return pxTopOfStack;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
}
 8002fa4:	4618      	mov	r0, r3
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fae:	4770      	bx	lr
 8002fb0:	08002d5d 	.word	0x08002d5d

08002fb4 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

BaseType_t xPortStartScheduler( void ) /* PRIVILEGED_FUNCTION */
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8002fb8:	4b0c      	ldr	r3, [pc, #48]	; (8002fec <xPortStartScheduler+0x38>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a0b      	ldr	r2, [pc, #44]	; (8002fec <xPortStartScheduler+0x38>)
 8002fbe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002fc2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8002fc4:	4b09      	ldr	r3, [pc, #36]	; (8002fec <xPortStartScheduler+0x38>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a08      	ldr	r2, [pc, #32]	; (8002fec <xPortStartScheduler+0x38>)
 8002fca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002fce:	6013      	str	r3, [r2, #0]
	}
	#endif /* configENABLE_MPU */

	/* Start the timer that generates the tick ISR. Interrupts are disabled
	 * here already. */
	vPortSetupTimerInterrupt();
 8002fd0:	f7ff fea0 	bl	8002d14 <vPortSetupTimerInterrupt>

	/* Initialize the critical nesting count ready for the first task. */
	ulCriticalNesting = 0;
 8002fd4:	4b06      	ldr	r3, [pc, #24]	; (8002ff0 <xPortStartScheduler+0x3c>)
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vStartFirstTask();
 8002fda:	f000 f829 	bl	8003030 <vStartFirstTask>
	 * exit error function to prevent compiler warnings about a static function
	 * not being called in the case that the application writer overrides this
	 * functionality by defining configTASK_RETURN_ADDRESS. Call
	 * vTaskSwitchContext() so link time optimization does not remove the
	 * symbol. */
	vTaskSwitchContext();
 8002fde:	f001 f823 	bl	8004028 <vTaskSwitchContext>
	prvTaskExitError();
 8002fe2:	f7ff febb 	bl	8002d5c <prvTaskExitError>

	/* Should not get here. */
	return 0;
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	bd80      	pop	{r7, pc}
 8002fec:	e000ed20 	.word	0xe000ed20
 8002ff0:	20000054 	.word	0x20000054
	...

08003000 <vRestoreContextOfFirstTask>:
 * header files. */
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

void vRestoreContextOfFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003000:	4a07      	ldr	r2, [pc, #28]	; (8003020 <pxCurrentTCBConst2>)
 8003002:	6811      	ldr	r1, [r2, #0]
 8003004:	6808      	ldr	r0, [r1, #0]
 8003006:	c806      	ldmia	r0!, {r1, r2}
 8003008:	f381 880b 	msr	PSPLIM, r1
 800300c:	2102      	movs	r1, #2
 800300e:	f381 8814 	msr	CONTROL, r1
 8003012:	3020      	adds	r0, #32
 8003014:	f380 8809 	msr	PSP, r0
 8003018:	f3bf 8f6f 	isb	sy
 800301c:	4710      	bx	r2
 800301e:	bf00      	nop

08003020 <pxCurrentTCBConst2>:
 8003020:	20003974 	.word	0x20003974
	"xMAIR0Const2: .word 0xe000edc0						\n"
	"xRNRConst2: .word 0xe000ed98						\n"
	"xRBARConst2: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	);
}
 8003024:	bf00      	nop
 8003026:	bf00      	nop
	...

08003030 <vStartFirstTask>:
}
/*-----------------------------------------------------------*/

void vStartFirstTask( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003030:	4807      	ldr	r0, [pc, #28]	; (8003050 <xVTORConst>)
 8003032:	6800      	ldr	r0, [r0, #0]
 8003034:	6800      	ldr	r0, [r0, #0]
 8003036:	f380 8808 	msr	MSP, r0
 800303a:	b662      	cpsie	i
 800303c:	b661      	cpsie	f
 800303e:	f3bf 8f4f 	dsb	sy
 8003042:	f3bf 8f6f 	isb	sy
 8003046:	df02      	svc	2
 8003048:	bf00      	nop
 800304a:	bf00      	nop
 800304c:	f3af 8000 	nop.w

08003050 <xVTORConst>:
 8003050:	e000ed08 	.word	0xe000ed08
	"													\n"
	"   .align 4										\n"
	"xVTORConst: .word 0xe000ed08						\n"
	:: "i" ( portSVC_START_SCHEDULER ) : "memory"
	);
}
 8003054:	bf00      	nop
 8003056:	bf00      	nop

08003058 <ulSetInterruptMask>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMask( void ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003058:	f3ef 8011 	mrs	r0, BASEPRI
 800305c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
 8003060:	f381 8811 	msr	BASEPRI, r1
 8003064:	f3bf 8f4f 	dsb	sy
 8003068:	f3bf 8f6f 	isb	sy
 800306c:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800306e:	bf00      	nop
 8003070:	4618      	mov	r0, r3

08003072 <vClearInterruptMask>:
/*-----------------------------------------------------------*/

void vClearInterruptMask( __attribute__( ( unused ) ) uint32_t ulMask ) /* __attribute__(( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003072:	f380 8811 	msr	BASEPRI, r0
 8003076:	f3bf 8f4f 	dsb	sy
 800307a:	f3bf 8f6f 	isb	sy
 800307e:	4770      	bx	lr
	"	dsb												\n"
	"	isb												\n"
	"	bx lr											\n" /* Return. */
	::: "memory"
	);
}
 8003080:	bf00      	nop
	...

08003090 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void PendSV_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003090:	f3ef 8009 	mrs	r0, PSP
 8003094:	f01e 0f10 	tst.w	lr, #16
 8003098:	bf08      	it	eq
 800309a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800309e:	f3ef 820b 	mrs	r2, PSPLIM
 80030a2:	4673      	mov	r3, lr
 80030a4:	e920 0ffc 	stmdb	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80030a8:	4a11      	ldr	r2, [pc, #68]	; (80030f0 <pxCurrentTCBConst>)
 80030aa:	6811      	ldr	r1, [r2, #0]
 80030ac:	6008      	str	r0, [r1, #0]
 80030ae:	f04f 00a0 	mov.w	r0, #160	; 0xa0
 80030b2:	f380 8811 	msr	BASEPRI, r0
 80030b6:	f3bf 8f4f 	dsb	sy
 80030ba:	f3bf 8f6f 	isb	sy
 80030be:	f000 ffb3 	bl	8004028 <vTaskSwitchContext>
 80030c2:	f04f 0000 	mov.w	r0, #0
 80030c6:	f380 8811 	msr	BASEPRI, r0
 80030ca:	4a09      	ldr	r2, [pc, #36]	; (80030f0 <pxCurrentTCBConst>)
 80030cc:	6811      	ldr	r1, [r2, #0]
 80030ce:	6808      	ldr	r0, [r1, #0]
 80030d0:	e8b0 0ffc 	ldmia.w	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80030d4:	f013 0f10 	tst.w	r3, #16
 80030d8:	bf08      	it	eq
 80030da:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80030de:	f382 880b 	msr	PSPLIM, r2
 80030e2:	f380 8809 	msr	PSP, r0
 80030e6:	4718      	bx	r3
 80030e8:	f3af 8000 	nop.w
 80030ec:	f3af 8000 	nop.w

080030f0 <pxCurrentTCBConst>:
 80030f0:	20003974 	.word	0x20003974
	"xRNRConst: .word 0xe000ed98						\n"
	"xRBARConst: .word 0xe000ed9c						\n"
	#endif /* configENABLE_MPU */
	:: "i"( configMAX_SYSCALL_INTERRUPT_PRIORITY )
	);
}
 80030f4:	bf00      	nop
 80030f6:	bf00      	nop
	...

08003100 <SVC_Handler>:
/*-----------------------------------------------------------*/

void SVC_Handler( void ) /* __attribute__ (( naked )) PRIVILEGED_FUNCTION */
{
	__asm volatile
 8003100:	f01e 0f04 	tst.w	lr, #4
 8003104:	bf0c      	ite	eq
 8003106:	f3ef 8008 	mrseq	r0, MSP
 800310a:	f3ef 8009 	mrsne	r0, PSP
 800310e:	4904      	ldr	r1, [pc, #16]	; (8003120 <svchandler_address_const>)
 8003110:	4708      	bx	r1
 8003112:	bf00      	nop
 8003114:	f3af 8000 	nop.w
 8003118:	f3af 8000 	nop.w
 800311c:	f3af 8000 	nop.w

08003120 <svchandler_address_const>:
 8003120:	08002e6d 	.word	0x08002e6d
	"	bx r1											\n"
	"													\n"
	"	.align 4										\n"
	"svchandler_address_const: .word vPortSVCHandler_C	\n"
	);
}
 8003124:	bf00      	nop
 8003126:	bf00      	nop

08003128 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d102      	bne.n	8003142 <xQueueGenericReset+0x1a>
 800313c:	f7ff ff8c 	bl	8003058 <ulSetInterruptMask>
 8003140:	e7fe      	b.n	8003140 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 8003142:	f7ff fe4f 	bl	8002de4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681a      	ldr	r2, [r3, #0]
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800314e:	68f9      	ldr	r1, [r7, #12]
 8003150:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003152:	fb01 f303 	mul.w	r3, r1, r3
 8003156:	441a      	add	r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	2200      	movs	r2, #0
 8003160:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003172:	3b01      	subs	r3, #1
 8003174:	68f9      	ldr	r1, [r7, #12]
 8003176:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003178:	fb01 f303 	mul.w	r3, r1, r3
 800317c:	441a      	add	r2, r3
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	22ff      	movs	r2, #255	; 0xff
 8003186:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	22ff      	movs	r2, #255	; 0xff
 800318e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d10e      	bne.n	80031b6 <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d014      	beq.n	80031ca <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	3310      	adds	r3, #16
 80031a4:	4618      	mov	r0, r3
 80031a6:	f000 ffd3 	bl	8004150 <xTaskRemoveFromEventList>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d00c      	beq.n	80031ca <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80031b0:	f7ff fe06 	bl	8002dc0 <vPortYield>
 80031b4:	e009      	b.n	80031ca <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	3310      	adds	r3, #16
 80031ba:	4618      	mov	r0, r3
 80031bc:	f7ff fcf6 	bl	8002bac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	3324      	adds	r3, #36	; 0x24
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fcf1 	bl	8002bac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80031ca:	f7ff fe1d 	bl	8002e08 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80031ce:	2301      	movs	r3, #1
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3710      	adds	r7, #16
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}

080031d8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b088      	sub	sp, #32
 80031dc:	af02      	add	r7, sp, #8
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	60b9      	str	r1, [r7, #8]
 80031e2:	607a      	str	r2, [r7, #4]
 80031e4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d102      	bne.n	80031f2 <xQueueGenericCreateStatic+0x1a>
 80031ec:	f7ff ff34 	bl	8003058 <ulSetInterruptMask>
 80031f0:	e7fe      	b.n	80031f0 <xQueueGenericCreateStatic+0x18>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d102      	bne.n	80031fe <xQueueGenericCreateStatic+0x26>
 80031f8:	f7ff ff2e 	bl	8003058 <ulSetInterruptMask>
 80031fc:	e7fe      	b.n	80031fc <xQueueGenericCreateStatic+0x24>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d002      	beq.n	800320a <xQueueGenericCreateStatic+0x32>
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d001      	beq.n	800320e <xQueueGenericCreateStatic+0x36>
 800320a:	2301      	movs	r3, #1
 800320c:	e000      	b.n	8003210 <xQueueGenericCreateStatic+0x38>
 800320e:	2300      	movs	r3, #0
 8003210:	2b00      	cmp	r3, #0
 8003212:	d102      	bne.n	800321a <xQueueGenericCreateStatic+0x42>
 8003214:	f7ff ff20 	bl	8003058 <ulSetInterruptMask>
 8003218:	e7fe      	b.n	8003218 <xQueueGenericCreateStatic+0x40>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d102      	bne.n	8003226 <xQueueGenericCreateStatic+0x4e>
 8003220:	68bb      	ldr	r3, [r7, #8]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d101      	bne.n	800322a <xQueueGenericCreateStatic+0x52>
 8003226:	2301      	movs	r3, #1
 8003228:	e000      	b.n	800322c <xQueueGenericCreateStatic+0x54>
 800322a:	2300      	movs	r3, #0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d102      	bne.n	8003236 <xQueueGenericCreateStatic+0x5e>
 8003230:	f7ff ff12 	bl	8003058 <ulSetInterruptMask>
 8003234:	e7fe      	b.n	8003234 <xQueueGenericCreateStatic+0x5c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003236:	2350      	movs	r3, #80	; 0x50
 8003238:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	2b50      	cmp	r3, #80	; 0x50
 800323e:	d002      	beq.n	8003246 <xQueueGenericCreateStatic+0x6e>
 8003240:	f7ff ff0a 	bl	8003058 <ulSetInterruptMask>
 8003244:	e7fe      	b.n	8003244 <xQueueGenericCreateStatic+0x6c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003246:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003248:	683b      	ldr	r3, [r7, #0]
 800324a:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d00d      	beq.n	800326e <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800325a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	4613      	mov	r3, r2
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	68b9      	ldr	r1, [r7, #8]
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 f805 	bl	8003278 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800326e:	697b      	ldr	r3, [r7, #20]
	}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
 8003284:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d103      	bne.n	8003294 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	601a      	str	r2, [r3, #0]
 8003292:	e002      	b.n	800329a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	687a      	ldr	r2, [r7, #4]
 8003298:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80032a0:	69bb      	ldr	r3, [r7, #24]
 80032a2:	68ba      	ldr	r2, [r7, #8]
 80032a4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80032a6:	2101      	movs	r1, #1
 80032a8:	69b8      	ldr	r0, [r7, #24]
 80032aa:	f7ff ff3d 	bl	8003128 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	78fa      	ldrb	r2, [r7, #3]
 80032b2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80032b6:	bf00      	nop
 80032b8:	3710      	adds	r7, #16
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}

080032be <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80032be:	b580      	push	{r7, lr}
 80032c0:	b08a      	sub	sp, #40	; 0x28
 80032c2:	af00      	add	r7, sp, #0
 80032c4:	60f8      	str	r0, [r7, #12]
 80032c6:	60b9      	str	r1, [r7, #8]
 80032c8:	607a      	str	r2, [r7, #4]
 80032ca:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80032cc:	2300      	movs	r3, #0
 80032ce:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80032d4:	6a3b      	ldr	r3, [r7, #32]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d102      	bne.n	80032e0 <xQueueGenericSend+0x22>
 80032da:	f7ff febd 	bl	8003058 <ulSetInterruptMask>
 80032de:	e7fe      	b.n	80032de <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d103      	bne.n	80032ee <xQueueGenericSend+0x30>
 80032e6:	6a3b      	ldr	r3, [r7, #32]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d101      	bne.n	80032f2 <xQueueGenericSend+0x34>
 80032ee:	2301      	movs	r3, #1
 80032f0:	e000      	b.n	80032f4 <xQueueGenericSend+0x36>
 80032f2:	2300      	movs	r3, #0
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d102      	bne.n	80032fe <xQueueGenericSend+0x40>
 80032f8:	f7ff feae 	bl	8003058 <ulSetInterruptMask>
 80032fc:	e7fe      	b.n	80032fc <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b02      	cmp	r3, #2
 8003302:	d103      	bne.n	800330c <xQueueGenericSend+0x4e>
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003308:	2b01      	cmp	r3, #1
 800330a:	d101      	bne.n	8003310 <xQueueGenericSend+0x52>
 800330c:	2301      	movs	r3, #1
 800330e:	e000      	b.n	8003312 <xQueueGenericSend+0x54>
 8003310:	2300      	movs	r3, #0
 8003312:	2b00      	cmp	r3, #0
 8003314:	d102      	bne.n	800331c <xQueueGenericSend+0x5e>
 8003316:	f7ff fe9f 	bl	8003058 <ulSetInterruptMask>
 800331a:	e7fe      	b.n	800331a <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800331c:	f001 f8ae 	bl	800447c <xTaskGetSchedulerState>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d102      	bne.n	800332c <xQueueGenericSend+0x6e>
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <xQueueGenericSend+0x72>
 800332c:	2301      	movs	r3, #1
 800332e:	e000      	b.n	8003332 <xQueueGenericSend+0x74>
 8003330:	2300      	movs	r3, #0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d102      	bne.n	800333c <xQueueGenericSend+0x7e>
 8003336:	f7ff fe8f 	bl	8003058 <ulSetInterruptMask>
 800333a:	e7fe      	b.n	800333a <xQueueGenericSend+0x7c>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800333c:	f7ff fd52 	bl	8002de4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003340:	6a3b      	ldr	r3, [r7, #32]
 8003342:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003344:	6a3b      	ldr	r3, [r7, #32]
 8003346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003348:	429a      	cmp	r2, r3
 800334a:	d302      	bcc.n	8003352 <xQueueGenericSend+0x94>
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	2b02      	cmp	r3, #2
 8003350:	d11d      	bne.n	800338e <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	68b9      	ldr	r1, [r7, #8]
 8003356:	6a38      	ldr	r0, [r7, #32]
 8003358:	f000 f9a4 	bl	80036a4 <prvCopyDataToQueue>
 800335c:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800335e:	6a3b      	ldr	r3, [r7, #32]
 8003360:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003362:	2b00      	cmp	r3, #0
 8003364:	d00a      	beq.n	800337c <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003366:	6a3b      	ldr	r3, [r7, #32]
 8003368:	3324      	adds	r3, #36	; 0x24
 800336a:	4618      	mov	r0, r3
 800336c:	f000 fef0 	bl	8004150 <xTaskRemoveFromEventList>
 8003370:	4603      	mov	r3, r0
 8003372:	2b00      	cmp	r3, #0
 8003374:	d007      	beq.n	8003386 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003376:	f7ff fd23 	bl	8002dc0 <vPortYield>
 800337a:	e004      	b.n	8003386 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d001      	beq.n	8003386 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003382:	f7ff fd1d 	bl	8002dc0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003386:	f7ff fd3f 	bl	8002e08 <vPortExitCritical>
				return pdPASS;
 800338a:	2301      	movs	r3, #1
 800338c:	e05c      	b.n	8003448 <xQueueGenericSend+0x18a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d103      	bne.n	800339c <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003394:	f7ff fd38 	bl	8002e08 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003398:	2300      	movs	r3, #0
 800339a:	e055      	b.n	8003448 <xQueueGenericSend+0x18a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800339c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d106      	bne.n	80033b0 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80033a2:	f107 0314 	add.w	r3, r7, #20
 80033a6:	4618      	mov	r0, r3
 80033a8:	f000 ff2e 	bl	8004208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80033ac:	2301      	movs	r3, #1
 80033ae:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80033b0:	f7ff fd2a 	bl	8002e08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80033b4:	f000 fcda 	bl	8003d6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80033b8:	f7ff fd14 	bl	8002de4 <vPortEnterCritical>
 80033bc:	6a3b      	ldr	r3, [r7, #32]
 80033be:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80033c2:	b25b      	sxtb	r3, r3
 80033c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033c8:	d103      	bne.n	80033d2 <xQueueGenericSend+0x114>
 80033ca:	6a3b      	ldr	r3, [r7, #32]
 80033cc:	2200      	movs	r2, #0
 80033ce:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033d8:	b25b      	sxtb	r3, r3
 80033da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033de:	d103      	bne.n	80033e8 <xQueueGenericSend+0x12a>
 80033e0:	6a3b      	ldr	r3, [r7, #32]
 80033e2:	2200      	movs	r2, #0
 80033e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033e8:	f7ff fd0e 	bl	8002e08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80033ec:	1d3a      	adds	r2, r7, #4
 80033ee:	f107 0314 	add.w	r3, r7, #20
 80033f2:	4611      	mov	r1, r2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f000 ff1d 	bl	8004234 <xTaskCheckForTimeOut>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d11d      	bne.n	800343c <xQueueGenericSend+0x17e>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003400:	6a38      	ldr	r0, [r7, #32]
 8003402:	f000 fa47 	bl	8003894 <prvIsQueueFull>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d011      	beq.n	8003430 <xQueueGenericSend+0x172>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800340c:	6a3b      	ldr	r3, [r7, #32]
 800340e:	3310      	adds	r3, #16
 8003410:	687a      	ldr	r2, [r7, #4]
 8003412:	4611      	mov	r1, r2
 8003414:	4618      	mov	r0, r3
 8003416:	f000 fe5b 	bl	80040d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800341a:	6a38      	ldr	r0, [r7, #32]
 800341c:	f000 f9d2 	bl	80037c4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003420:	f000 fcb2 	bl	8003d88 <xTaskResumeAll>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d188      	bne.n	800333c <xQueueGenericSend+0x7e>
				{
					portYIELD_WITHIN_API();
 800342a:	f7ff fcc9 	bl	8002dc0 <vPortYield>
 800342e:	e785      	b.n	800333c <xQueueGenericSend+0x7e>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003430:	6a38      	ldr	r0, [r7, #32]
 8003432:	f000 f9c7 	bl	80037c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003436:	f000 fca7 	bl	8003d88 <xTaskResumeAll>
 800343a:	e77f      	b.n	800333c <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800343c:	6a38      	ldr	r0, [r7, #32]
 800343e:	f000 f9c1 	bl	80037c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003442:	f000 fca1 	bl	8003d88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003446:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003448:	4618      	mov	r0, r3
 800344a:	3728      	adds	r7, #40	; 0x28
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}

08003450 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b08a      	sub	sp, #40	; 0x28
 8003454:	af00      	add	r7, sp, #0
 8003456:	60f8      	str	r0, [r7, #12]
 8003458:	60b9      	str	r1, [r7, #8]
 800345a:	607a      	str	r2, [r7, #4]
 800345c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8003462:	6a3b      	ldr	r3, [r7, #32]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d102      	bne.n	800346e <xQueueGenericSendFromISR+0x1e>
 8003468:	f7ff fdf6 	bl	8003058 <ulSetInterruptMask>
 800346c:	e7fe      	b.n	800346c <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d103      	bne.n	800347c <xQueueGenericSendFromISR+0x2c>
 8003474:	6a3b      	ldr	r3, [r7, #32]
 8003476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003478:	2b00      	cmp	r3, #0
 800347a:	d101      	bne.n	8003480 <xQueueGenericSendFromISR+0x30>
 800347c:	2301      	movs	r3, #1
 800347e:	e000      	b.n	8003482 <xQueueGenericSendFromISR+0x32>
 8003480:	2300      	movs	r3, #0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d102      	bne.n	800348c <xQueueGenericSendFromISR+0x3c>
 8003486:	f7ff fde7 	bl	8003058 <ulSetInterruptMask>
 800348a:	e7fe      	b.n	800348a <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	2b02      	cmp	r3, #2
 8003490:	d103      	bne.n	800349a <xQueueGenericSendFromISR+0x4a>
 8003492:	6a3b      	ldr	r3, [r7, #32]
 8003494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003496:	2b01      	cmp	r3, #1
 8003498:	d101      	bne.n	800349e <xQueueGenericSendFromISR+0x4e>
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <xQueueGenericSendFromISR+0x50>
 800349e:	2300      	movs	r3, #0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d102      	bne.n	80034aa <xQueueGenericSendFromISR+0x5a>
 80034a4:	f7ff fdd8 	bl	8003058 <ulSetInterruptMask>
 80034a8:	e7fe      	b.n	80034a8 <xQueueGenericSendFromISR+0x58>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80034aa:	f7ff fdd5 	bl	8003058 <ulSetInterruptMask>
 80034ae:	61f8      	str	r0, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80034b0:	6a3b      	ldr	r3, [r7, #32]
 80034b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034b4:	6a3b      	ldr	r3, [r7, #32]
 80034b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d302      	bcc.n	80034c2 <xQueueGenericSendFromISR+0x72>
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	2b02      	cmp	r3, #2
 80034c0:	d12d      	bne.n	800351e <xQueueGenericSendFromISR+0xce>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80034c2:	6a3b      	ldr	r3, [r7, #32]
 80034c4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80034c8:	76fb      	strb	r3, [r7, #27]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034ca:	6a3b      	ldr	r3, [r7, #32]
 80034cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ce:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	68b9      	ldr	r1, [r7, #8]
 80034d4:	6a38      	ldr	r0, [r7, #32]
 80034d6:	f000 f8e5 	bl	80036a4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80034da:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80034de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034e2:	d112      	bne.n	800350a <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034e4:	6a3b      	ldr	r3, [r7, #32]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d015      	beq.n	8003518 <xQueueGenericSendFromISR+0xc8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034ec:	6a3b      	ldr	r3, [r7, #32]
 80034ee:	3324      	adds	r3, #36	; 0x24
 80034f0:	4618      	mov	r0, r3
 80034f2:	f000 fe2d 	bl	8004150 <xTaskRemoveFromEventList>
 80034f6:	4603      	mov	r3, r0
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d00d      	beq.n	8003518 <xQueueGenericSendFromISR+0xc8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <xQueueGenericSendFromISR+0xc8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	601a      	str	r2, [r3, #0]
 8003508:	e006      	b.n	8003518 <xQueueGenericSendFromISR+0xc8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800350a:	7efb      	ldrb	r3, [r7, #27]
 800350c:	3301      	adds	r3, #1
 800350e:	b2db      	uxtb	r3, r3
 8003510:	b25a      	sxtb	r2, r3
 8003512:	6a3b      	ldr	r3, [r7, #32]
 8003514:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8003518:	2301      	movs	r3, #1
 800351a:	627b      	str	r3, [r7, #36]	; 0x24
		{
 800351c:	e001      	b.n	8003522 <xQueueGenericSendFromISR+0xd2>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800351e:	2300      	movs	r3, #0
 8003520:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8003522:	69f8      	ldr	r0, [r7, #28]
 8003524:	f7ff fda5 	bl	8003072 <vClearInterruptMask>

	return xReturn;
 8003528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800352a:	4618      	mov	r0, r3
 800352c:	3728      	adds	r7, #40	; 0x28
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}

08003532 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003532:	b580      	push	{r7, lr}
 8003534:	b08a      	sub	sp, #40	; 0x28
 8003536:	af00      	add	r7, sp, #0
 8003538:	60f8      	str	r0, [r7, #12]
 800353a:	60b9      	str	r1, [r7, #8]
 800353c:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800353e:	2300      	movs	r3, #0
 8003540:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003546:	6a3b      	ldr	r3, [r7, #32]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d102      	bne.n	8003552 <xQueueReceive+0x20>
 800354c:	f7ff fd84 	bl	8003058 <ulSetInterruptMask>
 8003550:	e7fe      	b.n	8003550 <xQueueReceive+0x1e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003552:	68bb      	ldr	r3, [r7, #8]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d103      	bne.n	8003560 <xQueueReceive+0x2e>
 8003558:	6a3b      	ldr	r3, [r7, #32]
 800355a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800355c:	2b00      	cmp	r3, #0
 800355e:	d101      	bne.n	8003564 <xQueueReceive+0x32>
 8003560:	2301      	movs	r3, #1
 8003562:	e000      	b.n	8003566 <xQueueReceive+0x34>
 8003564:	2300      	movs	r3, #0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d102      	bne.n	8003570 <xQueueReceive+0x3e>
 800356a:	f7ff fd75 	bl	8003058 <ulSetInterruptMask>
 800356e:	e7fe      	b.n	800356e <xQueueReceive+0x3c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003570:	f000 ff84 	bl	800447c <xTaskGetSchedulerState>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d102      	bne.n	8003580 <xQueueReceive+0x4e>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d101      	bne.n	8003584 <xQueueReceive+0x52>
 8003580:	2301      	movs	r3, #1
 8003582:	e000      	b.n	8003586 <xQueueReceive+0x54>
 8003584:	2300      	movs	r3, #0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d102      	bne.n	8003590 <xQueueReceive+0x5e>
 800358a:	f7ff fd65 	bl	8003058 <ulSetInterruptMask>
 800358e:	e7fe      	b.n	800358e <xQueueReceive+0x5c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003590:	f7ff fc28 	bl	8002de4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003594:	6a3b      	ldr	r3, [r7, #32]
 8003596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003598:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d019      	beq.n	80035d4 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80035a0:	68b9      	ldr	r1, [r7, #8]
 80035a2:	6a38      	ldr	r0, [r7, #32]
 80035a4:	f000 f8e8 	bl	8003778 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	1e5a      	subs	r2, r3, #1
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d009      	beq.n	80035cc <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	3310      	adds	r3, #16
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 fdc7 	bl	8004150 <xTaskRemoveFromEventList>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80035c8:	f7ff fbfa 	bl	8002dc0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80035cc:	f7ff fc1c 	bl	8002e08 <vPortExitCritical>
				return pdPASS;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e063      	b.n	800369c <xQueueReceive+0x16a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d103      	bne.n	80035e2 <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80035da:	f7ff fc15 	bl	8002e08 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80035de:	2300      	movs	r3, #0
 80035e0:	e05c      	b.n	800369c <xQueueReceive+0x16a>
				}
				else if( xEntryTimeSet == pdFALSE )
 80035e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d106      	bne.n	80035f6 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80035e8:	f107 0314 	add.w	r3, r7, #20
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 fe0b 	bl	8004208 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80035f2:	2301      	movs	r3, #1
 80035f4:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80035f6:	f7ff fc07 	bl	8002e08 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80035fa:	f000 fbb7 	bl	8003d6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80035fe:	f7ff fbf1 	bl	8002de4 <vPortEnterCritical>
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003608:	b25b      	sxtb	r3, r3
 800360a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360e:	d103      	bne.n	8003618 <xQueueReceive+0xe6>
 8003610:	6a3b      	ldr	r3, [r7, #32]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003618:	6a3b      	ldr	r3, [r7, #32]
 800361a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800361e:	b25b      	sxtb	r3, r3
 8003620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003624:	d103      	bne.n	800362e <xQueueReceive+0xfc>
 8003626:	6a3b      	ldr	r3, [r7, #32]
 8003628:	2200      	movs	r2, #0
 800362a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800362e:	f7ff fbeb 	bl	8002e08 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003632:	1d3a      	adds	r2, r7, #4
 8003634:	f107 0314 	add.w	r3, r7, #20
 8003638:	4611      	mov	r1, r2
 800363a:	4618      	mov	r0, r3
 800363c:	f000 fdfa 	bl	8004234 <xTaskCheckForTimeOut>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d11d      	bne.n	8003682 <xQueueReceive+0x150>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003646:	6a38      	ldr	r0, [r7, #32]
 8003648:	f000 f90e 	bl	8003868 <prvIsQueueEmpty>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d011      	beq.n	8003676 <xQueueReceive+0x144>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003652:	6a3b      	ldr	r3, [r7, #32]
 8003654:	3324      	adds	r3, #36	; 0x24
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	4611      	mov	r1, r2
 800365a:	4618      	mov	r0, r3
 800365c:	f000 fd38 	bl	80040d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003660:	6a38      	ldr	r0, [r7, #32]
 8003662:	f000 f8af 	bl	80037c4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003666:	f000 fb8f 	bl	8003d88 <xTaskResumeAll>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d18f      	bne.n	8003590 <xQueueReceive+0x5e>
				{
					portYIELD_WITHIN_API();
 8003670:	f7ff fba6 	bl	8002dc0 <vPortYield>
 8003674:	e78c      	b.n	8003590 <xQueueReceive+0x5e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003676:	6a38      	ldr	r0, [r7, #32]
 8003678:	f000 f8a4 	bl	80037c4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800367c:	f000 fb84 	bl	8003d88 <xTaskResumeAll>
 8003680:	e786      	b.n	8003590 <xQueueReceive+0x5e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003682:	6a38      	ldr	r0, [r7, #32]
 8003684:	f000 f89e 	bl	80037c4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003688:	f000 fb7e 	bl	8003d88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800368c:	6a38      	ldr	r0, [r7, #32]
 800368e:	f000 f8eb 	bl	8003868 <prvIsQueueEmpty>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	f43f af7b 	beq.w	8003590 <xQueueReceive+0x5e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800369a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800369c:	4618      	mov	r0, r3
 800369e:	3728      	adds	r7, #40	; 0x28
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b086      	sub	sp, #24
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80036b0:	2300      	movs	r3, #0
 80036b2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d10d      	bne.n	80036de <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d14d      	bne.n	8003766 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	4618      	mov	r0, r3
 80036d0:	f000 fef2 	bl	80044b8 <xTaskPriorityDisinherit>
 80036d4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	609a      	str	r2, [r3, #8]
 80036dc:	e043      	b.n	8003766 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d119      	bne.n	8003718 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6858      	ldr	r0, [r3, #4]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	461a      	mov	r2, r3
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	f001 facc 	bl	8004c8c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	685a      	ldr	r2, [r3, #4]
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fc:	441a      	add	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	429a      	cmp	r2, r3
 800370c:	d32b      	bcc.n	8003766 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	605a      	str	r2, [r3, #4]
 8003716:	e026      	b.n	8003766 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	68d8      	ldr	r0, [r3, #12]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003720:	461a      	mov	r2, r3
 8003722:	68b9      	ldr	r1, [r7, #8]
 8003724:	f001 fab2 	bl	8004c8c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003730:	425b      	negs	r3, r3
 8003732:	441a      	add	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	429a      	cmp	r2, r3
 8003742:	d207      	bcs.n	8003754 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	689a      	ldr	r2, [r3, #8]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374c:	425b      	negs	r3, r3
 800374e:	441a      	add	r2, r3
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	2b02      	cmp	r3, #2
 8003758:	d105      	bne.n	8003766 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d002      	beq.n	8003766 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	3b01      	subs	r3, #1
 8003764:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1c5a      	adds	r2, r3, #1
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800376e:	697b      	ldr	r3, [r7, #20]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003786:	2b00      	cmp	r3, #0
 8003788:	d018      	beq.n	80037bc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68da      	ldr	r2, [r3, #12]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	441a      	add	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d303      	bcc.n	80037ac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681a      	ldr	r2, [r3, #0]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	68d9      	ldr	r1, [r3, #12]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b4:	461a      	mov	r2, r3
 80037b6:	6838      	ldr	r0, [r7, #0]
 80037b8:	f001 fa68 	bl	8004c8c <memcpy>
	}
}
 80037bc:	bf00      	nop
 80037be:	3708      	adds	r7, #8
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b084      	sub	sp, #16
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80037cc:	f7ff fb0a 	bl	8002de4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80037d6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80037d8:	e011      	b.n	80037fe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d012      	beq.n	8003808 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	3324      	adds	r3, #36	; 0x24
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 fcb2 	bl	8004150 <xTaskRemoveFromEventList>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d001      	beq.n	80037f6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80037f2:	f000 fd71 	bl	80042d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80037f6:	7bfb      	ldrb	r3, [r7, #15]
 80037f8:	3b01      	subs	r3, #1
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80037fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003802:	2b00      	cmp	r3, #0
 8003804:	dce9      	bgt.n	80037da <prvUnlockQueue+0x16>
 8003806:	e000      	b.n	800380a <prvUnlockQueue+0x46>
					break;
 8003808:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	22ff      	movs	r2, #255	; 0xff
 800380e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003812:	f7ff faf9 	bl	8002e08 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003816:	f7ff fae5 	bl	8002de4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003820:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003822:	e011      	b.n	8003848 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	691b      	ldr	r3, [r3, #16]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d012      	beq.n	8003852 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	3310      	adds	r3, #16
 8003830:	4618      	mov	r0, r3
 8003832:	f000 fc8d 	bl	8004150 <xTaskRemoveFromEventList>
 8003836:	4603      	mov	r3, r0
 8003838:	2b00      	cmp	r3, #0
 800383a:	d001      	beq.n	8003840 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800383c:	f000 fd4c 	bl	80042d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003840:	7bbb      	ldrb	r3, [r7, #14]
 8003842:	3b01      	subs	r3, #1
 8003844:	b2db      	uxtb	r3, r3
 8003846:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003848:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800384c:	2b00      	cmp	r3, #0
 800384e:	dce9      	bgt.n	8003824 <prvUnlockQueue+0x60>
 8003850:	e000      	b.n	8003854 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003852:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	22ff      	movs	r2, #255	; 0xff
 8003858:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800385c:	f7ff fad4 	bl	8002e08 <vPortExitCritical>
}
 8003860:	bf00      	nop
 8003862:	3710      	adds	r7, #16
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}

08003868 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003868:	b580      	push	{r7, lr}
 800386a:	b084      	sub	sp, #16
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003870:	f7ff fab8 	bl	8002de4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003878:	2b00      	cmp	r3, #0
 800387a:	d102      	bne.n	8003882 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800387c:	2301      	movs	r3, #1
 800387e:	60fb      	str	r3, [r7, #12]
 8003880:	e001      	b.n	8003886 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003882:	2300      	movs	r3, #0
 8003884:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003886:	f7ff fabf 	bl	8002e08 <vPortExitCritical>

	return xReturn;
 800388a:	68fb      	ldr	r3, [r7, #12]
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800389c:	f7ff faa2 	bl	8002de4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d102      	bne.n	80038b2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80038ac:	2301      	movs	r3, #1
 80038ae:	60fb      	str	r3, [r7, #12]
 80038b0:	e001      	b.n	80038b6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80038b2:	2300      	movs	r3, #0
 80038b4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80038b6:	f7ff faa7 	bl	8002e08 <vPortExitCritical>

	return xReturn;
 80038ba:	68fb      	ldr	r3, [r7, #12]
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3710      	adds	r7, #16
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80038c4:	b480      	push	{r7}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
 80038cc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80038ce:	2300      	movs	r3, #0
 80038d0:	60fb      	str	r3, [r7, #12]
 80038d2:	e014      	b.n	80038fe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80038d4:	4a0f      	ldr	r2, [pc, #60]	; (8003914 <vQueueAddToRegistry+0x50>)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d10b      	bne.n	80038f8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80038e0:	490c      	ldr	r1, [pc, #48]	; (8003914 <vQueueAddToRegistry+0x50>)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80038ea:	4a0a      	ldr	r2, [pc, #40]	; (8003914 <vQueueAddToRegistry+0x50>)
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	00db      	lsls	r3, r3, #3
 80038f0:	4413      	add	r3, r2
 80038f2:	687a      	ldr	r2, [r7, #4]
 80038f4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80038f6:	e006      	b.n	8003906 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	3301      	adds	r3, #1
 80038fc:	60fb      	str	r3, [r7, #12]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2b07      	cmp	r3, #7
 8003902:	d9e7      	bls.n	80038d4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003904:	bf00      	nop
 8003906:	bf00      	nop
 8003908:	3714      	adds	r7, #20
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	20004000 	.word	0x20004000

08003918 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003918:	b580      	push	{r7, lr}
 800391a:	b086      	sub	sp, #24
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003928:	f7ff fa5c 	bl	8002de4 <vPortEnterCritical>
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003932:	b25b      	sxtb	r3, r3
 8003934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003938:	d103      	bne.n	8003942 <vQueueWaitForMessageRestricted+0x2a>
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003942:	697b      	ldr	r3, [r7, #20]
 8003944:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003948:	b25b      	sxtb	r3, r3
 800394a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800394e:	d103      	bne.n	8003958 <vQueueWaitForMessageRestricted+0x40>
 8003950:	697b      	ldr	r3, [r7, #20]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003958:	f7ff fa56 	bl	8002e08 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003960:	2b00      	cmp	r3, #0
 8003962:	d106      	bne.n	8003972 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	3324      	adds	r3, #36	; 0x24
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	68b9      	ldr	r1, [r7, #8]
 800396c:	4618      	mov	r0, r3
 800396e:	f000 fbcb 	bl	8004108 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003972:	6978      	ldr	r0, [r7, #20]
 8003974:	f7ff ff26 	bl	80037c4 <prvUnlockQueue>
	}
 8003978:	bf00      	nop
 800397a:	3718      	adds	r7, #24
 800397c:	46bd      	mov	sp, r7
 800397e:	bd80      	pop	{r7, pc}

08003980 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003980:	b580      	push	{r7, lr}
 8003982:	b08c      	sub	sp, #48	; 0x30
 8003984:	af04      	add	r7, sp, #16
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800398e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003990:	2b00      	cmp	r3, #0
 8003992:	d102      	bne.n	800399a <xTaskCreateStatic+0x1a>
 8003994:	f7ff fb60 	bl	8003058 <ulSetInterruptMask>
 8003998:	e7fe      	b.n	8003998 <xTaskCreateStatic+0x18>
		configASSERT( pxTaskBuffer != NULL );
 800399a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800399c:	2b00      	cmp	r3, #0
 800399e:	d102      	bne.n	80039a6 <xTaskCreateStatic+0x26>
 80039a0:	f7ff fb5a 	bl	8003058 <ulSetInterruptMask>
 80039a4:	e7fe      	b.n	80039a4 <xTaskCreateStatic+0x24>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80039a6:	235c      	movs	r3, #92	; 0x5c
 80039a8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	2b5c      	cmp	r3, #92	; 0x5c
 80039ae:	d002      	beq.n	80039b6 <xTaskCreateStatic+0x36>
 80039b0:	f7ff fb52 	bl	8003058 <ulSetInterruptMask>
 80039b4:	e7fe      	b.n	80039b4 <xTaskCreateStatic+0x34>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80039b6:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80039b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d01e      	beq.n	80039fc <xTaskCreateStatic+0x7c>
 80039be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d01b      	beq.n	80039fc <xTaskCreateStatic+0x7c>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80039c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80039c6:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039cc:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	2202      	movs	r2, #2
 80039d2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80039d6:	2300      	movs	r3, #0
 80039d8:	9303      	str	r3, [sp, #12]
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	9302      	str	r3, [sp, #8]
 80039de:	f107 0318 	add.w	r3, r7, #24
 80039e2:	9301      	str	r3, [sp, #4]
 80039e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	683b      	ldr	r3, [r7, #0]
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	68b9      	ldr	r1, [r7, #8]
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 f850 	bl	8003a94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039f4:	69f8      	ldr	r0, [r7, #28]
 80039f6:	f000 f8d7 	bl	8003ba8 <prvAddNewTaskToReadyList>
 80039fa:	e001      	b.n	8003a00 <xTaskCreateStatic+0x80>
		}
		else
		{
			xReturn = NULL;
 80039fc:	2300      	movs	r3, #0
 80039fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a00:	69bb      	ldr	r3, [r7, #24]
	}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3720      	adds	r7, #32
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}

08003a0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003a0a:	b580      	push	{r7, lr}
 8003a0c:	b08c      	sub	sp, #48	; 0x30
 8003a0e:	af04      	add	r7, sp, #16
 8003a10:	60f8      	str	r0, [r7, #12]
 8003a12:	60b9      	str	r1, [r7, #8]
 8003a14:	603b      	str	r3, [r7, #0]
 8003a16:	4613      	mov	r3, r2
 8003a18:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003a1a:	88fb      	ldrh	r3, [r7, #6]
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f7fe ff02 	bl	8002828 <pvPortMalloc>
 8003a24:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003a26:	697b      	ldr	r3, [r7, #20]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00e      	beq.n	8003a4a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003a2c:	205c      	movs	r0, #92	; 0x5c
 8003a2e:	f7fe fefb 	bl	8002828 <pvPortMalloc>
 8003a32:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d003      	beq.n	8003a42 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003a3a:	69fb      	ldr	r3, [r7, #28]
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	631a      	str	r2, [r3, #48]	; 0x30
 8003a40:	e005      	b.n	8003a4e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003a42:	6978      	ldr	r0, [r7, #20]
 8003a44:	f7fe ffa4 	bl	8002990 <vPortFree>
 8003a48:	e001      	b.n	8003a4e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003a4e:	69fb      	ldr	r3, [r7, #28]
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d017      	beq.n	8003a84 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003a54:	69fb      	ldr	r3, [r7, #28]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a5c:	88fa      	ldrh	r2, [r7, #6]
 8003a5e:	2300      	movs	r3, #0
 8003a60:	9303      	str	r3, [sp, #12]
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	9302      	str	r3, [sp, #8]
 8003a66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a68:	9301      	str	r3, [sp, #4]
 8003a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a6c:	9300      	str	r3, [sp, #0]
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	68b9      	ldr	r1, [r7, #8]
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 f80e 	bl	8003a94 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003a78:	69f8      	ldr	r0, [r7, #28]
 8003a7a:	f000 f895 	bl	8003ba8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	61bb      	str	r3, [r7, #24]
 8003a82:	e002      	b.n	8003a8a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a84:	f04f 33ff 	mov.w	r3, #4294967295
 8003a88:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003a8a:	69bb      	ldr	r3, [r7, #24]
	}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3720      	adds	r7, #32
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b086      	sub	sp, #24
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
 8003aa0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003aa2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	461a      	mov	r2, r3
 8003aac:	21a5      	movs	r1, #165	; 0xa5
 8003aae:	f001 f8fa 	bl	8004ca6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ab4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003abc:	3b01      	subs	r3, #1
 8003abe:	009b      	lsls	r3, r3, #2
 8003ac0:	4413      	add	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	f023 0307 	bic.w	r3, r3, #7
 8003aca:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	f003 0307 	and.w	r3, r3, #7
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d002      	beq.n	8003adc <prvInitialiseNewTask+0x48>
 8003ad6:	f7ff fabf 	bl	8003058 <ulSetInterruptMask>
 8003ada:	e7fe      	b.n	8003ada <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d01f      	beq.n	8003b22 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	e012      	b.n	8003b0e <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003ae8:	68ba      	ldr	r2, [r7, #8]
 8003aea:	697b      	ldr	r3, [r7, #20]
 8003aec:	4413      	add	r3, r2
 8003aee:	7819      	ldrb	r1, [r3, #0]
 8003af0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003af2:	697b      	ldr	r3, [r7, #20]
 8003af4:	4413      	add	r3, r2
 8003af6:	3334      	adds	r3, #52	; 0x34
 8003af8:	460a      	mov	r2, r1
 8003afa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003afc:	68ba      	ldr	r2, [r7, #8]
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	4413      	add	r3, r2
 8003b02:	781b      	ldrb	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d006      	beq.n	8003b16 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	3301      	adds	r3, #1
 8003b0c:	617b      	str	r3, [r7, #20]
 8003b0e:	697b      	ldr	r3, [r7, #20]
 8003b10:	2b0f      	cmp	r3, #15
 8003b12:	d9e9      	bls.n	8003ae8 <prvInitialiseNewTask+0x54>
 8003b14:	e000      	b.n	8003b18 <prvInitialiseNewTask+0x84>
			{
				break;
 8003b16:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003b18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b20:	e003      	b.n	8003b2a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003b2a:	6a3b      	ldr	r3, [r7, #32]
 8003b2c:	2b37      	cmp	r3, #55	; 0x37
 8003b2e:	d901      	bls.n	8003b34 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003b30:	2337      	movs	r3, #55	; 0x37
 8003b32:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b36:	6a3a      	ldr	r2, [r7, #32]
 8003b38:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3c:	6a3a      	ldr	r2, [r7, #32]
 8003b3e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b42:	2200      	movs	r2, #0
 8003b44:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b48:	3304      	adds	r3, #4
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7ff f84e 	bl	8002bec <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b52:	3318      	adds	r3, #24
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff f849 	bl	8002bec <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b5e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b68:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b6e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b72:	2200      	movs	r2, #0
 8003b74:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		function as well. */
		#if( portHAS_STACK_OVERFLOW_CHECKING == 1 )
		{
			#if( portSTACK_GROWTH < 0 )
			{
				pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxNewTCB->pxStack, pxTaskCode, pvParameters );
 8003b7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b80:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	6938      	ldr	r0, [r7, #16]
 8003b88:	f7ff f98a 	bl	8002ea0 <pxPortInitialiseStack>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b90:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <prvInitialiseNewTask+0x10a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b9c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b9e:	bf00      	nop
 8003ba0:	3718      	adds	r7, #24
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
	...

08003ba8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b082      	sub	sp, #8
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003bb0:	f7ff f918 	bl	8002de4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003bb4:	4b2a      	ldr	r3, [pc, #168]	; (8003c60 <prvAddNewTaskToReadyList+0xb8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	4a29      	ldr	r2, [pc, #164]	; (8003c60 <prvAddNewTaskToReadyList+0xb8>)
 8003bbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003bbe:	4b29      	ldr	r3, [pc, #164]	; (8003c64 <prvAddNewTaskToReadyList+0xbc>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d109      	bne.n	8003bda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003bc6:	4a27      	ldr	r2, [pc, #156]	; (8003c64 <prvAddNewTaskToReadyList+0xbc>)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003bcc:	4b24      	ldr	r3, [pc, #144]	; (8003c60 <prvAddNewTaskToReadyList+0xb8>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	2b01      	cmp	r3, #1
 8003bd2:	d110      	bne.n	8003bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003bd4:	f000 fb9c 	bl	8004310 <prvInitialiseTaskLists>
 8003bd8:	e00d      	b.n	8003bf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003bda:	4b23      	ldr	r3, [pc, #140]	; (8003c68 <prvAddNewTaskToReadyList+0xc0>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d109      	bne.n	8003bf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003be2:	4b20      	ldr	r3, [pc, #128]	; (8003c64 <prvAddNewTaskToReadyList+0xbc>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d802      	bhi.n	8003bf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003bf0:	4a1c      	ldr	r2, [pc, #112]	; (8003c64 <prvAddNewTaskToReadyList+0xbc>)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003bf6:	4b1d      	ldr	r3, [pc, #116]	; (8003c6c <prvAddNewTaskToReadyList+0xc4>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	4a1b      	ldr	r2, [pc, #108]	; (8003c6c <prvAddNewTaskToReadyList+0xc4>)
 8003bfe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003c00:	4b1a      	ldr	r3, [pc, #104]	; (8003c6c <prvAddNewTaskToReadyList+0xc4>)
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0c:	4b18      	ldr	r3, [pc, #96]	; (8003c70 <prvAddNewTaskToReadyList+0xc8>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d903      	bls.n	8003c1c <prvAddNewTaskToReadyList+0x74>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c18:	4a15      	ldr	r2, [pc, #84]	; (8003c70 <prvAddNewTaskToReadyList+0xc8>)
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c20:	4613      	mov	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	4413      	add	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4a12      	ldr	r2, [pc, #72]	; (8003c74 <prvAddNewTaskToReadyList+0xcc>)
 8003c2a:	441a      	add	r2, r3
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	3304      	adds	r3, #4
 8003c30:	4619      	mov	r1, r3
 8003c32:	4610      	mov	r0, r2
 8003c34:	f7fe ffe7 	bl	8002c06 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003c38:	f7ff f8e6 	bl	8002e08 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003c3c:	4b0a      	ldr	r3, [pc, #40]	; (8003c68 <prvAddNewTaskToReadyList+0xc0>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d008      	beq.n	8003c56 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003c44:	4b07      	ldr	r3, [pc, #28]	; (8003c64 <prvAddNewTaskToReadyList+0xbc>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d201      	bcs.n	8003c56 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003c52:	f7ff f8b5 	bl	8002dc0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003c56:	bf00      	nop
 8003c58:	3708      	adds	r7, #8
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	bd80      	pop	{r7, pc}
 8003c5e:	bf00      	nop
 8003c60:	20003e48 	.word	0x20003e48
 8003c64:	20003974 	.word	0x20003974
 8003c68:	20003e54 	.word	0x20003e54
 8003c6c:	20003e64 	.word	0x20003e64
 8003c70:	20003e50 	.word	0x20003e50
 8003c74:	20003978 	.word	0x20003978

08003c78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c80:	2300      	movs	r3, #0
 8003c82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00f      	beq.n	8003caa <vTaskDelay+0x32>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c8a:	4b0c      	ldr	r3, [pc, #48]	; (8003cbc <vTaskDelay+0x44>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d002      	beq.n	8003c98 <vTaskDelay+0x20>
 8003c92:	f7ff f9e1 	bl	8003058 <ulSetInterruptMask>
 8003c96:	e7fe      	b.n	8003c96 <vTaskDelay+0x1e>
			vTaskSuspendAll();
 8003c98:	f000 f868 	bl	8003d6c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c9c:	2100      	movs	r1, #0
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fc68 	bl	8004574 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003ca4:	f000 f870 	bl	8003d88 <xTaskResumeAll>
 8003ca8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d101      	bne.n	8003cb4 <vTaskDelay+0x3c>
		{
			portYIELD_WITHIN_API();
 8003cb0:	f7ff f886 	bl	8002dc0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003cb4:	bf00      	nop
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	20003e70 	.word	0x20003e70

08003cc0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b088      	sub	sp, #32
 8003cc4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003cce:	463a      	mov	r2, r7
 8003cd0:	1d39      	adds	r1, r7, #4
 8003cd2:	f107 0308 	add.w	r3, r7, #8
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fe fd72 	bl	80027c0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003cdc:	6839      	ldr	r1, [r7, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68ba      	ldr	r2, [r7, #8]
 8003ce2:	9202      	str	r2, [sp, #8]
 8003ce4:	9301      	str	r3, [sp, #4]
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	9300      	str	r3, [sp, #0]
 8003cea:	2300      	movs	r3, #0
 8003cec:	460a      	mov	r2, r1
 8003cee:	4919      	ldr	r1, [pc, #100]	; (8003d54 <vTaskStartScheduler+0x94>)
 8003cf0:	4819      	ldr	r0, [pc, #100]	; (8003d58 <vTaskStartScheduler+0x98>)
 8003cf2:	f7ff fe45 	bl	8003980 <xTaskCreateStatic>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	4a18      	ldr	r2, [pc, #96]	; (8003d5c <vTaskStartScheduler+0x9c>)
 8003cfa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003cfc:	4b17      	ldr	r3, [pc, #92]	; (8003d5c <vTaskStartScheduler+0x9c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003d04:	2301      	movs	r3, #1
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	e001      	b.n	8003d0e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d102      	bne.n	8003d1a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003d14:	f000 fc82 	bl	800461c <xTimerCreateTimerTask>
 8003d18:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d10e      	bne.n	8003d3e <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8003d20:	f7ff f99a 	bl	8003058 <ulSetInterruptMask>
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003d24:	4b0e      	ldr	r3, [pc, #56]	; (8003d60 <vTaskStartScheduler+0xa0>)
 8003d26:	f04f 32ff 	mov.w	r2, #4294967295
 8003d2a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003d2c:	4b0d      	ldr	r3, [pc, #52]	; (8003d64 <vTaskStartScheduler+0xa4>)
 8003d2e:	2201      	movs	r2, #1
 8003d30:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003d32:	4b0d      	ldr	r3, [pc, #52]	; (8003d68 <vTaskStartScheduler+0xa8>)
 8003d34:	2200      	movs	r2, #0
 8003d36:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003d38:	f7ff f93c 	bl	8002fb4 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003d3c:	e006      	b.n	8003d4c <vTaskStartScheduler+0x8c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d44:	d102      	bne.n	8003d4c <vTaskStartScheduler+0x8c>
 8003d46:	f7ff f987 	bl	8003058 <ulSetInterruptMask>
 8003d4a:	e7fe      	b.n	8003d4a <vTaskStartScheduler+0x8a>
}
 8003d4c:	bf00      	nop
 8003d4e:	3710      	adds	r7, #16
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	08005cf4 	.word	0x08005cf4
 8003d58:	080042f1 	.word	0x080042f1
 8003d5c:	20003e6c 	.word	0x20003e6c
 8003d60:	20003e68 	.word	0x20003e68
 8003d64:	20003e54 	.word	0x20003e54
 8003d68:	20003e4c 	.word	0x20003e4c

08003d6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d70:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <vTaskSuspendAll+0x18>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	3301      	adds	r3, #1
 8003d76:	4a03      	ldr	r2, [pc, #12]	; (8003d84 <vTaskSuspendAll+0x18>)
 8003d78:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d7a:	bf00      	nop
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d82:	4770      	bx	lr
 8003d84:	20003e70 	.word	0x20003e70

08003d88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d92:	2300      	movs	r3, #0
 8003d94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d96:	4b3b      	ldr	r3, [pc, #236]	; (8003e84 <xTaskResumeAll+0xfc>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d102      	bne.n	8003da4 <xTaskResumeAll+0x1c>
 8003d9e:	f7ff f95b 	bl	8003058 <ulSetInterruptMask>
 8003da2:	e7fe      	b.n	8003da2 <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003da4:	f7ff f81e 	bl	8002de4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003da8:	4b36      	ldr	r3, [pc, #216]	; (8003e84 <xTaskResumeAll+0xfc>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3b01      	subs	r3, #1
 8003dae:	4a35      	ldr	r2, [pc, #212]	; (8003e84 <xTaskResumeAll+0xfc>)
 8003db0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003db2:	4b34      	ldr	r3, [pc, #208]	; (8003e84 <xTaskResumeAll+0xfc>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d15c      	bne.n	8003e74 <xTaskResumeAll+0xec>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003dba:	4b33      	ldr	r3, [pc, #204]	; (8003e88 <xTaskResumeAll+0x100>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d058      	beq.n	8003e74 <xTaskResumeAll+0xec>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dc2:	e02f      	b.n	8003e24 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dc4:	4b31      	ldr	r3, [pc, #196]	; (8003e8c <xTaskResumeAll+0x104>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	3318      	adds	r3, #24
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7fe ff75 	bl	8002cc0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	3304      	adds	r3, #4
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fe ff70 	bl	8002cc0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de4:	4b2a      	ldr	r3, [pc, #168]	; (8003e90 <xTaskResumeAll+0x108>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d903      	bls.n	8003df4 <xTaskResumeAll+0x6c>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df0:	4a27      	ldr	r2, [pc, #156]	; (8003e90 <xTaskResumeAll+0x108>)
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003df8:	4613      	mov	r3, r2
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	4413      	add	r3, r2
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	4a24      	ldr	r2, [pc, #144]	; (8003e94 <xTaskResumeAll+0x10c>)
 8003e02:	441a      	add	r2, r3
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	3304      	adds	r3, #4
 8003e08:	4619      	mov	r1, r3
 8003e0a:	4610      	mov	r0, r2
 8003e0c:	f7fe fefb 	bl	8002c06 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e14:	4b20      	ldr	r3, [pc, #128]	; (8003e98 <xTaskResumeAll+0x110>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d302      	bcc.n	8003e24 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8003e1e:	4b1f      	ldr	r3, [pc, #124]	; (8003e9c <xTaskResumeAll+0x114>)
 8003e20:	2201      	movs	r2, #1
 8003e22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e24:	4b19      	ldr	r3, [pc, #100]	; (8003e8c <xTaskResumeAll+0x104>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d1cb      	bne.n	8003dc4 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d001      	beq.n	8003e36 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e32:	f000 fb03 	bl	800443c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e36:	4b1a      	ldr	r3, [pc, #104]	; (8003ea0 <xTaskResumeAll+0x118>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d010      	beq.n	8003e64 <xTaskResumeAll+0xdc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e42:	f000 f83f 	bl	8003ec4 <xTaskIncrementTick>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d002      	beq.n	8003e52 <xTaskResumeAll+0xca>
							{
								xYieldPending = pdTRUE;
 8003e4c:	4b13      	ldr	r3, [pc, #76]	; (8003e9c <xTaskResumeAll+0x114>)
 8003e4e:	2201      	movs	r2, #1
 8003e50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	3b01      	subs	r3, #1
 8003e56:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d1f1      	bne.n	8003e42 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8003e5e:	4b10      	ldr	r3, [pc, #64]	; (8003ea0 <xTaskResumeAll+0x118>)
 8003e60:	2200      	movs	r2, #0
 8003e62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e64:	4b0d      	ldr	r3, [pc, #52]	; (8003e9c <xTaskResumeAll+0x114>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d003      	beq.n	8003e74 <xTaskResumeAll+0xec>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e70:	f7fe ffa6 	bl	8002dc0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e74:	f7fe ffc8 	bl	8002e08 <vPortExitCritical>

	return xAlreadyYielded;
 8003e78:	68bb      	ldr	r3, [r7, #8]
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3710      	adds	r7, #16
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	20003e70 	.word	0x20003e70
 8003e88:	20003e48 	.word	0x20003e48
 8003e8c:	20003e08 	.word	0x20003e08
 8003e90:	20003e50 	.word	0x20003e50
 8003e94:	20003978 	.word	0x20003978
 8003e98:	20003974 	.word	0x20003974
 8003e9c:	20003e5c 	.word	0x20003e5c
 8003ea0:	20003e58 	.word	0x20003e58

08003ea4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003eaa:	4b05      	ldr	r3, [pc, #20]	; (8003ec0 <xTaskGetTickCount+0x1c>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003eb0:	687b      	ldr	r3, [r7, #4]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	370c      	adds	r7, #12
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	20003e4c 	.word	0x20003e4c

08003ec4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b086      	sub	sp, #24
 8003ec8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ece:	4b4b      	ldr	r3, [pc, #300]	; (8003ffc <xTaskIncrementTick+0x138>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	f040 8087 	bne.w	8003fe6 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003ed8:	4b49      	ldr	r3, [pc, #292]	; (8004000 <xTaskIncrementTick+0x13c>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	3301      	adds	r3, #1
 8003ede:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ee0:	4a47      	ldr	r2, [pc, #284]	; (8004000 <xTaskIncrementTick+0x13c>)
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d118      	bne.n	8003f1e <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003eec:	4b45      	ldr	r3, [pc, #276]	; (8004004 <xTaskIncrementTick+0x140>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d002      	beq.n	8003efc <xTaskIncrementTick+0x38>
 8003ef6:	f7ff f8af 	bl	8003058 <ulSetInterruptMask>
 8003efa:	e7fe      	b.n	8003efa <xTaskIncrementTick+0x36>
 8003efc:	4b41      	ldr	r3, [pc, #260]	; (8004004 <xTaskIncrementTick+0x140>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	4b41      	ldr	r3, [pc, #260]	; (8004008 <xTaskIncrementTick+0x144>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4a3f      	ldr	r2, [pc, #252]	; (8004004 <xTaskIncrementTick+0x140>)
 8003f08:	6013      	str	r3, [r2, #0]
 8003f0a:	4a3f      	ldr	r2, [pc, #252]	; (8004008 <xTaskIncrementTick+0x144>)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6013      	str	r3, [r2, #0]
 8003f10:	4b3e      	ldr	r3, [pc, #248]	; (800400c <xTaskIncrementTick+0x148>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	3301      	adds	r3, #1
 8003f16:	4a3d      	ldr	r2, [pc, #244]	; (800400c <xTaskIncrementTick+0x148>)
 8003f18:	6013      	str	r3, [r2, #0]
 8003f1a:	f000 fa8f 	bl	800443c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f1e:	4b3c      	ldr	r3, [pc, #240]	; (8004010 <xTaskIncrementTick+0x14c>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	693a      	ldr	r2, [r7, #16]
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d349      	bcc.n	8003fbc <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f28:	4b36      	ldr	r3, [pc, #216]	; (8004004 <xTaskIncrementTick+0x140>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d104      	bne.n	8003f3c <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f32:	4b37      	ldr	r3, [pc, #220]	; (8004010 <xTaskIncrementTick+0x14c>)
 8003f34:	f04f 32ff 	mov.w	r2, #4294967295
 8003f38:	601a      	str	r2, [r3, #0]
					break;
 8003f3a:	e03f      	b.n	8003fbc <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f3c:	4b31      	ldr	r3, [pc, #196]	; (8004004 <xTaskIncrementTick+0x140>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	68db      	ldr	r3, [r3, #12]
 8003f44:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d203      	bcs.n	8003f5c <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f54:	4a2e      	ldr	r2, [pc, #184]	; (8004010 <xTaskIncrementTick+0x14c>)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f5a:	e02f      	b.n	8003fbc <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	3304      	adds	r3, #4
 8003f60:	4618      	mov	r0, r3
 8003f62:	f7fe fead 	bl	8002cc0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d004      	beq.n	8003f78 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	3318      	adds	r3, #24
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fe fea4 	bl	8002cc0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f7c:	4b25      	ldr	r3, [pc, #148]	; (8004014 <xTaskIncrementTick+0x150>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d903      	bls.n	8003f8c <xTaskIncrementTick+0xc8>
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f88:	4a22      	ldr	r2, [pc, #136]	; (8004014 <xTaskIncrementTick+0x150>)
 8003f8a:	6013      	str	r3, [r2, #0]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f90:	4613      	mov	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	4413      	add	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4a1f      	ldr	r2, [pc, #124]	; (8004018 <xTaskIncrementTick+0x154>)
 8003f9a:	441a      	add	r2, r3
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	3304      	adds	r3, #4
 8003fa0:	4619      	mov	r1, r3
 8003fa2:	4610      	mov	r0, r2
 8003fa4:	f7fe fe2f 	bl	8002c06 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fa8:	68bb      	ldr	r3, [r7, #8]
 8003faa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fac:	4b1b      	ldr	r3, [pc, #108]	; (800401c <xTaskIncrementTick+0x158>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d3b8      	bcc.n	8003f28 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003fba:	e7b5      	b.n	8003f28 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fbc:	4b17      	ldr	r3, [pc, #92]	; (800401c <xTaskIncrementTick+0x158>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fc2:	4915      	ldr	r1, [pc, #84]	; (8004018 <xTaskIncrementTick+0x154>)
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	009b      	lsls	r3, r3, #2
 8003fcc:	440b      	add	r3, r1
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d901      	bls.n	8003fd8 <xTaskIncrementTick+0x114>
			{
				xSwitchRequired = pdTRUE;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003fd8:	4b11      	ldr	r3, [pc, #68]	; (8004020 <xTaskIncrementTick+0x15c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d007      	beq.n	8003ff0 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	617b      	str	r3, [r7, #20]
 8003fe4:	e004      	b.n	8003ff0 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fe6:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <xTaskIncrementTick+0x160>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	3301      	adds	r3, #1
 8003fec:	4a0d      	ldr	r2, [pc, #52]	; (8004024 <xTaskIncrementTick+0x160>)
 8003fee:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003ff0:	697b      	ldr	r3, [r7, #20]
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3718      	adds	r7, #24
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}
 8003ffa:	bf00      	nop
 8003ffc:	20003e70 	.word	0x20003e70
 8004000:	20003e4c 	.word	0x20003e4c
 8004004:	20003e00 	.word	0x20003e00
 8004008:	20003e04 	.word	0x20003e04
 800400c:	20003e60 	.word	0x20003e60
 8004010:	20003e68 	.word	0x20003e68
 8004014:	20003e50 	.word	0x20003e50
 8004018:	20003978 	.word	0x20003978
 800401c:	20003974 	.word	0x20003974
 8004020:	20003e5c 	.word	0x20003e5c
 8004024:	20003e58 	.word	0x20003e58

08004028 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b082      	sub	sp, #8
 800402c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800402e:	4b23      	ldr	r3, [pc, #140]	; (80040bc <vTaskSwitchContext+0x94>)
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004036:	4b22      	ldr	r3, [pc, #136]	; (80040c0 <vTaskSwitchContext+0x98>)
 8004038:	2201      	movs	r2, #1
 800403a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800403c:	e039      	b.n	80040b2 <vTaskSwitchContext+0x8a>
		xYieldPending = pdFALSE;
 800403e:	4b20      	ldr	r3, [pc, #128]	; (80040c0 <vTaskSwitchContext+0x98>)
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004044:	4b1f      	ldr	r3, [pc, #124]	; (80040c4 <vTaskSwitchContext+0x9c>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	607b      	str	r3, [r7, #4]
 800404a:	e008      	b.n	800405e <vTaskSwitchContext+0x36>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d102      	bne.n	8004058 <vTaskSwitchContext+0x30>
 8004052:	f7ff f801 	bl	8003058 <ulSetInterruptMask>
 8004056:	e7fe      	b.n	8004056 <vTaskSwitchContext+0x2e>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	3b01      	subs	r3, #1
 800405c:	607b      	str	r3, [r7, #4]
 800405e:	491a      	ldr	r1, [pc, #104]	; (80040c8 <vTaskSwitchContext+0xa0>)
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0ec      	beq.n	800404c <vTaskSwitchContext+0x24>
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4a12      	ldr	r2, [pc, #72]	; (80040c8 <vTaskSwitchContext+0xa0>)
 800407e:	4413      	add	r3, r2
 8004080:	603b      	str	r3, [r7, #0]
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	605a      	str	r2, [r3, #4]
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	3308      	adds	r3, #8
 8004094:	429a      	cmp	r2, r3
 8004096:	d104      	bne.n	80040a2 <vTaskSwitchContext+0x7a>
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	605a      	str	r2, [r3, #4]
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	4a08      	ldr	r2, [pc, #32]	; (80040cc <vTaskSwitchContext+0xa4>)
 80040aa:	6013      	str	r3, [r2, #0]
 80040ac:	4a05      	ldr	r2, [pc, #20]	; (80040c4 <vTaskSwitchContext+0x9c>)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6013      	str	r3, [r2, #0]
}
 80040b2:	bf00      	nop
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	20003e70 	.word	0x20003e70
 80040c0:	20003e5c 	.word	0x20003e5c
 80040c4:	20003e50 	.word	0x20003e50
 80040c8:	20003978 	.word	0x20003978
 80040cc:	20003974 	.word	0x20003974

080040d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d102      	bne.n	80040e6 <vTaskPlaceOnEventList+0x16>
 80040e0:	f7fe ffba 	bl	8003058 <ulSetInterruptMask>
 80040e4:	e7fe      	b.n	80040e4 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80040e6:	4b07      	ldr	r3, [pc, #28]	; (8004104 <vTaskPlaceOnEventList+0x34>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	3318      	adds	r3, #24
 80040ec:	4619      	mov	r1, r3
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7fe fdad 	bl	8002c4e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80040f4:	2101      	movs	r1, #1
 80040f6:	6838      	ldr	r0, [r7, #0]
 80040f8:	f000 fa3c 	bl	8004574 <prvAddCurrentTaskToDelayedList>
}
 80040fc:	bf00      	nop
 80040fe:	3708      	adds	r7, #8
 8004100:	46bd      	mov	sp, r7
 8004102:	bd80      	pop	{r7, pc}
 8004104:	20003974 	.word	0x20003974

08004108 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	60f8      	str	r0, [r7, #12]
 8004110:	60b9      	str	r1, [r7, #8]
 8004112:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d102      	bne.n	8004120 <vTaskPlaceOnEventListRestricted+0x18>
 800411a:	f7fe ff9d 	bl	8003058 <ulSetInterruptMask>
 800411e:	e7fe      	b.n	800411e <vTaskPlaceOnEventListRestricted+0x16>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004120:	4b0a      	ldr	r3, [pc, #40]	; (800414c <vTaskPlaceOnEventListRestricted+0x44>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	3318      	adds	r3, #24
 8004126:	4619      	mov	r1, r3
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f7fe fd6c 	bl	8002c06 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d002      	beq.n	800413a <vTaskPlaceOnEventListRestricted+0x32>
		{
			xTicksToWait = portMAX_DELAY;
 8004134:	f04f 33ff 	mov.w	r3, #4294967295
 8004138:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800413a:	6879      	ldr	r1, [r7, #4]
 800413c:	68b8      	ldr	r0, [r7, #8]
 800413e:	f000 fa19 	bl	8004574 <prvAddCurrentTaskToDelayedList>
	}
 8004142:	bf00      	nop
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20003974 	.word	0x20003974

08004150 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b084      	sub	sp, #16
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d102      	bne.n	800416c <xTaskRemoveFromEventList+0x1c>
 8004166:	f7fe ff77 	bl	8003058 <ulSetInterruptMask>
 800416a:	e7fe      	b.n	800416a <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800416c:	68bb      	ldr	r3, [r7, #8]
 800416e:	3318      	adds	r3, #24
 8004170:	4618      	mov	r0, r3
 8004172:	f7fe fda5 	bl	8002cc0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004176:	4b1e      	ldr	r3, [pc, #120]	; (80041f0 <xTaskRemoveFromEventList+0xa0>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d11d      	bne.n	80041ba <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800417e:	68bb      	ldr	r3, [r7, #8]
 8004180:	3304      	adds	r3, #4
 8004182:	4618      	mov	r0, r3
 8004184:	f7fe fd9c 	bl	8002cc0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800418c:	4b19      	ldr	r3, [pc, #100]	; (80041f4 <xTaskRemoveFromEventList+0xa4>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	429a      	cmp	r2, r3
 8004192:	d903      	bls.n	800419c <xTaskRemoveFromEventList+0x4c>
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004198:	4a16      	ldr	r2, [pc, #88]	; (80041f4 <xTaskRemoveFromEventList+0xa4>)
 800419a:	6013      	str	r3, [r2, #0]
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a0:	4613      	mov	r3, r2
 80041a2:	009b      	lsls	r3, r3, #2
 80041a4:	4413      	add	r3, r2
 80041a6:	009b      	lsls	r3, r3, #2
 80041a8:	4a13      	ldr	r2, [pc, #76]	; (80041f8 <xTaskRemoveFromEventList+0xa8>)
 80041aa:	441a      	add	r2, r3
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	3304      	adds	r3, #4
 80041b0:	4619      	mov	r1, r3
 80041b2:	4610      	mov	r0, r2
 80041b4:	f7fe fd27 	bl	8002c06 <vListInsertEnd>
 80041b8:	e005      	b.n	80041c6 <xTaskRemoveFromEventList+0x76>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	3318      	adds	r3, #24
 80041be:	4619      	mov	r1, r3
 80041c0:	480e      	ldr	r0, [pc, #56]	; (80041fc <xTaskRemoveFromEventList+0xac>)
 80041c2:	f7fe fd20 	bl	8002c06 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041ca:	4b0d      	ldr	r3, [pc, #52]	; (8004200 <xTaskRemoveFromEventList+0xb0>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d905      	bls.n	80041e0 <xTaskRemoveFromEventList+0x90>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80041d4:	2301      	movs	r3, #1
 80041d6:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80041d8:	4b0a      	ldr	r3, [pc, #40]	; (8004204 <xTaskRemoveFromEventList+0xb4>)
 80041da:	2201      	movs	r2, #1
 80041dc:	601a      	str	r2, [r3, #0]
 80041de:	e001      	b.n	80041e4 <xTaskRemoveFromEventList+0x94>
	}
	else
	{
		xReturn = pdFALSE;
 80041e0:	2300      	movs	r3, #0
 80041e2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80041e4:	68fb      	ldr	r3, [r7, #12]
}
 80041e6:	4618      	mov	r0, r3
 80041e8:	3710      	adds	r7, #16
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bd80      	pop	{r7, pc}
 80041ee:	bf00      	nop
 80041f0:	20003e70 	.word	0x20003e70
 80041f4:	20003e50 	.word	0x20003e50
 80041f8:	20003978 	.word	0x20003978
 80041fc:	20003e08 	.word	0x20003e08
 8004200:	20003974 	.word	0x20003974
 8004204:	20003e5c 	.word	0x20003e5c

08004208 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004210:	4b06      	ldr	r3, [pc, #24]	; (800422c <vTaskInternalSetTimeOutState+0x24>)
 8004212:	681a      	ldr	r2, [r3, #0]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004218:	4b05      	ldr	r3, [pc, #20]	; (8004230 <vTaskInternalSetTimeOutState+0x28>)
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	605a      	str	r2, [r3, #4]
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr
 800422c:	20003e60 	.word	0x20003e60
 8004230:	20003e4c 	.word	0x20003e4c

08004234 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004234:	b580      	push	{r7, lr}
 8004236:	b086      	sub	sp, #24
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d102      	bne.n	800424a <xTaskCheckForTimeOut+0x16>
 8004244:	f7fe ff08 	bl	8003058 <ulSetInterruptMask>
 8004248:	e7fe      	b.n	8004248 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d102      	bne.n	8004256 <xTaskCheckForTimeOut+0x22>
 8004250:	f7fe ff02 	bl	8003058 <ulSetInterruptMask>
 8004254:	e7fe      	b.n	8004254 <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
 8004256:	f7fe fdc5 	bl	8002de4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800425a:	4b1d      	ldr	r3, [pc, #116]	; (80042d0 <xTaskCheckForTimeOut+0x9c>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004272:	d102      	bne.n	800427a <xTaskCheckForTimeOut+0x46>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004274:	2300      	movs	r3, #0
 8004276:	617b      	str	r3, [r7, #20]
 8004278:	e023      	b.n	80042c2 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	4b15      	ldr	r3, [pc, #84]	; (80042d4 <xTaskCheckForTimeOut+0xa0>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d007      	beq.n	8004296 <xTaskCheckForTimeOut+0x62>
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	693a      	ldr	r2, [r7, #16]
 800428c:	429a      	cmp	r2, r3
 800428e:	d302      	bcc.n	8004296 <xTaskCheckForTimeOut+0x62>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004290:	2301      	movs	r3, #1
 8004292:	617b      	str	r3, [r7, #20]
 8004294:	e015      	b.n	80042c2 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	68fa      	ldr	r2, [r7, #12]
 800429c:	429a      	cmp	r2, r3
 800429e:	d20b      	bcs.n	80042b8 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	1ad2      	subs	r2, r2, r3
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7ff ffab 	bl	8004208 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80042b2:	2300      	movs	r3, #0
 80042b4:	617b      	str	r3, [r7, #20]
 80042b6:	e004      	b.n	80042c2 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 80042b8:	683b      	ldr	r3, [r7, #0]
 80042ba:	2200      	movs	r2, #0
 80042bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80042be:	2301      	movs	r3, #1
 80042c0:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80042c2:	f7fe fda1 	bl	8002e08 <vPortExitCritical>

	return xReturn;
 80042c6:	697b      	ldr	r3, [r7, #20]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3718      	adds	r7, #24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	20003e4c 	.word	0x20003e4c
 80042d4:	20003e60 	.word	0x20003e60

080042d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80042d8:	b480      	push	{r7}
 80042da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80042dc:	4b03      	ldr	r3, [pc, #12]	; (80042ec <vTaskMissedYield+0x14>)
 80042de:	2201      	movs	r2, #1
 80042e0:	601a      	str	r2, [r3, #0]
}
 80042e2:	bf00      	nop
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	20003e5c 	.word	0x20003e5c

080042f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80042f8:	f000 f84a 	bl	8004390 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80042fc:	4b03      	ldr	r3, [pc, #12]	; (800430c <prvIdleTask+0x1c>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d9f9      	bls.n	80042f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004304:	f7fe fd5c 	bl	8002dc0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8004308:	e7f6      	b.n	80042f8 <prvIdleTask+0x8>
 800430a:	bf00      	nop
 800430c:	20003978 	.word	0x20003978

08004310 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004316:	2300      	movs	r3, #0
 8004318:	607b      	str	r3, [r7, #4]
 800431a:	e00c      	b.n	8004336 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800431c:	687a      	ldr	r2, [r7, #4]
 800431e:	4613      	mov	r3, r2
 8004320:	009b      	lsls	r3, r3, #2
 8004322:	4413      	add	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4a12      	ldr	r2, [pc, #72]	; (8004370 <prvInitialiseTaskLists+0x60>)
 8004328:	4413      	add	r3, r2
 800432a:	4618      	mov	r0, r3
 800432c:	f7fe fc3e 	bl	8002bac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	3301      	adds	r3, #1
 8004334:	607b      	str	r3, [r7, #4]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2b37      	cmp	r3, #55	; 0x37
 800433a:	d9ef      	bls.n	800431c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800433c:	480d      	ldr	r0, [pc, #52]	; (8004374 <prvInitialiseTaskLists+0x64>)
 800433e:	f7fe fc35 	bl	8002bac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004342:	480d      	ldr	r0, [pc, #52]	; (8004378 <prvInitialiseTaskLists+0x68>)
 8004344:	f7fe fc32 	bl	8002bac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004348:	480c      	ldr	r0, [pc, #48]	; (800437c <prvInitialiseTaskLists+0x6c>)
 800434a:	f7fe fc2f 	bl	8002bac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800434e:	480c      	ldr	r0, [pc, #48]	; (8004380 <prvInitialiseTaskLists+0x70>)
 8004350:	f7fe fc2c 	bl	8002bac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004354:	480b      	ldr	r0, [pc, #44]	; (8004384 <prvInitialiseTaskLists+0x74>)
 8004356:	f7fe fc29 	bl	8002bac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800435a:	4b0b      	ldr	r3, [pc, #44]	; (8004388 <prvInitialiseTaskLists+0x78>)
 800435c:	4a05      	ldr	r2, [pc, #20]	; (8004374 <prvInitialiseTaskLists+0x64>)
 800435e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004360:	4b0a      	ldr	r3, [pc, #40]	; (800438c <prvInitialiseTaskLists+0x7c>)
 8004362:	4a05      	ldr	r2, [pc, #20]	; (8004378 <prvInitialiseTaskLists+0x68>)
 8004364:	601a      	str	r2, [r3, #0]
}
 8004366:	bf00      	nop
 8004368:	3708      	adds	r7, #8
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
 800436e:	bf00      	nop
 8004370:	20003978 	.word	0x20003978
 8004374:	20003dd8 	.word	0x20003dd8
 8004378:	20003dec 	.word	0x20003dec
 800437c:	20003e08 	.word	0x20003e08
 8004380:	20003e1c 	.word	0x20003e1c
 8004384:	20003e34 	.word	0x20003e34
 8004388:	20003e00 	.word	0x20003e00
 800438c:	20003e04 	.word	0x20003e04

08004390 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004396:	e019      	b.n	80043cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004398:	f7fe fd24 	bl	8002de4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800439c:	4b10      	ldr	r3, [pc, #64]	; (80043e0 <prvCheckTasksWaitingTermination+0x50>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	68db      	ldr	r3, [r3, #12]
 80043a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3304      	adds	r3, #4
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7fe fc89 	bl	8002cc0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80043ae:	4b0d      	ldr	r3, [pc, #52]	; (80043e4 <prvCheckTasksWaitingTermination+0x54>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	3b01      	subs	r3, #1
 80043b4:	4a0b      	ldr	r2, [pc, #44]	; (80043e4 <prvCheckTasksWaitingTermination+0x54>)
 80043b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80043b8:	4b0b      	ldr	r3, [pc, #44]	; (80043e8 <prvCheckTasksWaitingTermination+0x58>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	3b01      	subs	r3, #1
 80043be:	4a0a      	ldr	r2, [pc, #40]	; (80043e8 <prvCheckTasksWaitingTermination+0x58>)
 80043c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80043c2:	f7fe fd21 	bl	8002e08 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f810 	bl	80043ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043cc:	4b06      	ldr	r3, [pc, #24]	; (80043e8 <prvCheckTasksWaitingTermination+0x58>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d1e1      	bne.n	8004398 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80043d4:	bf00      	nop
 80043d6:	bf00      	nop
 80043d8:	3708      	adds	r7, #8
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	20003e1c 	.word	0x20003e1c
 80043e4:	20003e48 	.word	0x20003e48
 80043e8:	20003e30 	.word	0x20003e30

080043ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b082      	sub	sp, #8
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d108      	bne.n	8004410 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004402:	4618      	mov	r0, r3
 8004404:	f7fe fac4 	bl	8002990 <vPortFree>
				vPortFree( pxTCB );
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f7fe fac1 	bl	8002990 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800440e:	e010      	b.n	8004432 <prvDeleteTCB+0x46>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004416:	2b01      	cmp	r3, #1
 8004418:	d103      	bne.n	8004422 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7fe fab8 	bl	8002990 <vPortFree>
	}
 8004420:	e007      	b.n	8004432 <prvDeleteTCB+0x46>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8004428:	2b02      	cmp	r3, #2
 800442a:	d002      	beq.n	8004432 <prvDeleteTCB+0x46>
 800442c:	f7fe fe14 	bl	8003058 <ulSetInterruptMask>
 8004430:	e7fe      	b.n	8004430 <prvDeleteTCB+0x44>
	}
 8004432:	bf00      	nop
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
	...

0800443c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004442:	4b0c      	ldr	r3, [pc, #48]	; (8004474 <prvResetNextTaskUnblockTime+0x38>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d104      	bne.n	8004456 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800444c:	4b0a      	ldr	r3, [pc, #40]	; (8004478 <prvResetNextTaskUnblockTime+0x3c>)
 800444e:	f04f 32ff 	mov.w	r2, #4294967295
 8004452:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004454:	e008      	b.n	8004468 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004456:	4b07      	ldr	r3, [pc, #28]	; (8004474 <prvResetNextTaskUnblockTime+0x38>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	4a04      	ldr	r2, [pc, #16]	; (8004478 <prvResetNextTaskUnblockTime+0x3c>)
 8004466:	6013      	str	r3, [r2, #0]
}
 8004468:	bf00      	nop
 800446a:	370c      	adds	r7, #12
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	20003e00 	.word	0x20003e00
 8004478:	20003e68 	.word	0x20003e68

0800447c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004482:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <xTaskGetSchedulerState+0x34>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d102      	bne.n	8004490 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800448a:	2301      	movs	r3, #1
 800448c:	607b      	str	r3, [r7, #4]
 800448e:	e008      	b.n	80044a2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004490:	4b08      	ldr	r3, [pc, #32]	; (80044b4 <xTaskGetSchedulerState+0x38>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d102      	bne.n	800449e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004498:	2302      	movs	r3, #2
 800449a:	607b      	str	r3, [r7, #4]
 800449c:	e001      	b.n	80044a2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800449e:	2300      	movs	r3, #0
 80044a0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80044a2:	687b      	ldr	r3, [r7, #4]
	}
 80044a4:	4618      	mov	r0, r3
 80044a6:	370c      	adds	r7, #12
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr
 80044b0:	20003e54 	.word	0x20003e54
 80044b4:	20003e70 	.word	0x20003e70

080044b8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80044c4:	2300      	movs	r3, #0
 80044c6:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d046      	beq.n	800455c <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80044ce:	4b26      	ldr	r3, [pc, #152]	; (8004568 <xTaskPriorityDisinherit+0xb0>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68ba      	ldr	r2, [r7, #8]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d002      	beq.n	80044de <xTaskPriorityDisinherit+0x26>
 80044d8:	f7fe fdbe 	bl	8003058 <ulSetInterruptMask>
 80044dc:	e7fe      	b.n	80044dc <xTaskPriorityDisinherit+0x24>
			configASSERT( pxTCB->uxMutexesHeld );
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d102      	bne.n	80044ec <xTaskPriorityDisinherit+0x34>
 80044e6:	f7fe fdb7 	bl	8003058 <ulSetInterruptMask>
 80044ea:	e7fe      	b.n	80044ea <xTaskPriorityDisinherit+0x32>
			( pxTCB->uxMutexesHeld )--;
 80044ec:	68bb      	ldr	r3, [r7, #8]
 80044ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044f0:	1e5a      	subs	r2, r3, #1
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044fe:	429a      	cmp	r2, r3
 8004500:	d02c      	beq.n	800455c <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004502:	68bb      	ldr	r3, [r7, #8]
 8004504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004506:	2b00      	cmp	r3, #0
 8004508:	d128      	bne.n	800455c <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	3304      	adds	r3, #4
 800450e:	4618      	mov	r0, r3
 8004510:	f7fe fbd6 	bl	8002cc0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800451c:	68bb      	ldr	r3, [r7, #8]
 800451e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004520:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800452c:	4b0f      	ldr	r3, [pc, #60]	; (800456c <xTaskPriorityDisinherit+0xb4>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	429a      	cmp	r2, r3
 8004532:	d903      	bls.n	800453c <xTaskPriorityDisinherit+0x84>
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004538:	4a0c      	ldr	r2, [pc, #48]	; (800456c <xTaskPriorityDisinherit+0xb4>)
 800453a:	6013      	str	r3, [r2, #0]
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004540:	4613      	mov	r3, r2
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	4413      	add	r3, r2
 8004546:	009b      	lsls	r3, r3, #2
 8004548:	4a09      	ldr	r2, [pc, #36]	; (8004570 <xTaskPriorityDisinherit+0xb8>)
 800454a:	441a      	add	r2, r3
 800454c:	68bb      	ldr	r3, [r7, #8]
 800454e:	3304      	adds	r3, #4
 8004550:	4619      	mov	r1, r3
 8004552:	4610      	mov	r0, r2
 8004554:	f7fe fb57 	bl	8002c06 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004558:	2301      	movs	r3, #1
 800455a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800455c:	68fb      	ldr	r3, [r7, #12]
	}
 800455e:	4618      	mov	r0, r3
 8004560:	3710      	adds	r7, #16
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	20003974 	.word	0x20003974
 800456c:	20003e50 	.word	0x20003e50
 8004570:	20003978 	.word	0x20003978

08004574 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800457e:	4b21      	ldr	r3, [pc, #132]	; (8004604 <prvAddCurrentTaskToDelayedList+0x90>)
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004584:	4b20      	ldr	r3, [pc, #128]	; (8004608 <prvAddCurrentTaskToDelayedList+0x94>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	3304      	adds	r3, #4
 800458a:	4618      	mov	r0, r3
 800458c:	f7fe fb98 	bl	8002cc0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004596:	d10a      	bne.n	80045ae <prvAddCurrentTaskToDelayedList+0x3a>
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d007      	beq.n	80045ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800459e:	4b1a      	ldr	r3, [pc, #104]	; (8004608 <prvAddCurrentTaskToDelayedList+0x94>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	3304      	adds	r3, #4
 80045a4:	4619      	mov	r1, r3
 80045a6:	4819      	ldr	r0, [pc, #100]	; (800460c <prvAddCurrentTaskToDelayedList+0x98>)
 80045a8:	f7fe fb2d 	bl	8002c06 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80045ac:	e026      	b.n	80045fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	4413      	add	r3, r2
 80045b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80045b6:	4b14      	ldr	r3, [pc, #80]	; (8004608 <prvAddCurrentTaskToDelayedList+0x94>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68ba      	ldr	r2, [r7, #8]
 80045bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80045be:	68ba      	ldr	r2, [r7, #8]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d209      	bcs.n	80045da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045c6:	4b12      	ldr	r3, [pc, #72]	; (8004610 <prvAddCurrentTaskToDelayedList+0x9c>)
 80045c8:	681a      	ldr	r2, [r3, #0]
 80045ca:	4b0f      	ldr	r3, [pc, #60]	; (8004608 <prvAddCurrentTaskToDelayedList+0x94>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	3304      	adds	r3, #4
 80045d0:	4619      	mov	r1, r3
 80045d2:	4610      	mov	r0, r2
 80045d4:	f7fe fb3b 	bl	8002c4e <vListInsert>
}
 80045d8:	e010      	b.n	80045fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80045da:	4b0e      	ldr	r3, [pc, #56]	; (8004614 <prvAddCurrentTaskToDelayedList+0xa0>)
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	4b0a      	ldr	r3, [pc, #40]	; (8004608 <prvAddCurrentTaskToDelayedList+0x94>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	3304      	adds	r3, #4
 80045e4:	4619      	mov	r1, r3
 80045e6:	4610      	mov	r0, r2
 80045e8:	f7fe fb31 	bl	8002c4e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80045ec:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <prvAddCurrentTaskToDelayedList+0xa4>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d202      	bcs.n	80045fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80045f6:	4a08      	ldr	r2, [pc, #32]	; (8004618 <prvAddCurrentTaskToDelayedList+0xa4>)
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	6013      	str	r3, [r2, #0]
}
 80045fc:	bf00      	nop
 80045fe:	3710      	adds	r7, #16
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	20003e4c 	.word	0x20003e4c
 8004608:	20003974 	.word	0x20003974
 800460c:	20003e34 	.word	0x20003e34
 8004610:	20003e04 	.word	0x20003e04
 8004614:	20003e00 	.word	0x20003e00
 8004618:	20003e68 	.word	0x20003e68

0800461c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b088      	sub	sp, #32
 8004620:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004626:	f000 fac7 	bl	8004bb8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800462a:	4b18      	ldr	r3, [pc, #96]	; (800468c <xTimerCreateTimerTask+0x70>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d020      	beq.n	8004674 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004632:	2300      	movs	r3, #0
 8004634:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004636:	2300      	movs	r3, #0
 8004638:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800463a:	463a      	mov	r2, r7
 800463c:	1d39      	adds	r1, r7, #4
 800463e:	f107 0308 	add.w	r3, r7, #8
 8004642:	4618      	mov	r0, r3
 8004644:	f7fe f8d6 	bl	80027f4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004648:	6839      	ldr	r1, [r7, #0]
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	9202      	str	r2, [sp, #8]
 8004650:	9301      	str	r3, [sp, #4]
 8004652:	2302      	movs	r3, #2
 8004654:	9300      	str	r3, [sp, #0]
 8004656:	2300      	movs	r3, #0
 8004658:	460a      	mov	r2, r1
 800465a:	490d      	ldr	r1, [pc, #52]	; (8004690 <xTimerCreateTimerTask+0x74>)
 800465c:	480d      	ldr	r0, [pc, #52]	; (8004694 <xTimerCreateTimerTask+0x78>)
 800465e:	f7ff f98f 	bl	8003980 <xTaskCreateStatic>
 8004662:	4603      	mov	r3, r0
 8004664:	4a0c      	ldr	r2, [pc, #48]	; (8004698 <xTimerCreateTimerTask+0x7c>)
 8004666:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004668:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <xTimerCreateTimerTask+0x7c>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d001      	beq.n	8004674 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8004670:	2301      	movs	r3, #1
 8004672:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d102      	bne.n	8004680 <xTimerCreateTimerTask+0x64>
 800467a:	f7fe fced 	bl	8003058 <ulSetInterruptMask>
 800467e:	e7fe      	b.n	800467e <xTimerCreateTimerTask+0x62>
	return xReturn;
 8004680:	68fb      	ldr	r3, [r7, #12]
}
 8004682:	4618      	mov	r0, r3
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	20003ea4 	.word	0x20003ea4
 8004690:	08005cfc 	.word	0x08005cfc
 8004694:	080047b1 	.word	0x080047b1
 8004698:	20003ea8 	.word	0x20003ea8

0800469c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800469c:	b580      	push	{r7, lr}
 800469e:	b08a      	sub	sp, #40	; 0x28
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	60f8      	str	r0, [r7, #12]
 80046a4:	60b9      	str	r1, [r7, #8]
 80046a6:	607a      	str	r2, [r7, #4]
 80046a8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80046aa:	2300      	movs	r3, #0
 80046ac:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d102      	bne.n	80046ba <xTimerGenericCommand+0x1e>
 80046b4:	f7fe fcd0 	bl	8003058 <ulSetInterruptMask>
 80046b8:	e7fe      	b.n	80046b8 <xTimerGenericCommand+0x1c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80046ba:	4b1a      	ldr	r3, [pc, #104]	; (8004724 <xTimerGenericCommand+0x88>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d02a      	beq.n	8004718 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80046c2:	68bb      	ldr	r3, [r7, #8]
 80046c4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	2b05      	cmp	r3, #5
 80046d2:	dc18      	bgt.n	8004706 <xTimerGenericCommand+0x6a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80046d4:	f7ff fed2 	bl	800447c <xTaskGetSchedulerState>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d109      	bne.n	80046f2 <xTimerGenericCommand+0x56>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80046de:	4b11      	ldr	r3, [pc, #68]	; (8004724 <xTimerGenericCommand+0x88>)
 80046e0:	6818      	ldr	r0, [r3, #0]
 80046e2:	f107 0114 	add.w	r1, r7, #20
 80046e6:	2300      	movs	r3, #0
 80046e8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046ea:	f7fe fde8 	bl	80032be <xQueueGenericSend>
 80046ee:	6278      	str	r0, [r7, #36]	; 0x24
 80046f0:	e012      	b.n	8004718 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80046f2:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <xTimerGenericCommand+0x88>)
 80046f4:	6818      	ldr	r0, [r3, #0]
 80046f6:	f107 0114 	add.w	r1, r7, #20
 80046fa:	2300      	movs	r3, #0
 80046fc:	2200      	movs	r2, #0
 80046fe:	f7fe fdde 	bl	80032be <xQueueGenericSend>
 8004702:	6278      	str	r0, [r7, #36]	; 0x24
 8004704:	e008      	b.n	8004718 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004706:	4b07      	ldr	r3, [pc, #28]	; (8004724 <xTimerGenericCommand+0x88>)
 8004708:	6818      	ldr	r0, [r3, #0]
 800470a:	f107 0114 	add.w	r1, r7, #20
 800470e:	2300      	movs	r3, #0
 8004710:	683a      	ldr	r2, [r7, #0]
 8004712:	f7fe fe9d 	bl	8003450 <xQueueGenericSendFromISR>
 8004716:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800471a:	4618      	mov	r0, r3
 800471c:	3728      	adds	r7, #40	; 0x28
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	20003ea4 	.word	0x20003ea4

08004728 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004728:	b580      	push	{r7, lr}
 800472a:	b086      	sub	sp, #24
 800472c:	af02      	add	r7, sp, #8
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004732:	4b1e      	ldr	r3, [pc, #120]	; (80047ac <prvProcessExpiredTimer+0x84>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	3304      	adds	r3, #4
 8004740:	4618      	mov	r0, r3
 8004742:	f7fe fabd 	bl	8002cc0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	2b00      	cmp	r3, #0
 8004752:	d01a      	beq.n	800478a <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	699a      	ldr	r2, [r3, #24]
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	18d1      	adds	r1, r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	683a      	ldr	r2, [r7, #0]
 8004760:	68f8      	ldr	r0, [r7, #12]
 8004762:	f000 f8c1 	bl	80048e8 <prvInsertTimerInActiveList>
 8004766:	4603      	mov	r3, r0
 8004768:	2b00      	cmp	r3, #0
 800476a:	d017      	beq.n	800479c <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800476c:	2300      	movs	r3, #0
 800476e:	9300      	str	r3, [sp, #0]
 8004770:	2300      	movs	r3, #0
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	2100      	movs	r1, #0
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	f7ff ff90 	bl	800469c <xTimerGenericCommand>
 800477c:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d10b      	bne.n	800479c <prvProcessExpiredTimer+0x74>
 8004784:	f7fe fc68 	bl	8003058 <ulSetInterruptMask>
 8004788:	e7fe      	b.n	8004788 <prvProcessExpiredTimer+0x60>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004790:	f023 0301 	bic.w	r3, r3, #1
 8004794:	b2da      	uxtb	r2, r3
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a1b      	ldr	r3, [r3, #32]
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	4798      	blx	r3
}
 80047a4:	bf00      	nop
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	20003e9c 	.word	0x20003e9c

080047b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047b8:	f107 0308 	add.w	r3, r7, #8
 80047bc:	4618      	mov	r0, r3
 80047be:	f000 f84f 	bl	8004860 <prvGetNextExpireTime>
 80047c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	4619      	mov	r1, r3
 80047c8:	68f8      	ldr	r0, [r7, #12]
 80047ca:	f000 f803 	bl	80047d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80047ce:	f000 f8cd 	bl	800496c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047d2:	e7f1      	b.n	80047b8 <prvTimerTask+0x8>

080047d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80047de:	f7ff fac5 	bl	8003d6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047e2:	f107 0308 	add.w	r3, r7, #8
 80047e6:	4618      	mov	r0, r3
 80047e8:	f000 f85e 	bl	80048a8 <prvSampleTimeNow>
 80047ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d12a      	bne.n	800484a <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10a      	bne.n	8004810 <prvProcessTimerOrBlockTask+0x3c>
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d806      	bhi.n	8004810 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8004802:	f7ff fac1 	bl	8003d88 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004806:	68f9      	ldr	r1, [r7, #12]
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f7ff ff8d 	bl	8004728 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800480e:	e01e      	b.n	800484e <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d008      	beq.n	8004828 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004816:	4b10      	ldr	r3, [pc, #64]	; (8004858 <prvProcessTimerOrBlockTask+0x84>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d101      	bne.n	8004824 <prvProcessTimerOrBlockTask+0x50>
 8004820:	2301      	movs	r3, #1
 8004822:	e000      	b.n	8004826 <prvProcessTimerOrBlockTask+0x52>
 8004824:	2300      	movs	r3, #0
 8004826:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004828:	4b0c      	ldr	r3, [pc, #48]	; (800485c <prvProcessTimerOrBlockTask+0x88>)
 800482a:	6818      	ldr	r0, [r3, #0]
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	4619      	mov	r1, r3
 8004836:	f7ff f86f 	bl	8003918 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800483a:	f7ff faa5 	bl	8003d88 <xTaskResumeAll>
 800483e:	4603      	mov	r3, r0
 8004840:	2b00      	cmp	r3, #0
 8004842:	d104      	bne.n	800484e <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8004844:	f7fe fabc 	bl	8002dc0 <vPortYield>
}
 8004848:	e001      	b.n	800484e <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 800484a:	f7ff fa9d 	bl	8003d88 <xTaskResumeAll>
}
 800484e:	bf00      	nop
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}
 8004856:	bf00      	nop
 8004858:	20003ea0 	.word	0x20003ea0
 800485c:	20003ea4 	.word	0x20003ea4

08004860 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004860:	b480      	push	{r7}
 8004862:	b085      	sub	sp, #20
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004868:	4b0e      	ldr	r3, [pc, #56]	; (80048a4 <prvGetNextExpireTime+0x44>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <prvGetNextExpireTime+0x16>
 8004872:	2201      	movs	r2, #1
 8004874:	e000      	b.n	8004878 <prvGetNextExpireTime+0x18>
 8004876:	2200      	movs	r2, #0
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d105      	bne.n	8004890 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004884:	4b07      	ldr	r3, [pc, #28]	; (80048a4 <prvGetNextExpireTime+0x44>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68db      	ldr	r3, [r3, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	60fb      	str	r3, [r7, #12]
 800488e:	e001      	b.n	8004894 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004890:	2300      	movs	r3, #0
 8004892:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004894:	68fb      	ldr	r3, [r7, #12]
}
 8004896:	4618      	mov	r0, r3
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
 80048a2:	bf00      	nop
 80048a4:	20003e9c 	.word	0x20003e9c

080048a8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80048b0:	f7ff faf8 	bl	8003ea4 <xTaskGetTickCount>
 80048b4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80048b6:	4b0b      	ldr	r3, [pc, #44]	; (80048e4 <prvSampleTimeNow+0x3c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	68fa      	ldr	r2, [r7, #12]
 80048bc:	429a      	cmp	r2, r3
 80048be:	d205      	bcs.n	80048cc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80048c0:	f000 f91e 	bl	8004b00 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	e002      	b.n	80048d2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80048d2:	4a04      	ldr	r2, [pc, #16]	; (80048e4 <prvSampleTimeNow+0x3c>)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80048d8:	68fb      	ldr	r3, [r7, #12]
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3710      	adds	r7, #16
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	20003eac 	.word	0x20003eac

080048e8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80048f6:	2300      	movs	r3, #0
 80048f8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	68ba      	ldr	r2, [r7, #8]
 80048fe:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	68fa      	ldr	r2, [r7, #12]
 8004904:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	429a      	cmp	r2, r3
 800490c:	d812      	bhi.n	8004934 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	1ad2      	subs	r2, r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	429a      	cmp	r2, r3
 800491a:	d302      	bcc.n	8004922 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800491c:	2301      	movs	r3, #1
 800491e:	617b      	str	r3, [r7, #20]
 8004920:	e01b      	b.n	800495a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004922:	4b10      	ldr	r3, [pc, #64]	; (8004964 <prvInsertTimerInActiveList+0x7c>)
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	3304      	adds	r3, #4
 800492a:	4619      	mov	r1, r3
 800492c:	4610      	mov	r0, r2
 800492e:	f7fe f98e 	bl	8002c4e <vListInsert>
 8004932:	e012      	b.n	800495a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	429a      	cmp	r2, r3
 800493a:	d206      	bcs.n	800494a <prvInsertTimerInActiveList+0x62>
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	429a      	cmp	r2, r3
 8004942:	d302      	bcc.n	800494a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004944:	2301      	movs	r3, #1
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	e007      	b.n	800495a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800494a:	4b07      	ldr	r3, [pc, #28]	; (8004968 <prvInsertTimerInActiveList+0x80>)
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	3304      	adds	r3, #4
 8004952:	4619      	mov	r1, r3
 8004954:	4610      	mov	r0, r2
 8004956:	f7fe f97a 	bl	8002c4e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800495a:	697b      	ldr	r3, [r7, #20]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3718      	adds	r7, #24
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	20003ea0 	.word	0x20003ea0
 8004968:	20003e9c 	.word	0x20003e9c

0800496c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800496c:	b580      	push	{r7, lr}
 800496e:	b08c      	sub	sp, #48	; 0x30
 8004970:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004972:	e0b2      	b.n	8004ada <prvProcessReceivedCommands+0x16e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	2b00      	cmp	r3, #0
 8004978:	da11      	bge.n	800499e <prvProcessReceivedCommands+0x32>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800497a:	f107 0308 	add.w	r3, r7, #8
 800497e:	3304      	adds	r3, #4
 8004980:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004984:	2b00      	cmp	r3, #0
 8004986:	d102      	bne.n	800498e <prvProcessReceivedCommands+0x22>
 8004988:	f7fe fb66 	bl	8003058 <ulSetInterruptMask>
 800498c:	e7fe      	b.n	800498c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800498e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004994:	6850      	ldr	r0, [r2, #4]
 8004996:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004998:	6892      	ldr	r2, [r2, #8]
 800499a:	4611      	mov	r1, r2
 800499c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f2c0 8099 	blt.w	8004ad8 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80049aa:	6a3b      	ldr	r3, [r7, #32]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d004      	beq.n	80049bc <prvProcessReceivedCommands+0x50>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049b2:	6a3b      	ldr	r3, [r7, #32]
 80049b4:	3304      	adds	r3, #4
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7fe f982 	bl	8002cc0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049bc:	1d3b      	adds	r3, r7, #4
 80049be:	4618      	mov	r0, r3
 80049c0:	f7ff ff72 	bl	80048a8 <prvSampleTimeNow>
 80049c4:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b09      	cmp	r3, #9
 80049ca:	f200 8086 	bhi.w	8004ada <prvProcessReceivedCommands+0x16e>
 80049ce:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <prvProcessReceivedCommands+0x68>)
 80049d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d4:	080049fd 	.word	0x080049fd
 80049d8:	080049fd 	.word	0x080049fd
 80049dc:	080049fd 	.word	0x080049fd
 80049e0:	08004a61 	.word	0x08004a61
 80049e4:	08004a75 	.word	0x08004a75
 80049e8:	08004aaf 	.word	0x08004aaf
 80049ec:	080049fd 	.word	0x080049fd
 80049f0:	080049fd 	.word	0x080049fd
 80049f4:	08004a61 	.word	0x08004a61
 80049f8:	08004a75 	.word	0x08004a75
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80049fc:	6a3b      	ldr	r3, [r7, #32]
 80049fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a02:	f043 0301 	orr.w	r3, r3, #1
 8004a06:	b2da      	uxtb	r2, r3
 8004a08:	6a3b      	ldr	r3, [r7, #32]
 8004a0a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	18d1      	adds	r1, r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	69fa      	ldr	r2, [r7, #28]
 8004a1a:	6a38      	ldr	r0, [r7, #32]
 8004a1c:	f7ff ff64 	bl	80048e8 <prvInsertTimerInActiveList>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d059      	beq.n	8004ada <prvProcessReceivedCommands+0x16e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a26:	6a3b      	ldr	r3, [r7, #32]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	6a38      	ldr	r0, [r7, #32]
 8004a2c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a2e:	6a3b      	ldr	r3, [r7, #32]
 8004a30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d04e      	beq.n	8004ada <prvProcessReceivedCommands+0x16e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004a3c:	68fa      	ldr	r2, [r7, #12]
 8004a3e:	6a3b      	ldr	r3, [r7, #32]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	441a      	add	r2, r3
 8004a44:	2300      	movs	r3, #0
 8004a46:	9300      	str	r3, [sp, #0]
 8004a48:	2300      	movs	r3, #0
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	6a38      	ldr	r0, [r7, #32]
 8004a4e:	f7ff fe25 	bl	800469c <xTimerGenericCommand>
 8004a52:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 8004a54:	69bb      	ldr	r3, [r7, #24]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d13f      	bne.n	8004ada <prvProcessReceivedCommands+0x16e>
 8004a5a:	f7fe fafd 	bl	8003058 <ulSetInterruptMask>
 8004a5e:	e7fe      	b.n	8004a5e <prvProcessReceivedCommands+0xf2>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004a60:	6a3b      	ldr	r3, [r7, #32]
 8004a62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a66:	f023 0301 	bic.w	r3, r3, #1
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	6a3b      	ldr	r3, [r7, #32]
 8004a6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004a72:	e032      	b.n	8004ada <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a7a:	f043 0301 	orr.w	r3, r3, #1
 8004a7e:	b2da      	uxtb	r2, r3
 8004a80:	6a3b      	ldr	r3, [r7, #32]
 8004a82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004a86:	68fa      	ldr	r2, [r7, #12]
 8004a88:	6a3b      	ldr	r3, [r7, #32]
 8004a8a:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004a8c:	6a3b      	ldr	r3, [r7, #32]
 8004a8e:	699b      	ldr	r3, [r3, #24]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d102      	bne.n	8004a9a <prvProcessReceivedCommands+0x12e>
 8004a94:	f7fe fae0 	bl	8003058 <ulSetInterruptMask>
 8004a98:	e7fe      	b.n	8004a98 <prvProcessReceivedCommands+0x12c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004a9a:	6a3b      	ldr	r3, [r7, #32]
 8004a9c:	699a      	ldr	r2, [r3, #24]
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	18d1      	adds	r1, r2, r3
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	69fa      	ldr	r2, [r7, #28]
 8004aa6:	6a38      	ldr	r0, [r7, #32]
 8004aa8:	f7ff ff1e 	bl	80048e8 <prvInsertTimerInActiveList>
					break;
 8004aac:	e015      	b.n	8004ada <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004aae:	6a3b      	ldr	r3, [r7, #32]
 8004ab0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d103      	bne.n	8004ac4 <prvProcessReceivedCommands+0x158>
						{
							vPortFree( pxTimer );
 8004abc:	6a38      	ldr	r0, [r7, #32]
 8004abe:	f7fd ff67 	bl	8002990 <vPortFree>
 8004ac2:	e00a      	b.n	8004ada <prvProcessReceivedCommands+0x16e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ac4:	6a3b      	ldr	r3, [r7, #32]
 8004ac6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004aca:	f023 0301 	bic.w	r3, r3, #1
 8004ace:	b2da      	uxtb	r2, r3
 8004ad0:	6a3b      	ldr	r3, [r7, #32]
 8004ad2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004ad6:	e000      	b.n	8004ada <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8004ad8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004ada:	4b08      	ldr	r3, [pc, #32]	; (8004afc <prvProcessReceivedCommands+0x190>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f107 0108 	add.w	r1, r7, #8
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7fe fd24 	bl	8003532 <xQueueReceive>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	f47f af41 	bne.w	8004974 <prvProcessReceivedCommands+0x8>
	}
}
 8004af2:	bf00      	nop
 8004af4:	bf00      	nop
 8004af6:	3728      	adds	r7, #40	; 0x28
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	20003ea4 	.word	0x20003ea4

08004b00 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b088      	sub	sp, #32
 8004b04:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b06:	e040      	b.n	8004b8a <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004b08:	4b29      	ldr	r3, [pc, #164]	; (8004bb0 <prvSwitchTimerLists+0xb0>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b12:	4b27      	ldr	r3, [pc, #156]	; (8004bb0 <prvSwitchTimerLists+0xb0>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	68db      	ldr	r3, [r3, #12]
 8004b1a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	3304      	adds	r3, #4
 8004b20:	4618      	mov	r0, r3
 8004b22:	f7fe f8cd 	bl	8002cc0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6a1b      	ldr	r3, [r3, #32]
 8004b2a:	68f8      	ldr	r0, [r7, #12]
 8004b2c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b34:	f003 0304 	and.w	r3, r3, #4
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d026      	beq.n	8004b8a <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	699b      	ldr	r3, [r3, #24]
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	4413      	add	r3, r2
 8004b44:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004b46:	68ba      	ldr	r2, [r7, #8]
 8004b48:	693b      	ldr	r3, [r7, #16]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d90e      	bls.n	8004b6c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	68ba      	ldr	r2, [r7, #8]
 8004b52:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004b5a:	4b15      	ldr	r3, [pc, #84]	; (8004bb0 <prvSwitchTimerLists+0xb0>)
 8004b5c:	681a      	ldr	r2, [r3, #0]
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	3304      	adds	r3, #4
 8004b62:	4619      	mov	r1, r3
 8004b64:	4610      	mov	r0, r2
 8004b66:	f7fe f872 	bl	8002c4e <vListInsert>
 8004b6a:	e00e      	b.n	8004b8a <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	2300      	movs	r3, #0
 8004b72:	693a      	ldr	r2, [r7, #16]
 8004b74:	2100      	movs	r1, #0
 8004b76:	68f8      	ldr	r0, [r7, #12]
 8004b78:	f7ff fd90 	bl	800469c <xTimerGenericCommand>
 8004b7c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d102      	bne.n	8004b8a <prvSwitchTimerLists+0x8a>
 8004b84:	f7fe fa68 	bl	8003058 <ulSetInterruptMask>
 8004b88:	e7fe      	b.n	8004b88 <prvSwitchTimerLists+0x88>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004b8a:	4b09      	ldr	r3, [pc, #36]	; (8004bb0 <prvSwitchTimerLists+0xb0>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1b9      	bne.n	8004b08 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004b94:	4b06      	ldr	r3, [pc, #24]	; (8004bb0 <prvSwitchTimerLists+0xb0>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004b9a:	4b06      	ldr	r3, [pc, #24]	; (8004bb4 <prvSwitchTimerLists+0xb4>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a04      	ldr	r2, [pc, #16]	; (8004bb0 <prvSwitchTimerLists+0xb0>)
 8004ba0:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004ba2:	4a04      	ldr	r2, [pc, #16]	; (8004bb4 <prvSwitchTimerLists+0xb4>)
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	6013      	str	r3, [r2, #0]
}
 8004ba8:	bf00      	nop
 8004baa:	3718      	adds	r7, #24
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bd80      	pop	{r7, pc}
 8004bb0:	20003e9c 	.word	0x20003e9c
 8004bb4:	20003ea0 	.word	0x20003ea0

08004bb8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004bbe:	f7fe f911 	bl	8002de4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004bc2:	4b15      	ldr	r3, [pc, #84]	; (8004c18 <prvCheckForValidListAndQueue+0x60>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d120      	bne.n	8004c0c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004bca:	4814      	ldr	r0, [pc, #80]	; (8004c1c <prvCheckForValidListAndQueue+0x64>)
 8004bcc:	f7fd ffee 	bl	8002bac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004bd0:	4813      	ldr	r0, [pc, #76]	; (8004c20 <prvCheckForValidListAndQueue+0x68>)
 8004bd2:	f7fd ffeb 	bl	8002bac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004bd6:	4b13      	ldr	r3, [pc, #76]	; (8004c24 <prvCheckForValidListAndQueue+0x6c>)
 8004bd8:	4a10      	ldr	r2, [pc, #64]	; (8004c1c <prvCheckForValidListAndQueue+0x64>)
 8004bda:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004bdc:	4b12      	ldr	r3, [pc, #72]	; (8004c28 <prvCheckForValidListAndQueue+0x70>)
 8004bde:	4a10      	ldr	r2, [pc, #64]	; (8004c20 <prvCheckForValidListAndQueue+0x68>)
 8004be0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004be2:	2300      	movs	r3, #0
 8004be4:	9300      	str	r3, [sp, #0]
 8004be6:	4b11      	ldr	r3, [pc, #68]	; (8004c2c <prvCheckForValidListAndQueue+0x74>)
 8004be8:	4a11      	ldr	r2, [pc, #68]	; (8004c30 <prvCheckForValidListAndQueue+0x78>)
 8004bea:	2110      	movs	r1, #16
 8004bec:	200a      	movs	r0, #10
 8004bee:	f7fe faf3 	bl	80031d8 <xQueueGenericCreateStatic>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	4a08      	ldr	r2, [pc, #32]	; (8004c18 <prvCheckForValidListAndQueue+0x60>)
 8004bf6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004bf8:	4b07      	ldr	r3, [pc, #28]	; (8004c18 <prvCheckForValidListAndQueue+0x60>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d005      	beq.n	8004c0c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004c00:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <prvCheckForValidListAndQueue+0x60>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	490b      	ldr	r1, [pc, #44]	; (8004c34 <prvCheckForValidListAndQueue+0x7c>)
 8004c06:	4618      	mov	r0, r3
 8004c08:	f7fe fe5c 	bl	80038c4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004c0c:	f7fe f8fc 	bl	8002e08 <vPortExitCritical>
}
 8004c10:	bf00      	nop
 8004c12:	46bd      	mov	sp, r7
 8004c14:	bd80      	pop	{r7, pc}
 8004c16:	bf00      	nop
 8004c18:	20003ea4 	.word	0x20003ea4
 8004c1c:	20003e74 	.word	0x20003e74
 8004c20:	20003e88 	.word	0x20003e88
 8004c24:	20003e9c 	.word	0x20003e9c
 8004c28:	20003ea0 	.word	0x20003ea0
 8004c2c:	20003f50 	.word	0x20003f50
 8004c30:	20003eb0 	.word	0x20003eb0
 8004c34:	08005d04 	.word	0x08005d04

08004c38 <__errno>:
 8004c38:	4b01      	ldr	r3, [pc, #4]	; (8004c40 <__errno+0x8>)
 8004c3a:	6818      	ldr	r0, [r3, #0]
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	20000058 	.word	0x20000058

08004c44 <__libc_init_array>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	4d0d      	ldr	r5, [pc, #52]	; (8004c7c <__libc_init_array+0x38>)
 8004c48:	2600      	movs	r6, #0
 8004c4a:	4c0d      	ldr	r4, [pc, #52]	; (8004c80 <__libc_init_array+0x3c>)
 8004c4c:	1b64      	subs	r4, r4, r5
 8004c4e:	10a4      	asrs	r4, r4, #2
 8004c50:	42a6      	cmp	r6, r4
 8004c52:	d109      	bne.n	8004c68 <__libc_init_array+0x24>
 8004c54:	4d0b      	ldr	r5, [pc, #44]	; (8004c84 <__libc_init_array+0x40>)
 8004c56:	2600      	movs	r6, #0
 8004c58:	4c0b      	ldr	r4, [pc, #44]	; (8004c88 <__libc_init_array+0x44>)
 8004c5a:	f001 f807 	bl	8005c6c <_init>
 8004c5e:	1b64      	subs	r4, r4, r5
 8004c60:	10a4      	asrs	r4, r4, #2
 8004c62:	42a6      	cmp	r6, r4
 8004c64:	d105      	bne.n	8004c72 <__libc_init_array+0x2e>
 8004c66:	bd70      	pop	{r4, r5, r6, pc}
 8004c68:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c6c:	3601      	adds	r6, #1
 8004c6e:	4798      	blx	r3
 8004c70:	e7ee      	b.n	8004c50 <__libc_init_array+0xc>
 8004c72:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c76:	3601      	adds	r6, #1
 8004c78:	4798      	blx	r3
 8004c7a:	e7f2      	b.n	8004c62 <__libc_init_array+0x1e>
 8004c7c:	08005e00 	.word	0x08005e00
 8004c80:	08005e00 	.word	0x08005e00
 8004c84:	08005e00 	.word	0x08005e00
 8004c88:	08005e04 	.word	0x08005e04

08004c8c <memcpy>:
 8004c8c:	440a      	add	r2, r1
 8004c8e:	1e43      	subs	r3, r0, #1
 8004c90:	4291      	cmp	r1, r2
 8004c92:	d100      	bne.n	8004c96 <memcpy+0xa>
 8004c94:	4770      	bx	lr
 8004c96:	b510      	push	{r4, lr}
 8004c98:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c9c:	4291      	cmp	r1, r2
 8004c9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ca2:	d1f9      	bne.n	8004c98 <memcpy+0xc>
 8004ca4:	bd10      	pop	{r4, pc}

08004ca6 <memset>:
 8004ca6:	4402      	add	r2, r0
 8004ca8:	4603      	mov	r3, r0
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d100      	bne.n	8004cb0 <memset+0xa>
 8004cae:	4770      	bx	lr
 8004cb0:	f803 1b01 	strb.w	r1, [r3], #1
 8004cb4:	e7f9      	b.n	8004caa <memset+0x4>
	...

08004cb8 <iprintf>:
 8004cb8:	b40f      	push	{r0, r1, r2, r3}
 8004cba:	4b0a      	ldr	r3, [pc, #40]	; (8004ce4 <iprintf+0x2c>)
 8004cbc:	b513      	push	{r0, r1, r4, lr}
 8004cbe:	681c      	ldr	r4, [r3, #0]
 8004cc0:	b124      	cbz	r4, 8004ccc <iprintf+0x14>
 8004cc2:	69a3      	ldr	r3, [r4, #24]
 8004cc4:	b913      	cbnz	r3, 8004ccc <iprintf+0x14>
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	f000 fa5c 	bl	8005184 <__sinit>
 8004ccc:	ab05      	add	r3, sp, #20
 8004cce:	9a04      	ldr	r2, [sp, #16]
 8004cd0:	68a1      	ldr	r1, [r4, #8]
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	9301      	str	r3, [sp, #4]
 8004cd6:	f000 fc2d 	bl	8005534 <_vfiprintf_r>
 8004cda:	b002      	add	sp, #8
 8004cdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ce0:	b004      	add	sp, #16
 8004ce2:	4770      	bx	lr
 8004ce4:	20000058 	.word	0x20000058

08004ce8 <_puts_r>:
 8004ce8:	b570      	push	{r4, r5, r6, lr}
 8004cea:	460e      	mov	r6, r1
 8004cec:	4605      	mov	r5, r0
 8004cee:	b118      	cbz	r0, 8004cf8 <_puts_r+0x10>
 8004cf0:	6983      	ldr	r3, [r0, #24]
 8004cf2:	b90b      	cbnz	r3, 8004cf8 <_puts_r+0x10>
 8004cf4:	f000 fa46 	bl	8005184 <__sinit>
 8004cf8:	69ab      	ldr	r3, [r5, #24]
 8004cfa:	68ac      	ldr	r4, [r5, #8]
 8004cfc:	b913      	cbnz	r3, 8004d04 <_puts_r+0x1c>
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f000 fa40 	bl	8005184 <__sinit>
 8004d04:	4b2c      	ldr	r3, [pc, #176]	; (8004db8 <_puts_r+0xd0>)
 8004d06:	429c      	cmp	r4, r3
 8004d08:	d120      	bne.n	8004d4c <_puts_r+0x64>
 8004d0a:	686c      	ldr	r4, [r5, #4]
 8004d0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d0e:	07db      	lsls	r3, r3, #31
 8004d10:	d405      	bmi.n	8004d1e <_puts_r+0x36>
 8004d12:	89a3      	ldrh	r3, [r4, #12]
 8004d14:	0598      	lsls	r0, r3, #22
 8004d16:	d402      	bmi.n	8004d1e <_puts_r+0x36>
 8004d18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d1a:	f000 fad1 	bl	80052c0 <__retarget_lock_acquire_recursive>
 8004d1e:	89a3      	ldrh	r3, [r4, #12]
 8004d20:	0719      	lsls	r1, r3, #28
 8004d22:	d51d      	bpl.n	8004d60 <_puts_r+0x78>
 8004d24:	6923      	ldr	r3, [r4, #16]
 8004d26:	b1db      	cbz	r3, 8004d60 <_puts_r+0x78>
 8004d28:	3e01      	subs	r6, #1
 8004d2a:	68a3      	ldr	r3, [r4, #8]
 8004d2c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004d30:	3b01      	subs	r3, #1
 8004d32:	60a3      	str	r3, [r4, #8]
 8004d34:	bb39      	cbnz	r1, 8004d86 <_puts_r+0x9e>
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	da38      	bge.n	8004dac <_puts_r+0xc4>
 8004d3a:	4622      	mov	r2, r4
 8004d3c:	210a      	movs	r1, #10
 8004d3e:	4628      	mov	r0, r5
 8004d40:	f000 f848 	bl	8004dd4 <__swbuf_r>
 8004d44:	3001      	adds	r0, #1
 8004d46:	d011      	beq.n	8004d6c <_puts_r+0x84>
 8004d48:	250a      	movs	r5, #10
 8004d4a:	e011      	b.n	8004d70 <_puts_r+0x88>
 8004d4c:	4b1b      	ldr	r3, [pc, #108]	; (8004dbc <_puts_r+0xd4>)
 8004d4e:	429c      	cmp	r4, r3
 8004d50:	d101      	bne.n	8004d56 <_puts_r+0x6e>
 8004d52:	68ac      	ldr	r4, [r5, #8]
 8004d54:	e7da      	b.n	8004d0c <_puts_r+0x24>
 8004d56:	4b1a      	ldr	r3, [pc, #104]	; (8004dc0 <_puts_r+0xd8>)
 8004d58:	429c      	cmp	r4, r3
 8004d5a:	bf08      	it	eq
 8004d5c:	68ec      	ldreq	r4, [r5, #12]
 8004d5e:	e7d5      	b.n	8004d0c <_puts_r+0x24>
 8004d60:	4621      	mov	r1, r4
 8004d62:	4628      	mov	r0, r5
 8004d64:	f000 f888 	bl	8004e78 <__swsetup_r>
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	d0dd      	beq.n	8004d28 <_puts_r+0x40>
 8004d6c:	f04f 35ff 	mov.w	r5, #4294967295
 8004d70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004d72:	07da      	lsls	r2, r3, #31
 8004d74:	d405      	bmi.n	8004d82 <_puts_r+0x9a>
 8004d76:	89a3      	ldrh	r3, [r4, #12]
 8004d78:	059b      	lsls	r3, r3, #22
 8004d7a:	d402      	bmi.n	8004d82 <_puts_r+0x9a>
 8004d7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d7e:	f000 faa0 	bl	80052c2 <__retarget_lock_release_recursive>
 8004d82:	4628      	mov	r0, r5
 8004d84:	bd70      	pop	{r4, r5, r6, pc}
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	da04      	bge.n	8004d94 <_puts_r+0xac>
 8004d8a:	69a2      	ldr	r2, [r4, #24]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	dc06      	bgt.n	8004d9e <_puts_r+0xb6>
 8004d90:	290a      	cmp	r1, #10
 8004d92:	d004      	beq.n	8004d9e <_puts_r+0xb6>
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	1c5a      	adds	r2, r3, #1
 8004d98:	6022      	str	r2, [r4, #0]
 8004d9a:	7019      	strb	r1, [r3, #0]
 8004d9c:	e7c5      	b.n	8004d2a <_puts_r+0x42>
 8004d9e:	4622      	mov	r2, r4
 8004da0:	4628      	mov	r0, r5
 8004da2:	f000 f817 	bl	8004dd4 <__swbuf_r>
 8004da6:	3001      	adds	r0, #1
 8004da8:	d1bf      	bne.n	8004d2a <_puts_r+0x42>
 8004daa:	e7df      	b.n	8004d6c <_puts_r+0x84>
 8004dac:	6823      	ldr	r3, [r4, #0]
 8004dae:	250a      	movs	r5, #10
 8004db0:	1c5a      	adds	r2, r3, #1
 8004db2:	6022      	str	r2, [r4, #0]
 8004db4:	701d      	strb	r5, [r3, #0]
 8004db6:	e7db      	b.n	8004d70 <_puts_r+0x88>
 8004db8:	08005d88 	.word	0x08005d88
 8004dbc:	08005da8 	.word	0x08005da8
 8004dc0:	08005d68 	.word	0x08005d68

08004dc4 <puts>:
 8004dc4:	4b02      	ldr	r3, [pc, #8]	; (8004dd0 <puts+0xc>)
 8004dc6:	4601      	mov	r1, r0
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	f7ff bf8d 	b.w	8004ce8 <_puts_r>
 8004dce:	bf00      	nop
 8004dd0:	20000058 	.word	0x20000058

08004dd4 <__swbuf_r>:
 8004dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd6:	460e      	mov	r6, r1
 8004dd8:	4614      	mov	r4, r2
 8004dda:	4605      	mov	r5, r0
 8004ddc:	b118      	cbz	r0, 8004de6 <__swbuf_r+0x12>
 8004dde:	6983      	ldr	r3, [r0, #24]
 8004de0:	b90b      	cbnz	r3, 8004de6 <__swbuf_r+0x12>
 8004de2:	f000 f9cf 	bl	8005184 <__sinit>
 8004de6:	4b21      	ldr	r3, [pc, #132]	; (8004e6c <__swbuf_r+0x98>)
 8004de8:	429c      	cmp	r4, r3
 8004dea:	d12b      	bne.n	8004e44 <__swbuf_r+0x70>
 8004dec:	686c      	ldr	r4, [r5, #4]
 8004dee:	69a3      	ldr	r3, [r4, #24]
 8004df0:	60a3      	str	r3, [r4, #8]
 8004df2:	89a3      	ldrh	r3, [r4, #12]
 8004df4:	071a      	lsls	r2, r3, #28
 8004df6:	d52f      	bpl.n	8004e58 <__swbuf_r+0x84>
 8004df8:	6923      	ldr	r3, [r4, #16]
 8004dfa:	b36b      	cbz	r3, 8004e58 <__swbuf_r+0x84>
 8004dfc:	6923      	ldr	r3, [r4, #16]
 8004dfe:	b2f6      	uxtb	r6, r6
 8004e00:	6820      	ldr	r0, [r4, #0]
 8004e02:	4637      	mov	r7, r6
 8004e04:	1ac0      	subs	r0, r0, r3
 8004e06:	6963      	ldr	r3, [r4, #20]
 8004e08:	4283      	cmp	r3, r0
 8004e0a:	dc04      	bgt.n	8004e16 <__swbuf_r+0x42>
 8004e0c:	4621      	mov	r1, r4
 8004e0e:	4628      	mov	r0, r5
 8004e10:	f000 f924 	bl	800505c <_fflush_r>
 8004e14:	bb30      	cbnz	r0, 8004e64 <__swbuf_r+0x90>
 8004e16:	68a3      	ldr	r3, [r4, #8]
 8004e18:	3001      	adds	r0, #1
 8004e1a:	3b01      	subs	r3, #1
 8004e1c:	60a3      	str	r3, [r4, #8]
 8004e1e:	6823      	ldr	r3, [r4, #0]
 8004e20:	1c5a      	adds	r2, r3, #1
 8004e22:	6022      	str	r2, [r4, #0]
 8004e24:	701e      	strb	r6, [r3, #0]
 8004e26:	6963      	ldr	r3, [r4, #20]
 8004e28:	4283      	cmp	r3, r0
 8004e2a:	d004      	beq.n	8004e36 <__swbuf_r+0x62>
 8004e2c:	89a3      	ldrh	r3, [r4, #12]
 8004e2e:	07db      	lsls	r3, r3, #31
 8004e30:	d506      	bpl.n	8004e40 <__swbuf_r+0x6c>
 8004e32:	2e0a      	cmp	r6, #10
 8004e34:	d104      	bne.n	8004e40 <__swbuf_r+0x6c>
 8004e36:	4621      	mov	r1, r4
 8004e38:	4628      	mov	r0, r5
 8004e3a:	f000 f90f 	bl	800505c <_fflush_r>
 8004e3e:	b988      	cbnz	r0, 8004e64 <__swbuf_r+0x90>
 8004e40:	4638      	mov	r0, r7
 8004e42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004e44:	4b0a      	ldr	r3, [pc, #40]	; (8004e70 <__swbuf_r+0x9c>)
 8004e46:	429c      	cmp	r4, r3
 8004e48:	d101      	bne.n	8004e4e <__swbuf_r+0x7a>
 8004e4a:	68ac      	ldr	r4, [r5, #8]
 8004e4c:	e7cf      	b.n	8004dee <__swbuf_r+0x1a>
 8004e4e:	4b09      	ldr	r3, [pc, #36]	; (8004e74 <__swbuf_r+0xa0>)
 8004e50:	429c      	cmp	r4, r3
 8004e52:	bf08      	it	eq
 8004e54:	68ec      	ldreq	r4, [r5, #12]
 8004e56:	e7ca      	b.n	8004dee <__swbuf_r+0x1a>
 8004e58:	4621      	mov	r1, r4
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	f000 f80c 	bl	8004e78 <__swsetup_r>
 8004e60:	2800      	cmp	r0, #0
 8004e62:	d0cb      	beq.n	8004dfc <__swbuf_r+0x28>
 8004e64:	f04f 37ff 	mov.w	r7, #4294967295
 8004e68:	e7ea      	b.n	8004e40 <__swbuf_r+0x6c>
 8004e6a:	bf00      	nop
 8004e6c:	08005d88 	.word	0x08005d88
 8004e70:	08005da8 	.word	0x08005da8
 8004e74:	08005d68 	.word	0x08005d68

08004e78 <__swsetup_r>:
 8004e78:	4b32      	ldr	r3, [pc, #200]	; (8004f44 <__swsetup_r+0xcc>)
 8004e7a:	b570      	push	{r4, r5, r6, lr}
 8004e7c:	681d      	ldr	r5, [r3, #0]
 8004e7e:	4606      	mov	r6, r0
 8004e80:	460c      	mov	r4, r1
 8004e82:	b125      	cbz	r5, 8004e8e <__swsetup_r+0x16>
 8004e84:	69ab      	ldr	r3, [r5, #24]
 8004e86:	b913      	cbnz	r3, 8004e8e <__swsetup_r+0x16>
 8004e88:	4628      	mov	r0, r5
 8004e8a:	f000 f97b 	bl	8005184 <__sinit>
 8004e8e:	4b2e      	ldr	r3, [pc, #184]	; (8004f48 <__swsetup_r+0xd0>)
 8004e90:	429c      	cmp	r4, r3
 8004e92:	d10f      	bne.n	8004eb4 <__swsetup_r+0x3c>
 8004e94:	686c      	ldr	r4, [r5, #4]
 8004e96:	89a3      	ldrh	r3, [r4, #12]
 8004e98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004e9c:	0719      	lsls	r1, r3, #28
 8004e9e:	d42c      	bmi.n	8004efa <__swsetup_r+0x82>
 8004ea0:	06dd      	lsls	r5, r3, #27
 8004ea2:	d411      	bmi.n	8004ec8 <__swsetup_r+0x50>
 8004ea4:	2309      	movs	r3, #9
 8004ea6:	6033      	str	r3, [r6, #0]
 8004ea8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004eac:	f04f 30ff 	mov.w	r0, #4294967295
 8004eb0:	81a3      	strh	r3, [r4, #12]
 8004eb2:	e03e      	b.n	8004f32 <__swsetup_r+0xba>
 8004eb4:	4b25      	ldr	r3, [pc, #148]	; (8004f4c <__swsetup_r+0xd4>)
 8004eb6:	429c      	cmp	r4, r3
 8004eb8:	d101      	bne.n	8004ebe <__swsetup_r+0x46>
 8004eba:	68ac      	ldr	r4, [r5, #8]
 8004ebc:	e7eb      	b.n	8004e96 <__swsetup_r+0x1e>
 8004ebe:	4b24      	ldr	r3, [pc, #144]	; (8004f50 <__swsetup_r+0xd8>)
 8004ec0:	429c      	cmp	r4, r3
 8004ec2:	bf08      	it	eq
 8004ec4:	68ec      	ldreq	r4, [r5, #12]
 8004ec6:	e7e6      	b.n	8004e96 <__swsetup_r+0x1e>
 8004ec8:	0758      	lsls	r0, r3, #29
 8004eca:	d512      	bpl.n	8004ef2 <__swsetup_r+0x7a>
 8004ecc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ece:	b141      	cbz	r1, 8004ee2 <__swsetup_r+0x6a>
 8004ed0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004ed4:	4299      	cmp	r1, r3
 8004ed6:	d002      	beq.n	8004ede <__swsetup_r+0x66>
 8004ed8:	4630      	mov	r0, r6
 8004eda:	f000 fa57 	bl	800538c <_free_r>
 8004ede:	2300      	movs	r3, #0
 8004ee0:	6363      	str	r3, [r4, #52]	; 0x34
 8004ee2:	89a3      	ldrh	r3, [r4, #12]
 8004ee4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004ee8:	81a3      	strh	r3, [r4, #12]
 8004eea:	2300      	movs	r3, #0
 8004eec:	6063      	str	r3, [r4, #4]
 8004eee:	6923      	ldr	r3, [r4, #16]
 8004ef0:	6023      	str	r3, [r4, #0]
 8004ef2:	89a3      	ldrh	r3, [r4, #12]
 8004ef4:	f043 0308 	orr.w	r3, r3, #8
 8004ef8:	81a3      	strh	r3, [r4, #12]
 8004efa:	6923      	ldr	r3, [r4, #16]
 8004efc:	b94b      	cbnz	r3, 8004f12 <__swsetup_r+0x9a>
 8004efe:	89a3      	ldrh	r3, [r4, #12]
 8004f00:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004f04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f08:	d003      	beq.n	8004f12 <__swsetup_r+0x9a>
 8004f0a:	4621      	mov	r1, r4
 8004f0c:	4630      	mov	r0, r6
 8004f0e:	f000 f9fd 	bl	800530c <__smakebuf_r>
 8004f12:	89a0      	ldrh	r0, [r4, #12]
 8004f14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004f18:	f010 0301 	ands.w	r3, r0, #1
 8004f1c:	d00a      	beq.n	8004f34 <__swsetup_r+0xbc>
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60a3      	str	r3, [r4, #8]
 8004f22:	6963      	ldr	r3, [r4, #20]
 8004f24:	425b      	negs	r3, r3
 8004f26:	61a3      	str	r3, [r4, #24]
 8004f28:	6923      	ldr	r3, [r4, #16]
 8004f2a:	b943      	cbnz	r3, 8004f3e <__swsetup_r+0xc6>
 8004f2c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004f30:	d1ba      	bne.n	8004ea8 <__swsetup_r+0x30>
 8004f32:	bd70      	pop	{r4, r5, r6, pc}
 8004f34:	0781      	lsls	r1, r0, #30
 8004f36:	bf58      	it	pl
 8004f38:	6963      	ldrpl	r3, [r4, #20]
 8004f3a:	60a3      	str	r3, [r4, #8]
 8004f3c:	e7f4      	b.n	8004f28 <__swsetup_r+0xb0>
 8004f3e:	2000      	movs	r0, #0
 8004f40:	e7f7      	b.n	8004f32 <__swsetup_r+0xba>
 8004f42:	bf00      	nop
 8004f44:	20000058 	.word	0x20000058
 8004f48:	08005d88 	.word	0x08005d88
 8004f4c:	08005da8 	.word	0x08005da8
 8004f50:	08005d68 	.word	0x08005d68

08004f54 <__sflush_r>:
 8004f54:	898a      	ldrh	r2, [r1, #12]
 8004f56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f5a:	4605      	mov	r5, r0
 8004f5c:	0710      	lsls	r0, r2, #28
 8004f5e:	460c      	mov	r4, r1
 8004f60:	d458      	bmi.n	8005014 <__sflush_r+0xc0>
 8004f62:	684b      	ldr	r3, [r1, #4]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	dc05      	bgt.n	8004f74 <__sflush_r+0x20>
 8004f68:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	dc02      	bgt.n	8004f74 <__sflush_r+0x20>
 8004f6e:	2000      	movs	r0, #0
 8004f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f74:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004f76:	2e00      	cmp	r6, #0
 8004f78:	d0f9      	beq.n	8004f6e <__sflush_r+0x1a>
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8004f80:	682f      	ldr	r7, [r5, #0]
 8004f82:	602b      	str	r3, [r5, #0]
 8004f84:	d032      	beq.n	8004fec <__sflush_r+0x98>
 8004f86:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004f88:	89a3      	ldrh	r3, [r4, #12]
 8004f8a:	075a      	lsls	r2, r3, #29
 8004f8c:	d505      	bpl.n	8004f9a <__sflush_r+0x46>
 8004f8e:	6863      	ldr	r3, [r4, #4]
 8004f90:	1ac0      	subs	r0, r0, r3
 8004f92:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004f94:	b10b      	cbz	r3, 8004f9a <__sflush_r+0x46>
 8004f96:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f98:	1ac0      	subs	r0, r0, r3
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004fa0:	4628      	mov	r0, r5
 8004fa2:	6a21      	ldr	r1, [r4, #32]
 8004fa4:	47b0      	blx	r6
 8004fa6:	1c43      	adds	r3, r0, #1
 8004fa8:	89a3      	ldrh	r3, [r4, #12]
 8004faa:	d106      	bne.n	8004fba <__sflush_r+0x66>
 8004fac:	6829      	ldr	r1, [r5, #0]
 8004fae:	291d      	cmp	r1, #29
 8004fb0:	d82c      	bhi.n	800500c <__sflush_r+0xb8>
 8004fb2:	4a29      	ldr	r2, [pc, #164]	; (8005058 <__sflush_r+0x104>)
 8004fb4:	40ca      	lsrs	r2, r1
 8004fb6:	07d6      	lsls	r6, r2, #31
 8004fb8:	d528      	bpl.n	800500c <__sflush_r+0xb8>
 8004fba:	2200      	movs	r2, #0
 8004fbc:	04d9      	lsls	r1, r3, #19
 8004fbe:	6062      	str	r2, [r4, #4]
 8004fc0:	6922      	ldr	r2, [r4, #16]
 8004fc2:	6022      	str	r2, [r4, #0]
 8004fc4:	d504      	bpl.n	8004fd0 <__sflush_r+0x7c>
 8004fc6:	1c42      	adds	r2, r0, #1
 8004fc8:	d101      	bne.n	8004fce <__sflush_r+0x7a>
 8004fca:	682b      	ldr	r3, [r5, #0]
 8004fcc:	b903      	cbnz	r3, 8004fd0 <__sflush_r+0x7c>
 8004fce:	6560      	str	r0, [r4, #84]	; 0x54
 8004fd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004fd2:	602f      	str	r7, [r5, #0]
 8004fd4:	2900      	cmp	r1, #0
 8004fd6:	d0ca      	beq.n	8004f6e <__sflush_r+0x1a>
 8004fd8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004fdc:	4299      	cmp	r1, r3
 8004fde:	d002      	beq.n	8004fe6 <__sflush_r+0x92>
 8004fe0:	4628      	mov	r0, r5
 8004fe2:	f000 f9d3 	bl	800538c <_free_r>
 8004fe6:	2000      	movs	r0, #0
 8004fe8:	6360      	str	r0, [r4, #52]	; 0x34
 8004fea:	e7c1      	b.n	8004f70 <__sflush_r+0x1c>
 8004fec:	6a21      	ldr	r1, [r4, #32]
 8004fee:	2301      	movs	r3, #1
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	47b0      	blx	r6
 8004ff4:	1c41      	adds	r1, r0, #1
 8004ff6:	d1c7      	bne.n	8004f88 <__sflush_r+0x34>
 8004ff8:	682b      	ldr	r3, [r5, #0]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0c4      	beq.n	8004f88 <__sflush_r+0x34>
 8004ffe:	2b1d      	cmp	r3, #29
 8005000:	d001      	beq.n	8005006 <__sflush_r+0xb2>
 8005002:	2b16      	cmp	r3, #22
 8005004:	d101      	bne.n	800500a <__sflush_r+0xb6>
 8005006:	602f      	str	r7, [r5, #0]
 8005008:	e7b1      	b.n	8004f6e <__sflush_r+0x1a>
 800500a:	89a3      	ldrh	r3, [r4, #12]
 800500c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005010:	81a3      	strh	r3, [r4, #12]
 8005012:	e7ad      	b.n	8004f70 <__sflush_r+0x1c>
 8005014:	690f      	ldr	r7, [r1, #16]
 8005016:	2f00      	cmp	r7, #0
 8005018:	d0a9      	beq.n	8004f6e <__sflush_r+0x1a>
 800501a:	0793      	lsls	r3, r2, #30
 800501c:	680e      	ldr	r6, [r1, #0]
 800501e:	600f      	str	r7, [r1, #0]
 8005020:	bf0c      	ite	eq
 8005022:	694b      	ldreq	r3, [r1, #20]
 8005024:	2300      	movne	r3, #0
 8005026:	eba6 0807 	sub.w	r8, r6, r7
 800502a:	608b      	str	r3, [r1, #8]
 800502c:	f1b8 0f00 	cmp.w	r8, #0
 8005030:	dd9d      	ble.n	8004f6e <__sflush_r+0x1a>
 8005032:	4643      	mov	r3, r8
 8005034:	463a      	mov	r2, r7
 8005036:	6a21      	ldr	r1, [r4, #32]
 8005038:	4628      	mov	r0, r5
 800503a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800503c:	47b0      	blx	r6
 800503e:	2800      	cmp	r0, #0
 8005040:	dc06      	bgt.n	8005050 <__sflush_r+0xfc>
 8005042:	89a3      	ldrh	r3, [r4, #12]
 8005044:	f04f 30ff 	mov.w	r0, #4294967295
 8005048:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800504c:	81a3      	strh	r3, [r4, #12]
 800504e:	e78f      	b.n	8004f70 <__sflush_r+0x1c>
 8005050:	4407      	add	r7, r0
 8005052:	eba8 0800 	sub.w	r8, r8, r0
 8005056:	e7e9      	b.n	800502c <__sflush_r+0xd8>
 8005058:	20400001 	.word	0x20400001

0800505c <_fflush_r>:
 800505c:	b538      	push	{r3, r4, r5, lr}
 800505e:	690b      	ldr	r3, [r1, #16]
 8005060:	4605      	mov	r5, r0
 8005062:	460c      	mov	r4, r1
 8005064:	b913      	cbnz	r3, 800506c <_fflush_r+0x10>
 8005066:	2500      	movs	r5, #0
 8005068:	4628      	mov	r0, r5
 800506a:	bd38      	pop	{r3, r4, r5, pc}
 800506c:	b118      	cbz	r0, 8005076 <_fflush_r+0x1a>
 800506e:	6983      	ldr	r3, [r0, #24]
 8005070:	b90b      	cbnz	r3, 8005076 <_fflush_r+0x1a>
 8005072:	f000 f887 	bl	8005184 <__sinit>
 8005076:	4b14      	ldr	r3, [pc, #80]	; (80050c8 <_fflush_r+0x6c>)
 8005078:	429c      	cmp	r4, r3
 800507a:	d11b      	bne.n	80050b4 <_fflush_r+0x58>
 800507c:	686c      	ldr	r4, [r5, #4]
 800507e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d0ef      	beq.n	8005066 <_fflush_r+0xa>
 8005086:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005088:	07d0      	lsls	r0, r2, #31
 800508a:	d404      	bmi.n	8005096 <_fflush_r+0x3a>
 800508c:	0599      	lsls	r1, r3, #22
 800508e:	d402      	bmi.n	8005096 <_fflush_r+0x3a>
 8005090:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005092:	f000 f915 	bl	80052c0 <__retarget_lock_acquire_recursive>
 8005096:	4628      	mov	r0, r5
 8005098:	4621      	mov	r1, r4
 800509a:	f7ff ff5b 	bl	8004f54 <__sflush_r>
 800509e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80050a0:	4605      	mov	r5, r0
 80050a2:	07da      	lsls	r2, r3, #31
 80050a4:	d4e0      	bmi.n	8005068 <_fflush_r+0xc>
 80050a6:	89a3      	ldrh	r3, [r4, #12]
 80050a8:	059b      	lsls	r3, r3, #22
 80050aa:	d4dd      	bmi.n	8005068 <_fflush_r+0xc>
 80050ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80050ae:	f000 f908 	bl	80052c2 <__retarget_lock_release_recursive>
 80050b2:	e7d9      	b.n	8005068 <_fflush_r+0xc>
 80050b4:	4b05      	ldr	r3, [pc, #20]	; (80050cc <_fflush_r+0x70>)
 80050b6:	429c      	cmp	r4, r3
 80050b8:	d101      	bne.n	80050be <_fflush_r+0x62>
 80050ba:	68ac      	ldr	r4, [r5, #8]
 80050bc:	e7df      	b.n	800507e <_fflush_r+0x22>
 80050be:	4b04      	ldr	r3, [pc, #16]	; (80050d0 <_fflush_r+0x74>)
 80050c0:	429c      	cmp	r4, r3
 80050c2:	bf08      	it	eq
 80050c4:	68ec      	ldreq	r4, [r5, #12]
 80050c6:	e7da      	b.n	800507e <_fflush_r+0x22>
 80050c8:	08005d88 	.word	0x08005d88
 80050cc:	08005da8 	.word	0x08005da8
 80050d0:	08005d68 	.word	0x08005d68

080050d4 <std>:
 80050d4:	2300      	movs	r3, #0
 80050d6:	b510      	push	{r4, lr}
 80050d8:	4604      	mov	r4, r0
 80050da:	6083      	str	r3, [r0, #8]
 80050dc:	8181      	strh	r1, [r0, #12]
 80050de:	4619      	mov	r1, r3
 80050e0:	6643      	str	r3, [r0, #100]	; 0x64
 80050e2:	81c2      	strh	r2, [r0, #14]
 80050e4:	2208      	movs	r2, #8
 80050e6:	6183      	str	r3, [r0, #24]
 80050e8:	e9c0 3300 	strd	r3, r3, [r0]
 80050ec:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80050f0:	305c      	adds	r0, #92	; 0x5c
 80050f2:	f7ff fdd8 	bl	8004ca6 <memset>
 80050f6:	4b05      	ldr	r3, [pc, #20]	; (800510c <std+0x38>)
 80050f8:	6224      	str	r4, [r4, #32]
 80050fa:	6263      	str	r3, [r4, #36]	; 0x24
 80050fc:	4b04      	ldr	r3, [pc, #16]	; (8005110 <std+0x3c>)
 80050fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8005100:	4b04      	ldr	r3, [pc, #16]	; (8005114 <std+0x40>)
 8005102:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005104:	4b04      	ldr	r3, [pc, #16]	; (8005118 <std+0x44>)
 8005106:	6323      	str	r3, [r4, #48]	; 0x30
 8005108:	bd10      	pop	{r4, pc}
 800510a:	bf00      	nop
 800510c:	08005ae1 	.word	0x08005ae1
 8005110:	08005b03 	.word	0x08005b03
 8005114:	08005b3b 	.word	0x08005b3b
 8005118:	08005b5f 	.word	0x08005b5f

0800511c <_cleanup_r>:
 800511c:	4901      	ldr	r1, [pc, #4]	; (8005124 <_cleanup_r+0x8>)
 800511e:	f000 b8af 	b.w	8005280 <_fwalk_reent>
 8005122:	bf00      	nop
 8005124:	0800505d 	.word	0x0800505d

08005128 <__sfmoreglue>:
 8005128:	b570      	push	{r4, r5, r6, lr}
 800512a:	1e4a      	subs	r2, r1, #1
 800512c:	2568      	movs	r5, #104	; 0x68
 800512e:	460e      	mov	r6, r1
 8005130:	4355      	muls	r5, r2
 8005132:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005136:	f000 f979 	bl	800542c <_malloc_r>
 800513a:	4604      	mov	r4, r0
 800513c:	b140      	cbz	r0, 8005150 <__sfmoreglue+0x28>
 800513e:	2100      	movs	r1, #0
 8005140:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005144:	e9c0 1600 	strd	r1, r6, [r0]
 8005148:	300c      	adds	r0, #12
 800514a:	60a0      	str	r0, [r4, #8]
 800514c:	f7ff fdab 	bl	8004ca6 <memset>
 8005150:	4620      	mov	r0, r4
 8005152:	bd70      	pop	{r4, r5, r6, pc}

08005154 <__sfp_lock_acquire>:
 8005154:	4801      	ldr	r0, [pc, #4]	; (800515c <__sfp_lock_acquire+0x8>)
 8005156:	f000 b8b3 	b.w	80052c0 <__retarget_lock_acquire_recursive>
 800515a:	bf00      	nop
 800515c:	20004048 	.word	0x20004048

08005160 <__sfp_lock_release>:
 8005160:	4801      	ldr	r0, [pc, #4]	; (8005168 <__sfp_lock_release+0x8>)
 8005162:	f000 b8ae 	b.w	80052c2 <__retarget_lock_release_recursive>
 8005166:	bf00      	nop
 8005168:	20004048 	.word	0x20004048

0800516c <__sinit_lock_acquire>:
 800516c:	4801      	ldr	r0, [pc, #4]	; (8005174 <__sinit_lock_acquire+0x8>)
 800516e:	f000 b8a7 	b.w	80052c0 <__retarget_lock_acquire_recursive>
 8005172:	bf00      	nop
 8005174:	20004043 	.word	0x20004043

08005178 <__sinit_lock_release>:
 8005178:	4801      	ldr	r0, [pc, #4]	; (8005180 <__sinit_lock_release+0x8>)
 800517a:	f000 b8a2 	b.w	80052c2 <__retarget_lock_release_recursive>
 800517e:	bf00      	nop
 8005180:	20004043 	.word	0x20004043

08005184 <__sinit>:
 8005184:	b510      	push	{r4, lr}
 8005186:	4604      	mov	r4, r0
 8005188:	f7ff fff0 	bl	800516c <__sinit_lock_acquire>
 800518c:	69a3      	ldr	r3, [r4, #24]
 800518e:	b11b      	cbz	r3, 8005198 <__sinit+0x14>
 8005190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005194:	f7ff bff0 	b.w	8005178 <__sinit_lock_release>
 8005198:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800519c:	6523      	str	r3, [r4, #80]	; 0x50
 800519e:	4620      	mov	r0, r4
 80051a0:	4b12      	ldr	r3, [pc, #72]	; (80051ec <__sinit+0x68>)
 80051a2:	4a13      	ldr	r2, [pc, #76]	; (80051f0 <__sinit+0x6c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	62a2      	str	r2, [r4, #40]	; 0x28
 80051a8:	42a3      	cmp	r3, r4
 80051aa:	bf04      	itt	eq
 80051ac:	2301      	moveq	r3, #1
 80051ae:	61a3      	streq	r3, [r4, #24]
 80051b0:	f000 f820 	bl	80051f4 <__sfp>
 80051b4:	6060      	str	r0, [r4, #4]
 80051b6:	4620      	mov	r0, r4
 80051b8:	f000 f81c 	bl	80051f4 <__sfp>
 80051bc:	60a0      	str	r0, [r4, #8]
 80051be:	4620      	mov	r0, r4
 80051c0:	f000 f818 	bl	80051f4 <__sfp>
 80051c4:	2200      	movs	r2, #0
 80051c6:	2104      	movs	r1, #4
 80051c8:	60e0      	str	r0, [r4, #12]
 80051ca:	6860      	ldr	r0, [r4, #4]
 80051cc:	f7ff ff82 	bl	80050d4 <std>
 80051d0:	2201      	movs	r2, #1
 80051d2:	2109      	movs	r1, #9
 80051d4:	68a0      	ldr	r0, [r4, #8]
 80051d6:	f7ff ff7d 	bl	80050d4 <std>
 80051da:	2202      	movs	r2, #2
 80051dc:	2112      	movs	r1, #18
 80051de:	68e0      	ldr	r0, [r4, #12]
 80051e0:	f7ff ff78 	bl	80050d4 <std>
 80051e4:	2301      	movs	r3, #1
 80051e6:	61a3      	str	r3, [r4, #24]
 80051e8:	e7d2      	b.n	8005190 <__sinit+0xc>
 80051ea:	bf00      	nop
 80051ec:	08005d64 	.word	0x08005d64
 80051f0:	0800511d 	.word	0x0800511d

080051f4 <__sfp>:
 80051f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051f6:	4607      	mov	r7, r0
 80051f8:	f7ff ffac 	bl	8005154 <__sfp_lock_acquire>
 80051fc:	4b1e      	ldr	r3, [pc, #120]	; (8005278 <__sfp+0x84>)
 80051fe:	681e      	ldr	r6, [r3, #0]
 8005200:	69b3      	ldr	r3, [r6, #24]
 8005202:	b913      	cbnz	r3, 800520a <__sfp+0x16>
 8005204:	4630      	mov	r0, r6
 8005206:	f7ff ffbd 	bl	8005184 <__sinit>
 800520a:	3648      	adds	r6, #72	; 0x48
 800520c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005210:	3b01      	subs	r3, #1
 8005212:	d503      	bpl.n	800521c <__sfp+0x28>
 8005214:	6833      	ldr	r3, [r6, #0]
 8005216:	b30b      	cbz	r3, 800525c <__sfp+0x68>
 8005218:	6836      	ldr	r6, [r6, #0]
 800521a:	e7f7      	b.n	800520c <__sfp+0x18>
 800521c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005220:	b9d5      	cbnz	r5, 8005258 <__sfp+0x64>
 8005222:	4b16      	ldr	r3, [pc, #88]	; (800527c <__sfp+0x88>)
 8005224:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005228:	6665      	str	r5, [r4, #100]	; 0x64
 800522a:	60e3      	str	r3, [r4, #12]
 800522c:	f000 f847 	bl	80052be <__retarget_lock_init_recursive>
 8005230:	f7ff ff96 	bl	8005160 <__sfp_lock_release>
 8005234:	2208      	movs	r2, #8
 8005236:	4629      	mov	r1, r5
 8005238:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800523c:	6025      	str	r5, [r4, #0]
 800523e:	61a5      	str	r5, [r4, #24]
 8005240:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005244:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005248:	f7ff fd2d 	bl	8004ca6 <memset>
 800524c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005250:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005254:	4620      	mov	r0, r4
 8005256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005258:	3468      	adds	r4, #104	; 0x68
 800525a:	e7d9      	b.n	8005210 <__sfp+0x1c>
 800525c:	2104      	movs	r1, #4
 800525e:	4638      	mov	r0, r7
 8005260:	f7ff ff62 	bl	8005128 <__sfmoreglue>
 8005264:	4604      	mov	r4, r0
 8005266:	6030      	str	r0, [r6, #0]
 8005268:	2800      	cmp	r0, #0
 800526a:	d1d5      	bne.n	8005218 <__sfp+0x24>
 800526c:	f7ff ff78 	bl	8005160 <__sfp_lock_release>
 8005270:	230c      	movs	r3, #12
 8005272:	603b      	str	r3, [r7, #0]
 8005274:	e7ee      	b.n	8005254 <__sfp+0x60>
 8005276:	bf00      	nop
 8005278:	08005d64 	.word	0x08005d64
 800527c:	ffff0001 	.word	0xffff0001

08005280 <_fwalk_reent>:
 8005280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005284:	4606      	mov	r6, r0
 8005286:	4688      	mov	r8, r1
 8005288:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800528c:	2700      	movs	r7, #0
 800528e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005292:	f1b9 0901 	subs.w	r9, r9, #1
 8005296:	d505      	bpl.n	80052a4 <_fwalk_reent+0x24>
 8005298:	6824      	ldr	r4, [r4, #0]
 800529a:	2c00      	cmp	r4, #0
 800529c:	d1f7      	bne.n	800528e <_fwalk_reent+0xe>
 800529e:	4638      	mov	r0, r7
 80052a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80052a4:	89ab      	ldrh	r3, [r5, #12]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d907      	bls.n	80052ba <_fwalk_reent+0x3a>
 80052aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80052ae:	3301      	adds	r3, #1
 80052b0:	d003      	beq.n	80052ba <_fwalk_reent+0x3a>
 80052b2:	4629      	mov	r1, r5
 80052b4:	4630      	mov	r0, r6
 80052b6:	47c0      	blx	r8
 80052b8:	4307      	orrs	r7, r0
 80052ba:	3568      	adds	r5, #104	; 0x68
 80052bc:	e7e9      	b.n	8005292 <_fwalk_reent+0x12>

080052be <__retarget_lock_init_recursive>:
 80052be:	4770      	bx	lr

080052c0 <__retarget_lock_acquire_recursive>:
 80052c0:	4770      	bx	lr

080052c2 <__retarget_lock_release_recursive>:
 80052c2:	4770      	bx	lr

080052c4 <__swhatbuf_r>:
 80052c4:	b570      	push	{r4, r5, r6, lr}
 80052c6:	460e      	mov	r6, r1
 80052c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80052cc:	b096      	sub	sp, #88	; 0x58
 80052ce:	4614      	mov	r4, r2
 80052d0:	2900      	cmp	r1, #0
 80052d2:	461d      	mov	r5, r3
 80052d4:	da07      	bge.n	80052e6 <__swhatbuf_r+0x22>
 80052d6:	2300      	movs	r3, #0
 80052d8:	602b      	str	r3, [r5, #0]
 80052da:	89b3      	ldrh	r3, [r6, #12]
 80052dc:	061a      	lsls	r2, r3, #24
 80052de:	d410      	bmi.n	8005302 <__swhatbuf_r+0x3e>
 80052e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052e4:	e00e      	b.n	8005304 <__swhatbuf_r+0x40>
 80052e6:	466a      	mov	r2, sp
 80052e8:	f000 fc60 	bl	8005bac <_fstat_r>
 80052ec:	2800      	cmp	r0, #0
 80052ee:	dbf2      	blt.n	80052d6 <__swhatbuf_r+0x12>
 80052f0:	9a01      	ldr	r2, [sp, #4]
 80052f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80052f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80052fa:	425a      	negs	r2, r3
 80052fc:	415a      	adcs	r2, r3
 80052fe:	602a      	str	r2, [r5, #0]
 8005300:	e7ee      	b.n	80052e0 <__swhatbuf_r+0x1c>
 8005302:	2340      	movs	r3, #64	; 0x40
 8005304:	2000      	movs	r0, #0
 8005306:	6023      	str	r3, [r4, #0]
 8005308:	b016      	add	sp, #88	; 0x58
 800530a:	bd70      	pop	{r4, r5, r6, pc}

0800530c <__smakebuf_r>:
 800530c:	898b      	ldrh	r3, [r1, #12]
 800530e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005310:	079d      	lsls	r5, r3, #30
 8005312:	4606      	mov	r6, r0
 8005314:	460c      	mov	r4, r1
 8005316:	d507      	bpl.n	8005328 <__smakebuf_r+0x1c>
 8005318:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800531c:	6023      	str	r3, [r4, #0]
 800531e:	6123      	str	r3, [r4, #16]
 8005320:	2301      	movs	r3, #1
 8005322:	6163      	str	r3, [r4, #20]
 8005324:	b002      	add	sp, #8
 8005326:	bd70      	pop	{r4, r5, r6, pc}
 8005328:	ab01      	add	r3, sp, #4
 800532a:	466a      	mov	r2, sp
 800532c:	f7ff ffca 	bl	80052c4 <__swhatbuf_r>
 8005330:	9900      	ldr	r1, [sp, #0]
 8005332:	4605      	mov	r5, r0
 8005334:	4630      	mov	r0, r6
 8005336:	f000 f879 	bl	800542c <_malloc_r>
 800533a:	b948      	cbnz	r0, 8005350 <__smakebuf_r+0x44>
 800533c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005340:	059a      	lsls	r2, r3, #22
 8005342:	d4ef      	bmi.n	8005324 <__smakebuf_r+0x18>
 8005344:	f023 0303 	bic.w	r3, r3, #3
 8005348:	f043 0302 	orr.w	r3, r3, #2
 800534c:	81a3      	strh	r3, [r4, #12]
 800534e:	e7e3      	b.n	8005318 <__smakebuf_r+0xc>
 8005350:	4b0d      	ldr	r3, [pc, #52]	; (8005388 <__smakebuf_r+0x7c>)
 8005352:	62b3      	str	r3, [r6, #40]	; 0x28
 8005354:	89a3      	ldrh	r3, [r4, #12]
 8005356:	6020      	str	r0, [r4, #0]
 8005358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800535c:	6120      	str	r0, [r4, #16]
 800535e:	81a3      	strh	r3, [r4, #12]
 8005360:	9b00      	ldr	r3, [sp, #0]
 8005362:	6163      	str	r3, [r4, #20]
 8005364:	9b01      	ldr	r3, [sp, #4]
 8005366:	b15b      	cbz	r3, 8005380 <__smakebuf_r+0x74>
 8005368:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800536c:	4630      	mov	r0, r6
 800536e:	f000 fc2f 	bl	8005bd0 <_isatty_r>
 8005372:	b128      	cbz	r0, 8005380 <__smakebuf_r+0x74>
 8005374:	89a3      	ldrh	r3, [r4, #12]
 8005376:	f023 0303 	bic.w	r3, r3, #3
 800537a:	f043 0301 	orr.w	r3, r3, #1
 800537e:	81a3      	strh	r3, [r4, #12]
 8005380:	89a0      	ldrh	r0, [r4, #12]
 8005382:	4305      	orrs	r5, r0
 8005384:	81a5      	strh	r5, [r4, #12]
 8005386:	e7cd      	b.n	8005324 <__smakebuf_r+0x18>
 8005388:	0800511d 	.word	0x0800511d

0800538c <_free_r>:
 800538c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800538e:	2900      	cmp	r1, #0
 8005390:	d047      	beq.n	8005422 <_free_r+0x96>
 8005392:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005396:	1f0c      	subs	r4, r1, #4
 8005398:	9001      	str	r0, [sp, #4]
 800539a:	2b00      	cmp	r3, #0
 800539c:	bfb8      	it	lt
 800539e:	18e4      	addlt	r4, r4, r3
 80053a0:	f000 fc46 	bl	8005c30 <__malloc_lock>
 80053a4:	4a20      	ldr	r2, [pc, #128]	; (8005428 <_free_r+0x9c>)
 80053a6:	9801      	ldr	r0, [sp, #4]
 80053a8:	6813      	ldr	r3, [r2, #0]
 80053aa:	4615      	mov	r5, r2
 80053ac:	b933      	cbnz	r3, 80053bc <_free_r+0x30>
 80053ae:	6063      	str	r3, [r4, #4]
 80053b0:	6014      	str	r4, [r2, #0]
 80053b2:	b003      	add	sp, #12
 80053b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80053b8:	f000 bc40 	b.w	8005c3c <__malloc_unlock>
 80053bc:	42a3      	cmp	r3, r4
 80053be:	d90b      	bls.n	80053d8 <_free_r+0x4c>
 80053c0:	6821      	ldr	r1, [r4, #0]
 80053c2:	1862      	adds	r2, r4, r1
 80053c4:	4293      	cmp	r3, r2
 80053c6:	bf02      	ittt	eq
 80053c8:	681a      	ldreq	r2, [r3, #0]
 80053ca:	685b      	ldreq	r3, [r3, #4]
 80053cc:	1852      	addeq	r2, r2, r1
 80053ce:	6063      	str	r3, [r4, #4]
 80053d0:	bf08      	it	eq
 80053d2:	6022      	streq	r2, [r4, #0]
 80053d4:	602c      	str	r4, [r5, #0]
 80053d6:	e7ec      	b.n	80053b2 <_free_r+0x26>
 80053d8:	461a      	mov	r2, r3
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	b10b      	cbz	r3, 80053e2 <_free_r+0x56>
 80053de:	42a3      	cmp	r3, r4
 80053e0:	d9fa      	bls.n	80053d8 <_free_r+0x4c>
 80053e2:	6811      	ldr	r1, [r2, #0]
 80053e4:	1855      	adds	r5, r2, r1
 80053e6:	42a5      	cmp	r5, r4
 80053e8:	d10b      	bne.n	8005402 <_free_r+0x76>
 80053ea:	6824      	ldr	r4, [r4, #0]
 80053ec:	4421      	add	r1, r4
 80053ee:	1854      	adds	r4, r2, r1
 80053f0:	6011      	str	r1, [r2, #0]
 80053f2:	42a3      	cmp	r3, r4
 80053f4:	d1dd      	bne.n	80053b2 <_free_r+0x26>
 80053f6:	681c      	ldr	r4, [r3, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	4421      	add	r1, r4
 80053fc:	6053      	str	r3, [r2, #4]
 80053fe:	6011      	str	r1, [r2, #0]
 8005400:	e7d7      	b.n	80053b2 <_free_r+0x26>
 8005402:	d902      	bls.n	800540a <_free_r+0x7e>
 8005404:	230c      	movs	r3, #12
 8005406:	6003      	str	r3, [r0, #0]
 8005408:	e7d3      	b.n	80053b2 <_free_r+0x26>
 800540a:	6825      	ldr	r5, [r4, #0]
 800540c:	1961      	adds	r1, r4, r5
 800540e:	428b      	cmp	r3, r1
 8005410:	bf02      	ittt	eq
 8005412:	6819      	ldreq	r1, [r3, #0]
 8005414:	685b      	ldreq	r3, [r3, #4]
 8005416:	1949      	addeq	r1, r1, r5
 8005418:	6063      	str	r3, [r4, #4]
 800541a:	bf08      	it	eq
 800541c:	6021      	streq	r1, [r4, #0]
 800541e:	6054      	str	r4, [r2, #4]
 8005420:	e7c7      	b.n	80053b2 <_free_r+0x26>
 8005422:	b003      	add	sp, #12
 8005424:	bd30      	pop	{r4, r5, pc}
 8005426:	bf00      	nop
 8005428:	20003fa0 	.word	0x20003fa0

0800542c <_malloc_r>:
 800542c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800542e:	1ccd      	adds	r5, r1, #3
 8005430:	4606      	mov	r6, r0
 8005432:	f025 0503 	bic.w	r5, r5, #3
 8005436:	3508      	adds	r5, #8
 8005438:	2d0c      	cmp	r5, #12
 800543a:	bf38      	it	cc
 800543c:	250c      	movcc	r5, #12
 800543e:	2d00      	cmp	r5, #0
 8005440:	db01      	blt.n	8005446 <_malloc_r+0x1a>
 8005442:	42a9      	cmp	r1, r5
 8005444:	d903      	bls.n	800544e <_malloc_r+0x22>
 8005446:	230c      	movs	r3, #12
 8005448:	6033      	str	r3, [r6, #0]
 800544a:	2000      	movs	r0, #0
 800544c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800544e:	f000 fbef 	bl	8005c30 <__malloc_lock>
 8005452:	4921      	ldr	r1, [pc, #132]	; (80054d8 <_malloc_r+0xac>)
 8005454:	680a      	ldr	r2, [r1, #0]
 8005456:	4614      	mov	r4, r2
 8005458:	b99c      	cbnz	r4, 8005482 <_malloc_r+0x56>
 800545a:	4f20      	ldr	r7, [pc, #128]	; (80054dc <_malloc_r+0xb0>)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	b923      	cbnz	r3, 800546a <_malloc_r+0x3e>
 8005460:	4621      	mov	r1, r4
 8005462:	4630      	mov	r0, r6
 8005464:	f000 fb2c 	bl	8005ac0 <_sbrk_r>
 8005468:	6038      	str	r0, [r7, #0]
 800546a:	4629      	mov	r1, r5
 800546c:	4630      	mov	r0, r6
 800546e:	f000 fb27 	bl	8005ac0 <_sbrk_r>
 8005472:	1c43      	adds	r3, r0, #1
 8005474:	d123      	bne.n	80054be <_malloc_r+0x92>
 8005476:	230c      	movs	r3, #12
 8005478:	4630      	mov	r0, r6
 800547a:	6033      	str	r3, [r6, #0]
 800547c:	f000 fbde 	bl	8005c3c <__malloc_unlock>
 8005480:	e7e3      	b.n	800544a <_malloc_r+0x1e>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	1b5b      	subs	r3, r3, r5
 8005486:	d417      	bmi.n	80054b8 <_malloc_r+0x8c>
 8005488:	2b0b      	cmp	r3, #11
 800548a:	d903      	bls.n	8005494 <_malloc_r+0x68>
 800548c:	6023      	str	r3, [r4, #0]
 800548e:	441c      	add	r4, r3
 8005490:	6025      	str	r5, [r4, #0]
 8005492:	e004      	b.n	800549e <_malloc_r+0x72>
 8005494:	6863      	ldr	r3, [r4, #4]
 8005496:	42a2      	cmp	r2, r4
 8005498:	bf0c      	ite	eq
 800549a:	600b      	streq	r3, [r1, #0]
 800549c:	6053      	strne	r3, [r2, #4]
 800549e:	4630      	mov	r0, r6
 80054a0:	f000 fbcc 	bl	8005c3c <__malloc_unlock>
 80054a4:	f104 000b 	add.w	r0, r4, #11
 80054a8:	1d23      	adds	r3, r4, #4
 80054aa:	f020 0007 	bic.w	r0, r0, #7
 80054ae:	1ac2      	subs	r2, r0, r3
 80054b0:	d0cc      	beq.n	800544c <_malloc_r+0x20>
 80054b2:	1a1b      	subs	r3, r3, r0
 80054b4:	50a3      	str	r3, [r4, r2]
 80054b6:	e7c9      	b.n	800544c <_malloc_r+0x20>
 80054b8:	4622      	mov	r2, r4
 80054ba:	6864      	ldr	r4, [r4, #4]
 80054bc:	e7cc      	b.n	8005458 <_malloc_r+0x2c>
 80054be:	1cc4      	adds	r4, r0, #3
 80054c0:	f024 0403 	bic.w	r4, r4, #3
 80054c4:	42a0      	cmp	r0, r4
 80054c6:	d0e3      	beq.n	8005490 <_malloc_r+0x64>
 80054c8:	1a21      	subs	r1, r4, r0
 80054ca:	4630      	mov	r0, r6
 80054cc:	f000 faf8 	bl	8005ac0 <_sbrk_r>
 80054d0:	3001      	adds	r0, #1
 80054d2:	d1dd      	bne.n	8005490 <_malloc_r+0x64>
 80054d4:	e7cf      	b.n	8005476 <_malloc_r+0x4a>
 80054d6:	bf00      	nop
 80054d8:	20003fa0 	.word	0x20003fa0
 80054dc:	20003fa4 	.word	0x20003fa4

080054e0 <__sfputc_r>:
 80054e0:	6893      	ldr	r3, [r2, #8]
 80054e2:	3b01      	subs	r3, #1
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	6093      	str	r3, [r2, #8]
 80054e8:	b410      	push	{r4}
 80054ea:	da08      	bge.n	80054fe <__sfputc_r+0x1e>
 80054ec:	6994      	ldr	r4, [r2, #24]
 80054ee:	42a3      	cmp	r3, r4
 80054f0:	db01      	blt.n	80054f6 <__sfputc_r+0x16>
 80054f2:	290a      	cmp	r1, #10
 80054f4:	d103      	bne.n	80054fe <__sfputc_r+0x1e>
 80054f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80054fa:	f7ff bc6b 	b.w	8004dd4 <__swbuf_r>
 80054fe:	6813      	ldr	r3, [r2, #0]
 8005500:	1c58      	adds	r0, r3, #1
 8005502:	6010      	str	r0, [r2, #0]
 8005504:	4608      	mov	r0, r1
 8005506:	7019      	strb	r1, [r3, #0]
 8005508:	f85d 4b04 	ldr.w	r4, [sp], #4
 800550c:	4770      	bx	lr

0800550e <__sfputs_r>:
 800550e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005510:	4606      	mov	r6, r0
 8005512:	460f      	mov	r7, r1
 8005514:	4614      	mov	r4, r2
 8005516:	18d5      	adds	r5, r2, r3
 8005518:	42ac      	cmp	r4, r5
 800551a:	d101      	bne.n	8005520 <__sfputs_r+0x12>
 800551c:	2000      	movs	r0, #0
 800551e:	e007      	b.n	8005530 <__sfputs_r+0x22>
 8005520:	463a      	mov	r2, r7
 8005522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005526:	4630      	mov	r0, r6
 8005528:	f7ff ffda 	bl	80054e0 <__sfputc_r>
 800552c:	1c43      	adds	r3, r0, #1
 800552e:	d1f3      	bne.n	8005518 <__sfputs_r+0xa>
 8005530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005534 <_vfiprintf_r>:
 8005534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005538:	460d      	mov	r5, r1
 800553a:	b09d      	sub	sp, #116	; 0x74
 800553c:	4614      	mov	r4, r2
 800553e:	4698      	mov	r8, r3
 8005540:	4606      	mov	r6, r0
 8005542:	b118      	cbz	r0, 800554c <_vfiprintf_r+0x18>
 8005544:	6983      	ldr	r3, [r0, #24]
 8005546:	b90b      	cbnz	r3, 800554c <_vfiprintf_r+0x18>
 8005548:	f7ff fe1c 	bl	8005184 <__sinit>
 800554c:	4b89      	ldr	r3, [pc, #548]	; (8005774 <_vfiprintf_r+0x240>)
 800554e:	429d      	cmp	r5, r3
 8005550:	d11b      	bne.n	800558a <_vfiprintf_r+0x56>
 8005552:	6875      	ldr	r5, [r6, #4]
 8005554:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005556:	07d9      	lsls	r1, r3, #31
 8005558:	d405      	bmi.n	8005566 <_vfiprintf_r+0x32>
 800555a:	89ab      	ldrh	r3, [r5, #12]
 800555c:	059a      	lsls	r2, r3, #22
 800555e:	d402      	bmi.n	8005566 <_vfiprintf_r+0x32>
 8005560:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005562:	f7ff fead 	bl	80052c0 <__retarget_lock_acquire_recursive>
 8005566:	89ab      	ldrh	r3, [r5, #12]
 8005568:	071b      	lsls	r3, r3, #28
 800556a:	d501      	bpl.n	8005570 <_vfiprintf_r+0x3c>
 800556c:	692b      	ldr	r3, [r5, #16]
 800556e:	b9eb      	cbnz	r3, 80055ac <_vfiprintf_r+0x78>
 8005570:	4629      	mov	r1, r5
 8005572:	4630      	mov	r0, r6
 8005574:	f7ff fc80 	bl	8004e78 <__swsetup_r>
 8005578:	b1c0      	cbz	r0, 80055ac <_vfiprintf_r+0x78>
 800557a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800557c:	07dc      	lsls	r4, r3, #31
 800557e:	d50e      	bpl.n	800559e <_vfiprintf_r+0x6a>
 8005580:	f04f 30ff 	mov.w	r0, #4294967295
 8005584:	b01d      	add	sp, #116	; 0x74
 8005586:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800558a:	4b7b      	ldr	r3, [pc, #492]	; (8005778 <_vfiprintf_r+0x244>)
 800558c:	429d      	cmp	r5, r3
 800558e:	d101      	bne.n	8005594 <_vfiprintf_r+0x60>
 8005590:	68b5      	ldr	r5, [r6, #8]
 8005592:	e7df      	b.n	8005554 <_vfiprintf_r+0x20>
 8005594:	4b79      	ldr	r3, [pc, #484]	; (800577c <_vfiprintf_r+0x248>)
 8005596:	429d      	cmp	r5, r3
 8005598:	bf08      	it	eq
 800559a:	68f5      	ldreq	r5, [r6, #12]
 800559c:	e7da      	b.n	8005554 <_vfiprintf_r+0x20>
 800559e:	89ab      	ldrh	r3, [r5, #12]
 80055a0:	0598      	lsls	r0, r3, #22
 80055a2:	d4ed      	bmi.n	8005580 <_vfiprintf_r+0x4c>
 80055a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80055a6:	f7ff fe8c 	bl	80052c2 <__retarget_lock_release_recursive>
 80055aa:	e7e9      	b.n	8005580 <_vfiprintf_r+0x4c>
 80055ac:	2300      	movs	r3, #0
 80055ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80055b2:	f04f 0901 	mov.w	r9, #1
 80055b6:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 8005780 <_vfiprintf_r+0x24c>
 80055ba:	9309      	str	r3, [sp, #36]	; 0x24
 80055bc:	2320      	movs	r3, #32
 80055be:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80055c2:	2330      	movs	r3, #48	; 0x30
 80055c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80055c8:	4623      	mov	r3, r4
 80055ca:	469a      	mov	sl, r3
 80055cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80055d0:	b10a      	cbz	r2, 80055d6 <_vfiprintf_r+0xa2>
 80055d2:	2a25      	cmp	r2, #37	; 0x25
 80055d4:	d1f9      	bne.n	80055ca <_vfiprintf_r+0x96>
 80055d6:	ebba 0b04 	subs.w	fp, sl, r4
 80055da:	d00b      	beq.n	80055f4 <_vfiprintf_r+0xc0>
 80055dc:	465b      	mov	r3, fp
 80055de:	4622      	mov	r2, r4
 80055e0:	4629      	mov	r1, r5
 80055e2:	4630      	mov	r0, r6
 80055e4:	f7ff ff93 	bl	800550e <__sfputs_r>
 80055e8:	3001      	adds	r0, #1
 80055ea:	f000 80aa 	beq.w	8005742 <_vfiprintf_r+0x20e>
 80055ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80055f0:	445a      	add	r2, fp
 80055f2:	9209      	str	r2, [sp, #36]	; 0x24
 80055f4:	f89a 3000 	ldrb.w	r3, [sl]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	f000 80a2 	beq.w	8005742 <_vfiprintf_r+0x20e>
 80055fe:	2300      	movs	r3, #0
 8005600:	f04f 32ff 	mov.w	r2, #4294967295
 8005604:	f10a 0a01 	add.w	sl, sl, #1
 8005608:	9304      	str	r3, [sp, #16]
 800560a:	9307      	str	r3, [sp, #28]
 800560c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005610:	931a      	str	r3, [sp, #104]	; 0x68
 8005612:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005616:	4654      	mov	r4, sl
 8005618:	2205      	movs	r2, #5
 800561a:	4859      	ldr	r0, [pc, #356]	; (8005780 <_vfiprintf_r+0x24c>)
 800561c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005620:	f000 faf8 	bl	8005c14 <memchr>
 8005624:	9a04      	ldr	r2, [sp, #16]
 8005626:	b9d8      	cbnz	r0, 8005660 <_vfiprintf_r+0x12c>
 8005628:	06d1      	lsls	r1, r2, #27
 800562a:	bf44      	itt	mi
 800562c:	2320      	movmi	r3, #32
 800562e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005632:	0713      	lsls	r3, r2, #28
 8005634:	bf44      	itt	mi
 8005636:	232b      	movmi	r3, #43	; 0x2b
 8005638:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800563c:	f89a 3000 	ldrb.w	r3, [sl]
 8005640:	2b2a      	cmp	r3, #42	; 0x2a
 8005642:	d015      	beq.n	8005670 <_vfiprintf_r+0x13c>
 8005644:	9a07      	ldr	r2, [sp, #28]
 8005646:	4654      	mov	r4, sl
 8005648:	2000      	movs	r0, #0
 800564a:	f04f 0c0a 	mov.w	ip, #10
 800564e:	4621      	mov	r1, r4
 8005650:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005654:	3b30      	subs	r3, #48	; 0x30
 8005656:	2b09      	cmp	r3, #9
 8005658:	d94e      	bls.n	80056f8 <_vfiprintf_r+0x1c4>
 800565a:	b1b0      	cbz	r0, 800568a <_vfiprintf_r+0x156>
 800565c:	9207      	str	r2, [sp, #28]
 800565e:	e014      	b.n	800568a <_vfiprintf_r+0x156>
 8005660:	eba0 0308 	sub.w	r3, r0, r8
 8005664:	46a2      	mov	sl, r4
 8005666:	fa09 f303 	lsl.w	r3, r9, r3
 800566a:	4313      	orrs	r3, r2
 800566c:	9304      	str	r3, [sp, #16]
 800566e:	e7d2      	b.n	8005616 <_vfiprintf_r+0xe2>
 8005670:	9b03      	ldr	r3, [sp, #12]
 8005672:	1d19      	adds	r1, r3, #4
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	2b00      	cmp	r3, #0
 8005678:	9103      	str	r1, [sp, #12]
 800567a:	bfbb      	ittet	lt
 800567c:	425b      	neglt	r3, r3
 800567e:	f042 0202 	orrlt.w	r2, r2, #2
 8005682:	9307      	strge	r3, [sp, #28]
 8005684:	9307      	strlt	r3, [sp, #28]
 8005686:	bfb8      	it	lt
 8005688:	9204      	strlt	r2, [sp, #16]
 800568a:	7823      	ldrb	r3, [r4, #0]
 800568c:	2b2e      	cmp	r3, #46	; 0x2e
 800568e:	d10c      	bne.n	80056aa <_vfiprintf_r+0x176>
 8005690:	7863      	ldrb	r3, [r4, #1]
 8005692:	2b2a      	cmp	r3, #42	; 0x2a
 8005694:	d135      	bne.n	8005702 <_vfiprintf_r+0x1ce>
 8005696:	9b03      	ldr	r3, [sp, #12]
 8005698:	3402      	adds	r4, #2
 800569a:	1d1a      	adds	r2, r3, #4
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	9203      	str	r2, [sp, #12]
 80056a2:	bfb8      	it	lt
 80056a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80056a8:	9305      	str	r3, [sp, #20]
 80056aa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005790 <_vfiprintf_r+0x25c>
 80056ae:	2203      	movs	r2, #3
 80056b0:	7821      	ldrb	r1, [r4, #0]
 80056b2:	4650      	mov	r0, sl
 80056b4:	f000 faae 	bl	8005c14 <memchr>
 80056b8:	b140      	cbz	r0, 80056cc <_vfiprintf_r+0x198>
 80056ba:	2340      	movs	r3, #64	; 0x40
 80056bc:	eba0 000a 	sub.w	r0, r0, sl
 80056c0:	3401      	adds	r4, #1
 80056c2:	fa03 f000 	lsl.w	r0, r3, r0
 80056c6:	9b04      	ldr	r3, [sp, #16]
 80056c8:	4303      	orrs	r3, r0
 80056ca:	9304      	str	r3, [sp, #16]
 80056cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80056d0:	2206      	movs	r2, #6
 80056d2:	482c      	ldr	r0, [pc, #176]	; (8005784 <_vfiprintf_r+0x250>)
 80056d4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80056d8:	f000 fa9c 	bl	8005c14 <memchr>
 80056dc:	2800      	cmp	r0, #0
 80056de:	d03f      	beq.n	8005760 <_vfiprintf_r+0x22c>
 80056e0:	4b29      	ldr	r3, [pc, #164]	; (8005788 <_vfiprintf_r+0x254>)
 80056e2:	bb1b      	cbnz	r3, 800572c <_vfiprintf_r+0x1f8>
 80056e4:	9b03      	ldr	r3, [sp, #12]
 80056e6:	3307      	adds	r3, #7
 80056e8:	f023 0307 	bic.w	r3, r3, #7
 80056ec:	3308      	adds	r3, #8
 80056ee:	9303      	str	r3, [sp, #12]
 80056f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80056f2:	443b      	add	r3, r7
 80056f4:	9309      	str	r3, [sp, #36]	; 0x24
 80056f6:	e767      	b.n	80055c8 <_vfiprintf_r+0x94>
 80056f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80056fc:	460c      	mov	r4, r1
 80056fe:	2001      	movs	r0, #1
 8005700:	e7a5      	b.n	800564e <_vfiprintf_r+0x11a>
 8005702:	2300      	movs	r3, #0
 8005704:	3401      	adds	r4, #1
 8005706:	f04f 0c0a 	mov.w	ip, #10
 800570a:	4619      	mov	r1, r3
 800570c:	9305      	str	r3, [sp, #20]
 800570e:	4620      	mov	r0, r4
 8005710:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005714:	3a30      	subs	r2, #48	; 0x30
 8005716:	2a09      	cmp	r2, #9
 8005718:	d903      	bls.n	8005722 <_vfiprintf_r+0x1ee>
 800571a:	2b00      	cmp	r3, #0
 800571c:	d0c5      	beq.n	80056aa <_vfiprintf_r+0x176>
 800571e:	9105      	str	r1, [sp, #20]
 8005720:	e7c3      	b.n	80056aa <_vfiprintf_r+0x176>
 8005722:	fb0c 2101 	mla	r1, ip, r1, r2
 8005726:	4604      	mov	r4, r0
 8005728:	2301      	movs	r3, #1
 800572a:	e7f0      	b.n	800570e <_vfiprintf_r+0x1da>
 800572c:	ab03      	add	r3, sp, #12
 800572e:	462a      	mov	r2, r5
 8005730:	a904      	add	r1, sp, #16
 8005732:	4630      	mov	r0, r6
 8005734:	9300      	str	r3, [sp, #0]
 8005736:	4b15      	ldr	r3, [pc, #84]	; (800578c <_vfiprintf_r+0x258>)
 8005738:	e000      	b.n	800573c <_vfiprintf_r+0x208>
 800573a:	bf00      	nop
 800573c:	4607      	mov	r7, r0
 800573e:	1c78      	adds	r0, r7, #1
 8005740:	d1d6      	bne.n	80056f0 <_vfiprintf_r+0x1bc>
 8005742:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005744:	07d9      	lsls	r1, r3, #31
 8005746:	d405      	bmi.n	8005754 <_vfiprintf_r+0x220>
 8005748:	89ab      	ldrh	r3, [r5, #12]
 800574a:	059a      	lsls	r2, r3, #22
 800574c:	d402      	bmi.n	8005754 <_vfiprintf_r+0x220>
 800574e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005750:	f7ff fdb7 	bl	80052c2 <__retarget_lock_release_recursive>
 8005754:	89ab      	ldrh	r3, [r5, #12]
 8005756:	065b      	lsls	r3, r3, #25
 8005758:	f53f af12 	bmi.w	8005580 <_vfiprintf_r+0x4c>
 800575c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800575e:	e711      	b.n	8005584 <_vfiprintf_r+0x50>
 8005760:	ab03      	add	r3, sp, #12
 8005762:	462a      	mov	r2, r5
 8005764:	a904      	add	r1, sp, #16
 8005766:	4630      	mov	r0, r6
 8005768:	9300      	str	r3, [sp, #0]
 800576a:	4b08      	ldr	r3, [pc, #32]	; (800578c <_vfiprintf_r+0x258>)
 800576c:	f000 f882 	bl	8005874 <_printf_i>
 8005770:	e7e4      	b.n	800573c <_vfiprintf_r+0x208>
 8005772:	bf00      	nop
 8005774:	08005d88 	.word	0x08005d88
 8005778:	08005da8 	.word	0x08005da8
 800577c:	08005d68 	.word	0x08005d68
 8005780:	08005dc8 	.word	0x08005dc8
 8005784:	08005dd2 	.word	0x08005dd2
 8005788:	00000000 	.word	0x00000000
 800578c:	0800550f 	.word	0x0800550f
 8005790:	08005dce 	.word	0x08005dce

08005794 <_printf_common>:
 8005794:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005798:	4616      	mov	r6, r2
 800579a:	4699      	mov	r9, r3
 800579c:	688a      	ldr	r2, [r1, #8]
 800579e:	4607      	mov	r7, r0
 80057a0:	690b      	ldr	r3, [r1, #16]
 80057a2:	460c      	mov	r4, r1
 80057a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057a8:	4293      	cmp	r3, r2
 80057aa:	bfb8      	it	lt
 80057ac:	4613      	movlt	r3, r2
 80057ae:	6033      	str	r3, [r6, #0]
 80057b0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057b4:	b10a      	cbz	r2, 80057ba <_printf_common+0x26>
 80057b6:	3301      	adds	r3, #1
 80057b8:	6033      	str	r3, [r6, #0]
 80057ba:	6823      	ldr	r3, [r4, #0]
 80057bc:	0699      	lsls	r1, r3, #26
 80057be:	bf42      	ittt	mi
 80057c0:	6833      	ldrmi	r3, [r6, #0]
 80057c2:	3302      	addmi	r3, #2
 80057c4:	6033      	strmi	r3, [r6, #0]
 80057c6:	6825      	ldr	r5, [r4, #0]
 80057c8:	f015 0506 	ands.w	r5, r5, #6
 80057cc:	d106      	bne.n	80057dc <_printf_common+0x48>
 80057ce:	f104 0a19 	add.w	sl, r4, #25
 80057d2:	68e3      	ldr	r3, [r4, #12]
 80057d4:	6832      	ldr	r2, [r6, #0]
 80057d6:	1a9b      	subs	r3, r3, r2
 80057d8:	42ab      	cmp	r3, r5
 80057da:	dc29      	bgt.n	8005830 <_printf_common+0x9c>
 80057dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057e0:	1e13      	subs	r3, r2, #0
 80057e2:	6822      	ldr	r2, [r4, #0]
 80057e4:	bf18      	it	ne
 80057e6:	2301      	movne	r3, #1
 80057e8:	0692      	lsls	r2, r2, #26
 80057ea:	d42e      	bmi.n	800584a <_printf_common+0xb6>
 80057ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057f0:	4649      	mov	r1, r9
 80057f2:	4638      	mov	r0, r7
 80057f4:	47c0      	blx	r8
 80057f6:	3001      	adds	r0, #1
 80057f8:	d021      	beq.n	800583e <_printf_common+0xaa>
 80057fa:	6823      	ldr	r3, [r4, #0]
 80057fc:	341a      	adds	r4, #26
 80057fe:	f854 5c0e 	ldr.w	r5, [r4, #-14]
 8005802:	f003 0306 	and.w	r3, r3, #6
 8005806:	6832      	ldr	r2, [r6, #0]
 8005808:	2600      	movs	r6, #0
 800580a:	2b04      	cmp	r3, #4
 800580c:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005810:	bf08      	it	eq
 8005812:	1aad      	subeq	r5, r5, r2
 8005814:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8005818:	bf14      	ite	ne
 800581a:	2500      	movne	r5, #0
 800581c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005820:	4293      	cmp	r3, r2
 8005822:	bfc4      	itt	gt
 8005824:	1a9b      	subgt	r3, r3, r2
 8005826:	18ed      	addgt	r5, r5, r3
 8005828:	42b5      	cmp	r5, r6
 800582a:	d11a      	bne.n	8005862 <_printf_common+0xce>
 800582c:	2000      	movs	r0, #0
 800582e:	e008      	b.n	8005842 <_printf_common+0xae>
 8005830:	2301      	movs	r3, #1
 8005832:	4652      	mov	r2, sl
 8005834:	4649      	mov	r1, r9
 8005836:	4638      	mov	r0, r7
 8005838:	47c0      	blx	r8
 800583a:	3001      	adds	r0, #1
 800583c:	d103      	bne.n	8005846 <_printf_common+0xb2>
 800583e:	f04f 30ff 	mov.w	r0, #4294967295
 8005842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005846:	3501      	adds	r5, #1
 8005848:	e7c3      	b.n	80057d2 <_printf_common+0x3e>
 800584a:	18e1      	adds	r1, r4, r3
 800584c:	1c5a      	adds	r2, r3, #1
 800584e:	2030      	movs	r0, #48	; 0x30
 8005850:	3302      	adds	r3, #2
 8005852:	4422      	add	r2, r4
 8005854:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005858:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800585c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005860:	e7c4      	b.n	80057ec <_printf_common+0x58>
 8005862:	2301      	movs	r3, #1
 8005864:	4622      	mov	r2, r4
 8005866:	4649      	mov	r1, r9
 8005868:	4638      	mov	r0, r7
 800586a:	47c0      	blx	r8
 800586c:	3001      	adds	r0, #1
 800586e:	d0e6      	beq.n	800583e <_printf_common+0xaa>
 8005870:	3601      	adds	r6, #1
 8005872:	e7d9      	b.n	8005828 <_printf_common+0x94>

08005874 <_printf_i>:
 8005874:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005878:	460c      	mov	r4, r1
 800587a:	4691      	mov	r9, r2
 800587c:	4680      	mov	r8, r0
 800587e:	469a      	mov	sl, r3
 8005880:	7e27      	ldrb	r7, [r4, #24]
 8005882:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005886:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005888:	2f78      	cmp	r7, #120	; 0x78
 800588a:	d807      	bhi.n	800589c <_printf_i+0x28>
 800588c:	2f62      	cmp	r7, #98	; 0x62
 800588e:	d80a      	bhi.n	80058a6 <_printf_i+0x32>
 8005890:	2f00      	cmp	r7, #0
 8005892:	f000 80d8 	beq.w	8005a46 <_printf_i+0x1d2>
 8005896:	2f58      	cmp	r7, #88	; 0x58
 8005898:	f000 80a3 	beq.w	80059e2 <_printf_i+0x16e>
 800589c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80058a0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058a4:	e03a      	b.n	800591c <_printf_i+0xa8>
 80058a6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058aa:	2b15      	cmp	r3, #21
 80058ac:	d8f6      	bhi.n	800589c <_printf_i+0x28>
 80058ae:	a001      	add	r0, pc, #4	; (adr r0, 80058b4 <_printf_i+0x40>)
 80058b0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80058b4:	0800590d 	.word	0x0800590d
 80058b8:	08005921 	.word	0x08005921
 80058bc:	0800589d 	.word	0x0800589d
 80058c0:	0800589d 	.word	0x0800589d
 80058c4:	0800589d 	.word	0x0800589d
 80058c8:	0800589d 	.word	0x0800589d
 80058cc:	08005921 	.word	0x08005921
 80058d0:	0800589d 	.word	0x0800589d
 80058d4:	0800589d 	.word	0x0800589d
 80058d8:	0800589d 	.word	0x0800589d
 80058dc:	0800589d 	.word	0x0800589d
 80058e0:	08005a2d 	.word	0x08005a2d
 80058e4:	08005951 	.word	0x08005951
 80058e8:	08005a0f 	.word	0x08005a0f
 80058ec:	0800589d 	.word	0x0800589d
 80058f0:	0800589d 	.word	0x0800589d
 80058f4:	08005a4f 	.word	0x08005a4f
 80058f8:	0800589d 	.word	0x0800589d
 80058fc:	08005951 	.word	0x08005951
 8005900:	0800589d 	.word	0x0800589d
 8005904:	0800589d 	.word	0x0800589d
 8005908:	08005a17 	.word	0x08005a17
 800590c:	680b      	ldr	r3, [r1, #0]
 800590e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005912:	1d1a      	adds	r2, r3, #4
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	600a      	str	r2, [r1, #0]
 8005918:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800591c:	2301      	movs	r3, #1
 800591e:	e0a3      	b.n	8005a68 <_printf_i+0x1f4>
 8005920:	6825      	ldr	r5, [r4, #0]
 8005922:	6808      	ldr	r0, [r1, #0]
 8005924:	062e      	lsls	r6, r5, #24
 8005926:	f100 0304 	add.w	r3, r0, #4
 800592a:	d50a      	bpl.n	8005942 <_printf_i+0xce>
 800592c:	6805      	ldr	r5, [r0, #0]
 800592e:	600b      	str	r3, [r1, #0]
 8005930:	2d00      	cmp	r5, #0
 8005932:	da03      	bge.n	800593c <_printf_i+0xc8>
 8005934:	232d      	movs	r3, #45	; 0x2d
 8005936:	426d      	negs	r5, r5
 8005938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800593c:	485e      	ldr	r0, [pc, #376]	; (8005ab8 <_printf_i+0x244>)
 800593e:	230a      	movs	r3, #10
 8005940:	e019      	b.n	8005976 <_printf_i+0x102>
 8005942:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005946:	6805      	ldr	r5, [r0, #0]
 8005948:	600b      	str	r3, [r1, #0]
 800594a:	bf18      	it	ne
 800594c:	b22d      	sxthne	r5, r5
 800594e:	e7ef      	b.n	8005930 <_printf_i+0xbc>
 8005950:	680b      	ldr	r3, [r1, #0]
 8005952:	6825      	ldr	r5, [r4, #0]
 8005954:	1d18      	adds	r0, r3, #4
 8005956:	6008      	str	r0, [r1, #0]
 8005958:	0628      	lsls	r0, r5, #24
 800595a:	d501      	bpl.n	8005960 <_printf_i+0xec>
 800595c:	681d      	ldr	r5, [r3, #0]
 800595e:	e002      	b.n	8005966 <_printf_i+0xf2>
 8005960:	0669      	lsls	r1, r5, #25
 8005962:	d5fb      	bpl.n	800595c <_printf_i+0xe8>
 8005964:	881d      	ldrh	r5, [r3, #0]
 8005966:	2f6f      	cmp	r7, #111	; 0x6f
 8005968:	4853      	ldr	r0, [pc, #332]	; (8005ab8 <_printf_i+0x244>)
 800596a:	bf0c      	ite	eq
 800596c:	2308      	moveq	r3, #8
 800596e:	230a      	movne	r3, #10
 8005970:	2100      	movs	r1, #0
 8005972:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005976:	6866      	ldr	r6, [r4, #4]
 8005978:	2e00      	cmp	r6, #0
 800597a:	60a6      	str	r6, [r4, #8]
 800597c:	bfa2      	ittt	ge
 800597e:	6821      	ldrge	r1, [r4, #0]
 8005980:	f021 0104 	bicge.w	r1, r1, #4
 8005984:	6021      	strge	r1, [r4, #0]
 8005986:	b90d      	cbnz	r5, 800598c <_printf_i+0x118>
 8005988:	2e00      	cmp	r6, #0
 800598a:	d04d      	beq.n	8005a28 <_printf_i+0x1b4>
 800598c:	4616      	mov	r6, r2
 800598e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005992:	fb03 5711 	mls	r7, r3, r1, r5
 8005996:	5dc7      	ldrb	r7, [r0, r7]
 8005998:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800599c:	462f      	mov	r7, r5
 800599e:	460d      	mov	r5, r1
 80059a0:	42bb      	cmp	r3, r7
 80059a2:	d9f4      	bls.n	800598e <_printf_i+0x11a>
 80059a4:	2b08      	cmp	r3, #8
 80059a6:	d10b      	bne.n	80059c0 <_printf_i+0x14c>
 80059a8:	6823      	ldr	r3, [r4, #0]
 80059aa:	07df      	lsls	r7, r3, #31
 80059ac:	d508      	bpl.n	80059c0 <_printf_i+0x14c>
 80059ae:	6923      	ldr	r3, [r4, #16]
 80059b0:	6861      	ldr	r1, [r4, #4]
 80059b2:	4299      	cmp	r1, r3
 80059b4:	bfde      	ittt	le
 80059b6:	2330      	movle	r3, #48	; 0x30
 80059b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80059bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80059c0:	1b92      	subs	r2, r2, r6
 80059c2:	6122      	str	r2, [r4, #16]
 80059c4:	464b      	mov	r3, r9
 80059c6:	aa03      	add	r2, sp, #12
 80059c8:	4621      	mov	r1, r4
 80059ca:	4640      	mov	r0, r8
 80059cc:	f8cd a000 	str.w	sl, [sp]
 80059d0:	f7ff fee0 	bl	8005794 <_printf_common>
 80059d4:	3001      	adds	r0, #1
 80059d6:	d14c      	bne.n	8005a72 <_printf_i+0x1fe>
 80059d8:	f04f 30ff 	mov.w	r0, #4294967295
 80059dc:	b004      	add	sp, #16
 80059de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e2:	4835      	ldr	r0, [pc, #212]	; (8005ab8 <_printf_i+0x244>)
 80059e4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80059e8:	6823      	ldr	r3, [r4, #0]
 80059ea:	680e      	ldr	r6, [r1, #0]
 80059ec:	061f      	lsls	r7, r3, #24
 80059ee:	f856 5b04 	ldr.w	r5, [r6], #4
 80059f2:	600e      	str	r6, [r1, #0]
 80059f4:	d514      	bpl.n	8005a20 <_printf_i+0x1ac>
 80059f6:	07d9      	lsls	r1, r3, #31
 80059f8:	bf44      	itt	mi
 80059fa:	f043 0320 	orrmi.w	r3, r3, #32
 80059fe:	6023      	strmi	r3, [r4, #0]
 8005a00:	b91d      	cbnz	r5, 8005a0a <_printf_i+0x196>
 8005a02:	6823      	ldr	r3, [r4, #0]
 8005a04:	f023 0320 	bic.w	r3, r3, #32
 8005a08:	6023      	str	r3, [r4, #0]
 8005a0a:	2310      	movs	r3, #16
 8005a0c:	e7b0      	b.n	8005970 <_printf_i+0xfc>
 8005a0e:	6823      	ldr	r3, [r4, #0]
 8005a10:	f043 0320 	orr.w	r3, r3, #32
 8005a14:	6023      	str	r3, [r4, #0]
 8005a16:	2378      	movs	r3, #120	; 0x78
 8005a18:	4828      	ldr	r0, [pc, #160]	; (8005abc <_printf_i+0x248>)
 8005a1a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a1e:	e7e3      	b.n	80059e8 <_printf_i+0x174>
 8005a20:	065e      	lsls	r6, r3, #25
 8005a22:	bf48      	it	mi
 8005a24:	b2ad      	uxthmi	r5, r5
 8005a26:	e7e6      	b.n	80059f6 <_printf_i+0x182>
 8005a28:	4616      	mov	r6, r2
 8005a2a:	e7bb      	b.n	80059a4 <_printf_i+0x130>
 8005a2c:	680b      	ldr	r3, [r1, #0]
 8005a2e:	6826      	ldr	r6, [r4, #0]
 8005a30:	1d1d      	adds	r5, r3, #4
 8005a32:	6960      	ldr	r0, [r4, #20]
 8005a34:	600d      	str	r5, [r1, #0]
 8005a36:	0635      	lsls	r5, r6, #24
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	d501      	bpl.n	8005a40 <_printf_i+0x1cc>
 8005a3c:	6018      	str	r0, [r3, #0]
 8005a3e:	e002      	b.n	8005a46 <_printf_i+0x1d2>
 8005a40:	0671      	lsls	r1, r6, #25
 8005a42:	d5fb      	bpl.n	8005a3c <_printf_i+0x1c8>
 8005a44:	8018      	strh	r0, [r3, #0]
 8005a46:	2300      	movs	r3, #0
 8005a48:	4616      	mov	r6, r2
 8005a4a:	6123      	str	r3, [r4, #16]
 8005a4c:	e7ba      	b.n	80059c4 <_printf_i+0x150>
 8005a4e:	680b      	ldr	r3, [r1, #0]
 8005a50:	1d1a      	adds	r2, r3, #4
 8005a52:	600a      	str	r2, [r1, #0]
 8005a54:	2100      	movs	r1, #0
 8005a56:	681e      	ldr	r6, [r3, #0]
 8005a58:	6862      	ldr	r2, [r4, #4]
 8005a5a:	4630      	mov	r0, r6
 8005a5c:	f000 f8da 	bl	8005c14 <memchr>
 8005a60:	b108      	cbz	r0, 8005a66 <_printf_i+0x1f2>
 8005a62:	1b80      	subs	r0, r0, r6
 8005a64:	6060      	str	r0, [r4, #4]
 8005a66:	6863      	ldr	r3, [r4, #4]
 8005a68:	6123      	str	r3, [r4, #16]
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a70:	e7a8      	b.n	80059c4 <_printf_i+0x150>
 8005a72:	6923      	ldr	r3, [r4, #16]
 8005a74:	4632      	mov	r2, r6
 8005a76:	4649      	mov	r1, r9
 8005a78:	4640      	mov	r0, r8
 8005a7a:	47d0      	blx	sl
 8005a7c:	3001      	adds	r0, #1
 8005a7e:	d0ab      	beq.n	80059d8 <_printf_i+0x164>
 8005a80:	6823      	ldr	r3, [r4, #0]
 8005a82:	079b      	lsls	r3, r3, #30
 8005a84:	d413      	bmi.n	8005aae <_printf_i+0x23a>
 8005a86:	68e0      	ldr	r0, [r4, #12]
 8005a88:	9b03      	ldr	r3, [sp, #12]
 8005a8a:	4298      	cmp	r0, r3
 8005a8c:	bfb8      	it	lt
 8005a8e:	4618      	movlt	r0, r3
 8005a90:	e7a4      	b.n	80059dc <_printf_i+0x168>
 8005a92:	2301      	movs	r3, #1
 8005a94:	4632      	mov	r2, r6
 8005a96:	4649      	mov	r1, r9
 8005a98:	4640      	mov	r0, r8
 8005a9a:	47d0      	blx	sl
 8005a9c:	3001      	adds	r0, #1
 8005a9e:	d09b      	beq.n	80059d8 <_printf_i+0x164>
 8005aa0:	3501      	adds	r5, #1
 8005aa2:	68e3      	ldr	r3, [r4, #12]
 8005aa4:	9903      	ldr	r1, [sp, #12]
 8005aa6:	1a5b      	subs	r3, r3, r1
 8005aa8:	42ab      	cmp	r3, r5
 8005aaa:	dcf2      	bgt.n	8005a92 <_printf_i+0x21e>
 8005aac:	e7eb      	b.n	8005a86 <_printf_i+0x212>
 8005aae:	2500      	movs	r5, #0
 8005ab0:	f104 0619 	add.w	r6, r4, #25
 8005ab4:	e7f5      	b.n	8005aa2 <_printf_i+0x22e>
 8005ab6:	bf00      	nop
 8005ab8:	08005dd9 	.word	0x08005dd9
 8005abc:	08005dea 	.word	0x08005dea

08005ac0 <_sbrk_r>:
 8005ac0:	b538      	push	{r3, r4, r5, lr}
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	4d05      	ldr	r5, [pc, #20]	; (8005adc <_sbrk_r+0x1c>)
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	4608      	mov	r0, r1
 8005aca:	602b      	str	r3, [r5, #0]
 8005acc:	f7fa fe10 	bl	80006f0 <_sbrk>
 8005ad0:	1c43      	adds	r3, r0, #1
 8005ad2:	d102      	bne.n	8005ada <_sbrk_r+0x1a>
 8005ad4:	682b      	ldr	r3, [r5, #0]
 8005ad6:	b103      	cbz	r3, 8005ada <_sbrk_r+0x1a>
 8005ad8:	6023      	str	r3, [r4, #0]
 8005ada:	bd38      	pop	{r3, r4, r5, pc}
 8005adc:	2000404c 	.word	0x2000404c

08005ae0 <__sread>:
 8005ae0:	b510      	push	{r4, lr}
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ae8:	f000 f8ae 	bl	8005c48 <_read_r>
 8005aec:	2800      	cmp	r0, #0
 8005aee:	bfab      	itete	ge
 8005af0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005af2:	89a3      	ldrhlt	r3, [r4, #12]
 8005af4:	181b      	addge	r3, r3, r0
 8005af6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005afa:	bfac      	ite	ge
 8005afc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005afe:	81a3      	strhlt	r3, [r4, #12]
 8005b00:	bd10      	pop	{r4, pc}

08005b02 <__swrite>:
 8005b02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b06:	461f      	mov	r7, r3
 8005b08:	898b      	ldrh	r3, [r1, #12]
 8005b0a:	4605      	mov	r5, r0
 8005b0c:	460c      	mov	r4, r1
 8005b0e:	05db      	lsls	r3, r3, #23
 8005b10:	4616      	mov	r6, r2
 8005b12:	d505      	bpl.n	8005b20 <__swrite+0x1e>
 8005b14:	2302      	movs	r3, #2
 8005b16:	2200      	movs	r2, #0
 8005b18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b1c:	f000 f868 	bl	8005bf0 <_lseek_r>
 8005b20:	89a3      	ldrh	r3, [r4, #12]
 8005b22:	4632      	mov	r2, r6
 8005b24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005b28:	4628      	mov	r0, r5
 8005b2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005b2e:	81a3      	strh	r3, [r4, #12]
 8005b30:	463b      	mov	r3, r7
 8005b32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005b36:	f000 b817 	b.w	8005b68 <_write_r>

08005b3a <__sseek>:
 8005b3a:	b510      	push	{r4, lr}
 8005b3c:	460c      	mov	r4, r1
 8005b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b42:	f000 f855 	bl	8005bf0 <_lseek_r>
 8005b46:	1c43      	adds	r3, r0, #1
 8005b48:	89a3      	ldrh	r3, [r4, #12]
 8005b4a:	bf15      	itete	ne
 8005b4c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b4e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b52:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b56:	81a3      	strheq	r3, [r4, #12]
 8005b58:	bf18      	it	ne
 8005b5a:	81a3      	strhne	r3, [r4, #12]
 8005b5c:	bd10      	pop	{r4, pc}

08005b5e <__sclose>:
 8005b5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b62:	f000 b813 	b.w	8005b8c <_close_r>
	...

08005b68 <_write_r>:
 8005b68:	b538      	push	{r3, r4, r5, lr}
 8005b6a:	4604      	mov	r4, r0
 8005b6c:	4d06      	ldr	r5, [pc, #24]	; (8005b88 <_write_r+0x20>)
 8005b6e:	4608      	mov	r0, r1
 8005b70:	4611      	mov	r1, r2
 8005b72:	2200      	movs	r2, #0
 8005b74:	602a      	str	r2, [r5, #0]
 8005b76:	461a      	mov	r2, r3
 8005b78:	f7fa fd69 	bl	800064e <_write>
 8005b7c:	1c43      	adds	r3, r0, #1
 8005b7e:	d102      	bne.n	8005b86 <_write_r+0x1e>
 8005b80:	682b      	ldr	r3, [r5, #0]
 8005b82:	b103      	cbz	r3, 8005b86 <_write_r+0x1e>
 8005b84:	6023      	str	r3, [r4, #0]
 8005b86:	bd38      	pop	{r3, r4, r5, pc}
 8005b88:	2000404c 	.word	0x2000404c

08005b8c <_close_r>:
 8005b8c:	b538      	push	{r3, r4, r5, lr}
 8005b8e:	2300      	movs	r3, #0
 8005b90:	4d05      	ldr	r5, [pc, #20]	; (8005ba8 <_close_r+0x1c>)
 8005b92:	4604      	mov	r4, r0
 8005b94:	4608      	mov	r0, r1
 8005b96:	602b      	str	r3, [r5, #0]
 8005b98:	f7fa fd75 	bl	8000686 <_close>
 8005b9c:	1c43      	adds	r3, r0, #1
 8005b9e:	d102      	bne.n	8005ba6 <_close_r+0x1a>
 8005ba0:	682b      	ldr	r3, [r5, #0]
 8005ba2:	b103      	cbz	r3, 8005ba6 <_close_r+0x1a>
 8005ba4:	6023      	str	r3, [r4, #0]
 8005ba6:	bd38      	pop	{r3, r4, r5, pc}
 8005ba8:	2000404c 	.word	0x2000404c

08005bac <_fstat_r>:
 8005bac:	b538      	push	{r3, r4, r5, lr}
 8005bae:	2300      	movs	r3, #0
 8005bb0:	4d06      	ldr	r5, [pc, #24]	; (8005bcc <_fstat_r+0x20>)
 8005bb2:	4604      	mov	r4, r0
 8005bb4:	4608      	mov	r0, r1
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	602b      	str	r3, [r5, #0]
 8005bba:	f7fa fd70 	bl	800069e <_fstat>
 8005bbe:	1c43      	adds	r3, r0, #1
 8005bc0:	d102      	bne.n	8005bc8 <_fstat_r+0x1c>
 8005bc2:	682b      	ldr	r3, [r5, #0]
 8005bc4:	b103      	cbz	r3, 8005bc8 <_fstat_r+0x1c>
 8005bc6:	6023      	str	r3, [r4, #0]
 8005bc8:	bd38      	pop	{r3, r4, r5, pc}
 8005bca:	bf00      	nop
 8005bcc:	2000404c 	.word	0x2000404c

08005bd0 <_isatty_r>:
 8005bd0:	b538      	push	{r3, r4, r5, lr}
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	4d05      	ldr	r5, [pc, #20]	; (8005bec <_isatty_r+0x1c>)
 8005bd6:	4604      	mov	r4, r0
 8005bd8:	4608      	mov	r0, r1
 8005bda:	602b      	str	r3, [r5, #0]
 8005bdc:	f7fa fd6f 	bl	80006be <_isatty>
 8005be0:	1c43      	adds	r3, r0, #1
 8005be2:	d102      	bne.n	8005bea <_isatty_r+0x1a>
 8005be4:	682b      	ldr	r3, [r5, #0]
 8005be6:	b103      	cbz	r3, 8005bea <_isatty_r+0x1a>
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	bd38      	pop	{r3, r4, r5, pc}
 8005bec:	2000404c 	.word	0x2000404c

08005bf0 <_lseek_r>:
 8005bf0:	b538      	push	{r3, r4, r5, lr}
 8005bf2:	4604      	mov	r4, r0
 8005bf4:	4d06      	ldr	r5, [pc, #24]	; (8005c10 <_lseek_r+0x20>)
 8005bf6:	4608      	mov	r0, r1
 8005bf8:	4611      	mov	r1, r2
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	602a      	str	r2, [r5, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	f7fa fd68 	bl	80006d4 <_lseek>
 8005c04:	1c43      	adds	r3, r0, #1
 8005c06:	d102      	bne.n	8005c0e <_lseek_r+0x1e>
 8005c08:	682b      	ldr	r3, [r5, #0]
 8005c0a:	b103      	cbz	r3, 8005c0e <_lseek_r+0x1e>
 8005c0c:	6023      	str	r3, [r4, #0]
 8005c0e:	bd38      	pop	{r3, r4, r5, pc}
 8005c10:	2000404c 	.word	0x2000404c

08005c14 <memchr>:
 8005c14:	b2c9      	uxtb	r1, r1
 8005c16:	4402      	add	r2, r0
 8005c18:	b510      	push	{r4, lr}
 8005c1a:	4290      	cmp	r0, r2
 8005c1c:	4603      	mov	r3, r0
 8005c1e:	d101      	bne.n	8005c24 <memchr+0x10>
 8005c20:	2300      	movs	r3, #0
 8005c22:	e003      	b.n	8005c2c <memchr+0x18>
 8005c24:	781c      	ldrb	r4, [r3, #0]
 8005c26:	3001      	adds	r0, #1
 8005c28:	428c      	cmp	r4, r1
 8005c2a:	d1f6      	bne.n	8005c1a <memchr+0x6>
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	bd10      	pop	{r4, pc}

08005c30 <__malloc_lock>:
 8005c30:	4801      	ldr	r0, [pc, #4]	; (8005c38 <__malloc_lock+0x8>)
 8005c32:	f7ff bb45 	b.w	80052c0 <__retarget_lock_acquire_recursive>
 8005c36:	bf00      	nop
 8005c38:	20004044 	.word	0x20004044

08005c3c <__malloc_unlock>:
 8005c3c:	4801      	ldr	r0, [pc, #4]	; (8005c44 <__malloc_unlock+0x8>)
 8005c3e:	f7ff bb40 	b.w	80052c2 <__retarget_lock_release_recursive>
 8005c42:	bf00      	nop
 8005c44:	20004044 	.word	0x20004044

08005c48 <_read_r>:
 8005c48:	b538      	push	{r3, r4, r5, lr}
 8005c4a:	4604      	mov	r4, r0
 8005c4c:	4d06      	ldr	r5, [pc, #24]	; (8005c68 <_read_r+0x20>)
 8005c4e:	4608      	mov	r0, r1
 8005c50:	4611      	mov	r1, r2
 8005c52:	2200      	movs	r2, #0
 8005c54:	602a      	str	r2, [r5, #0]
 8005c56:	461a      	mov	r2, r3
 8005c58:	f7fa fcdc 	bl	8000614 <_read>
 8005c5c:	1c43      	adds	r3, r0, #1
 8005c5e:	d102      	bne.n	8005c66 <_read_r+0x1e>
 8005c60:	682b      	ldr	r3, [r5, #0]
 8005c62:	b103      	cbz	r3, 8005c66 <_read_r+0x1e>
 8005c64:	6023      	str	r3, [r4, #0]
 8005c66:	bd38      	pop	{r3, r4, r5, pc}
 8005c68:	2000404c 	.word	0x2000404c

08005c6c <_init>:
 8005c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6e:	bf00      	nop
 8005c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c72:	bc08      	pop	{r3}
 8005c74:	469e      	mov	lr, r3
 8005c76:	4770      	bx	lr

08005c78 <_fini>:
 8005c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7a:	bf00      	nop
 8005c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c7e:	bc08      	pop	{r3}
 8005c80:	469e      	mov	lr, r3
 8005c82:	4770      	bx	lr
 8005c84:	0000      	movs	r0, r0
	...
