{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603651668517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603651668531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 25 12:47:48 2020 " "Processing started: Sun Oct 25 12:47:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603651668531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651668531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Group8_Lab2 -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off Group8_Lab2 -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651668531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603651670533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603651670533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_level.vhd 3 1 " "Found 3 design units, including 1 entities, in source file tb_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_top_level-tb " "Found design unit 1: tb_top_level-tb" {  } { { "tb_top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_top_level.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691154 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_tb_top_level " "Found design unit 2: cfg_tb_top_level" {  } { { "tb_top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_top_level.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691154 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_top_level " "Found entity 1: tb_top_level" {  } { { "tb_top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_displaymux.vhd 3 1 " "Found 3 design units, including 1 entities, in source file tb_displaymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_displayMUX-tb " "Found design unit 1: tb_displayMUX-tb" {  } { { "tb_displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_displayMUX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691155 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cfg_tb_displayMUX " "Found design unit 2: cfg_tb_displayMUX" {  } { { "tb_displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_displayMUX.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691155 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_displayMUX " "Found entity 1: tb_displayMUX" {  } { { "tb_displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_displayMUX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Behavioral " "Found design unit 1: top_level-Behavioral" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691158 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment_decoder-Behavioral " "Found design unit 1: SevenSegment_decoder-Behavioral" {  } { { "SevenSegment_decoder.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/SevenSegment_decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691160 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment_decoder " "Found entity 1: SevenSegment_decoder" {  } { { "SevenSegment_decoder.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/SevenSegment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/SevenSegment.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691161 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/SevenSegment.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_bcd-behavior " "Found design unit 1: binary_bcd-behavior" {  } { { "binary_bcd.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/binary_bcd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691164 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_bcd " "Found entity 1: binary_bcd" {  } { { "binary_bcd.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/binary_bcd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_debounce-Behavioral " "Found design unit 1: tb_debounce-Behavioral" {  } { { "tb_debounce.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_debounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691165 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_debounce " "Found entity 1: tb_debounce" {  } { { "tb_debounce.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_debounce.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/debounce.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691167 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaymux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayMUX-behavior " "Found design unit 1: displayMUX-behavior" {  } { { "displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/displayMUX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691169 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayMUX " "Found entity 1: displayMUX" {  } { { "displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/displayMUX.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchro-synchronize " "Found design unit 1: synchro-synchronize" {  } { { "synchro.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/synchro.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691174 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchro " "Found entity 1: synchro" {  } { { "synchro.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/synchro.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-storage " "Found design unit 1: memory-storage" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691180 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_synchro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_synchro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_synchro-synth " "Found design unit 1: tb_synchro-synth" {  } { { "tb_synchro.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_synchro.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691182 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_synchro " "Found entity 1: tb_synchro" {  } { { "tb_synchro.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_synchro.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_memory-synth " "Found design unit 1: tb_memory-synth" {  } { { "tb_memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_memory.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691183 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_memory " "Found entity 1: tb_memory" {  } { { "tb_memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/tb_memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603651691183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603651691244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:SevenSegment_ins " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:SevenSegment_ins\"" {  } { { "top_level.vhd" "SevenSegment_ins" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651691268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment_decoder SevenSegment:SevenSegment_ins\|SevenSegment_decoder:decoder0 " "Elaborating entity \"SevenSegment_decoder\" for hierarchy \"SevenSegment:SevenSegment_ins\|SevenSegment_decoder:decoder0\"" {  } { { "SevenSegment.vhd" "decoder0" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/SevenSegment.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651691280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_bcd binary_bcd:binary_bcd_ins " "Elaborating entity \"binary_bcd\" for hierarchy \"binary_bcd:binary_bcd_ins\"" {  } { { "top_level.vhd" "binary_bcd_ins" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651691299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMUX displayMUX:displayMUX_ins " "Elaborating entity \"displayMUX\" for hierarchy \"displayMUX:displayMUX_ins\"" {  } { { "top_level.vhd" "displayMUX_ins" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651691324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_IN displayMUX.vhd(31) " "VHDL Process Statement warning at displayMUX.vhd(31): signal \"BCD_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/displayMUX.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603651691335 "|top_level|displayMUX:displayMUX_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hexout displayMUX.vhd(32) " "VHDL Process Statement warning at displayMUX.vhd(32): signal \"hexout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/displayMUX.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603651691335 "|top_level|displayMUX:displayMUX_ins"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SAVED_IN displayMUX.vhd(33) " "VHDL Process Statement warning at displayMUX.vhd(33): signal \"SAVED_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "displayMUX.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/displayMUX.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603651691335 "|top_level|displayMUX:displayMUX_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchro synchro:synchro_ins " "Elaborating entity \"synchro\" for hierarchy \"synchro:synchro_ins\"" {  } { { "top_level.vhd" "synchro_ins" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651691336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_ins " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_ins\"" {  } { { "top_level.vhd" "debounce_ins" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651691356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_ins " "Elaborating entity \"memory\" for hierarchy \"memory:memory_ins\"" {  } { { "top_level.vhd" "memory_ins" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651691367 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BITS_IN memory.vhd(22) " "VHDL Process Statement warning at memory.vhd(22): signal \"BITS_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1603651691381 "|top_level|memory:memory_ins"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BITS_OUT memory.vhd(17) " "VHDL Process Statement warning at memory.vhd(17): inferring latch(es) for signal or variable \"BITS_OUT\", which holds its previous value in one or more paths through the process" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[0\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[0\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[1\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[1\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[2\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[2\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[3\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[3\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[4\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[4\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[5\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[5\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[6\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[6\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[7\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[7\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[8\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[8\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[9\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[9\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[10\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[10\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[11\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[11\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[12\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[12\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[13\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[13\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[14\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[14\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BITS_OUT\[15\] memory.vhd(17) " "Inferred latch for \"BITS_OUT\[15\]\" at memory.vhd(17)" {  } { { "memory.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/memory.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651691382 "|top_level|memory:memory_ins"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "S:/QuartusProjects/ENEL453_Group8/lab2/top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603651692203 "|top_level|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603651692203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603651692280 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603651692727 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603651693068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603651693068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603651693283 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603651693283 ""} { "Info" "ICUT_CUT_TM_LCELLS" "349 " "Implemented 349 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603651693283 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603651693283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603651693330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 25 12:48:13 2020 " "Processing ended: Sun Oct 25 12:48:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603651693330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603651693330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603651693330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603651693330 ""}
