
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_281B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3227492 heartbeat IPC: 3.09838 cumulative IPC: 3.09838 (Simulation time: 0 hr 0 min 49 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3227492 (Simulation time: 0 hr 0 min 49 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13878870 heartbeat IPC: 0.938845 cumulative IPC: 0.938845 (Simulation time: 0 hr 1 min 46 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25511022 heartbeat IPC: 0.859686 cumulative IPC: 0.897524 (Simulation time: 0 hr 3 min 6 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 30075870 heartbeat IPC: 2.19065 cumulative IPC: 1.11739 (Simulation time: 0 hr 3 min 44 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 35004098 heartbeat IPC: 2.02913 cumulative IPC: 1.25879 (Simulation time: 0 hr 4 min 22 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 40087976 heartbeat IPC: 1.967 cumulative IPC: 1.35647 (Simulation time: 0 hr 5 min 8 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 47615090 heartbeat IPC: 1.32853 cumulative IPC: 1.35173 (Simulation time: 0 hr 6 min 19 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 55244483 heartbeat IPC: 1.31072 cumulative IPC: 1.34571 (Simulation time: 0 hr 7 min 18 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 61628872 heartbeat IPC: 1.56632 cumulative IPC: 1.36983 (Simulation time: 0 hr 8 min 1 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 68281034 heartbeat IPC: 1.50327 cumulative IPC: 1.38348 (Simulation time: 0 hr 8 min 48 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 75024284 heartbeat IPC: 1.48296 cumulative IPC: 1.39282 (Simulation time: 0 hr 9 min 35 sec) 
Finished CPU 0 instructions: 100000000 cycles: 71796794 cumulative IPC: 1.39282 (Simulation time: 0 hr 9 min 35 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.39282 instructions: 100000000 cycles: 71796794
cpu0_DTLB TOTAL     ACCESS:   19657455  HIT:   18898851  MISS:     758604
cpu0_DTLB LOAD      ACCESS:   13796594  HIT:   13150916  MISS:     645678
cpu0_DTLB RFO       ACCESS:    5860861  HIT:    5747935  MISS:     112926
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.33102 cycles
cpu0_ITLB TOTAL     ACCESS:    6412252  HIT:    6412238  MISS:         14
cpu0_ITLB LOAD      ACCESS:    6412252  HIT:    6412238  MISS:         14
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 222.429 cycles
cpu0_L1I TOTAL     ACCESS:    2685598  HIT:    2685244  MISS:        354
cpu0_L1I LOAD      ACCESS:    2685598  HIT:    2685244  MISS:        354
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 191.958 cycles
cpu0_STLB TOTAL     ACCESS:     758618  HIT:     757536  MISS:       1082
cpu0_STLB LOAD      ACCESS:     645692  HIT:     644785  MISS:        907
cpu0_STLB RFO       ACCESS:     112926  HIT:     112751  MISS:        175
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 203.633 cycles
cpu0_L1D TOTAL     ACCESS:   23610434  HIT:   22011358  MISS:    1599076
cpu0_L1D LOAD      ACCESS:   13841101  HIT:   12448118  MISS:    1392983
cpu0_L1D RFO       ACCESS:    9768265  HIT:    9562677  MISS:     205588
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1068  HIT:        563  MISS:        505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 86.601 cycles
cpu0_L2C TOTAL     ACCESS:    1813735  HIT:     911545  MISS:     902190
cpu0_L2C LOAD      ACCESS:    1393333  HIT:     648944  MISS:     744389
cpu0_L2C RFO       ACCESS:     205580  HIT:      48063  MISS:     157517
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     214317  HIT:     214063  MISS:        254
cpu0_L2C TRANSLATION ACCESS:        505  HIT:        475  MISS:         30
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 133.934 cycles
LLC TOTAL     ACCESS:    1060514  HIT:     834515  MISS:     225999
LLC LOAD      ACCESS:     744388  HIT:     623416  MISS:     120972
LLC RFO       ACCESS:     157508  HIT:      82404  MISS:      75104
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     158588  HIT:     128670  MISS:      29918
LLC TRANSLATION ACCESS:         30  HIT:         25  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 450.843 cycles
Insertion Distribution: 
	LOAD 32616 0 35422 74785 
	RFO 10893 0 52485 29418 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 30514 
	 0 0 16 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      61441  ROW_BUFFER_MISS:     134328
 DBUS AVG_CONGESTED_CYCLE:    3.98731
 WQ ROW_BUFFER_HIT:       4546  ROW_BUFFER_MISS:      82827  FULL:        911


CPU 0 Branch Prediction Accuracy: 91.2056% MPKI: 12.1715 Average ROB Occupancy at Mispredict: 67.5104
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00059
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.1706
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00019

