// Seed: 1105558048
module module_0 ();
  parameter id_1 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri1 id_0
    , id_6,
    input tri0 id_1,
    output supply1 id_2,
    input tri id_3,
    output supply0 id_4
);
  assign id_6 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign {-1, id_2} = 1;
  module_0 modCall_1 ();
  logic id_8;
endmodule
