<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1033" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1033{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1033{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1033{left:796px;bottom:1141px;letter-spacing:-0.13px;}
#t4_1033{left:96px;bottom:601px;}
#t5_1033{left:122px;bottom:601px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#t6_1033{left:122px;bottom:584px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t7_1033{left:122px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t8_1033{left:122px;bottom:543px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_1033{left:122px;bottom:526px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_1033{left:96px;bottom:502px;}
#tb_1033{left:122px;bottom:502px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#tc_1033{left:122px;bottom:485px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#td_1033{left:96px;bottom:461px;}
#te_1033{left:122px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tf_1033{left:122px;bottom:444px;letter-spacing:-0.34px;word-spacing:0.32px;}
#tg_1033{left:96px;bottom:419px;}
#th_1033{left:122px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_1033{left:122px;bottom:393px;}
#tj_1033{left:148px;bottom:395px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#tk_1033{left:515px;bottom:395px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#tl_1033{left:148px;bottom:378px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#tm_1033{left:122px;bottom:352px;}
#tn_1033{left:148px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#to_1033{left:148px;bottom:337px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tp_1033{left:723px;bottom:337px;letter-spacing:-0.13px;word-spacing:-1.06px;}
#tq_1033{left:148px;bottom:320px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_1033{left:79px;bottom:1025px;letter-spacing:-0.16px;}
#ts_1033{left:225px;bottom:1025px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tt_1033{left:225px;bottom:1008px;letter-spacing:-0.11px;}
#tu_1033{left:554px;bottom:1015px;}
#tv_1033{left:79px;bottom:979px;letter-spacing:-0.16px;}
#tw_1033{left:225px;bottom:979px;letter-spacing:-0.12px;}
#tx_1033{left:79px;bottom:950px;letter-spacing:-0.16px;}
#ty_1033{left:225px;bottom:950px;letter-spacing:-0.11px;}
#tz_1033{left:79px;bottom:921px;letter-spacing:-0.16px;}
#t10_1033{left:225px;bottom:921px;letter-spacing:-0.11px;}
#t11_1033{left:225px;bottom:904px;letter-spacing:-0.11px;}
#t12_1033{left:225px;bottom:888px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_1033{left:79px;bottom:859px;letter-spacing:-0.16px;}
#t14_1033{left:225px;bottom:859px;letter-spacing:-0.12px;}
#t15_1033{left:79px;bottom:830px;letter-spacing:-0.17px;}
#t16_1033{left:225px;bottom:830px;letter-spacing:-0.11px;}
#t17_1033{left:225px;bottom:813px;letter-spacing:-0.12px;}
#t18_1033{left:225px;bottom:796px;letter-spacing:-0.12px;}
#t19_1033{left:533px;bottom:803px;}
#t1a_1033{left:548px;bottom:796px;letter-spacing:-0.12px;}
#t1b_1033{left:225px;bottom:779px;letter-spacing:-0.11px;}
#t1c_1033{left:334px;bottom:786px;}
#t1d_1033{left:79px;bottom:750px;letter-spacing:-0.13px;}
#t1e_1033{left:225px;bottom:750px;letter-spacing:-0.11px;}
#t1f_1033{left:71px;bottom:720px;letter-spacing:-0.14px;}
#t1g_1033{left:70px;bottom:701px;letter-spacing:-0.11px;word-spacing:-0.37px;}
#t1h_1033{left:493px;bottom:701px;letter-spacing:-0.09px;}
#t1i_1033{left:530px;bottom:701px;letter-spacing:-0.1px;word-spacing:-0.33px;}
#t1j_1033{left:85px;bottom:684px;letter-spacing:-0.06px;}
#t1k_1033{left:113px;bottom:684px;letter-spacing:-0.11px;}
#t1l_1033{left:70px;bottom:664px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1m_1033{left:497px;bottom:664px;letter-spacing:-0.1px;}
#t1n_1033{left:536px;bottom:664px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1o_1033{left:85px;bottom:647px;letter-spacing:-0.1px;}
#t1p_1033{left:114px;bottom:647px;letter-spacing:-0.12px;}
#t1q_1033{left:143px;bottom:647px;letter-spacing:-0.1px;}
#t1r_1033{left:295px;bottom:286px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1s_1033{left:380px;bottom:286px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1t_1033{left:82px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1u_1033{left:233px;bottom:254px;letter-spacing:-0.14px;}
#t1v_1033{left:82px;bottom:225px;letter-spacing:-0.14px;}
#t1w_1033{left:233px;bottom:225px;letter-spacing:-0.12px;}
#t1x_1033{left:82px;bottom:196px;letter-spacing:-0.14px;}
#t1y_1033{left:233px;bottom:196px;letter-spacing:-0.11px;}
#t1z_1033{left:256px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t20_1033{left:342px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t21_1033{left:79px;bottom:1054px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t22_1033{left:225px;bottom:1054px;letter-spacing:-0.12px;}

.s1_1033{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1033{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1033{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1033{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1033{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1033{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_1033{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_1033{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1033{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;-webkit-text-stroke:0.3px #000;text-stroke:0.3px #000;}
.sa_1033{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.sb_1033{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1033" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1033Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1033" style="-webkit-user-select: none;"><object width="935" height="1210" data="1033/1033.svg" type="image/svg+xml" id="pdf1033" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1033" class="t s1_1033">Vol. 3C </span><span id="t2_1033" class="t s1_1033">28-5 </span>
<span id="t3_1033" class="t s2_1033">VM EXITS </span>
<span id="t4_1033" class="t s3_1033">— </span><span id="t5_1033" class="t s3_1033">For a page-fault exception, the exit qualification contains the linear address that caused the page fault. On </span>
<span id="t6_1033" class="t s3_1033">processors that support Intel 64 architecture, bits 63:32 are cleared if the logical processor was not in 64- </span>
<span id="t7_1033" class="t s3_1033">bit mode before the VM exit. </span>
<span id="t8_1033" class="t s3_1033">If the page-fault exception occurred during execution of an instruction in enclave mode (and not during </span>
<span id="t9_1033" class="t s3_1033">delivery of an event incident to enclave mode), bits 11:0 of the exit qualification are cleared. </span>
<span id="ta_1033" class="t s3_1033">— </span><span id="tb_1033" class="t s3_1033">For a start-up IPI (SIPI), the exit qualification contains the SIPI vector information in bits 7:0. Bits 63:8 of </span>
<span id="tc_1033" class="t s3_1033">the exit qualification are cleared to 0. </span>
<span id="td_1033" class="t s3_1033">— </span><span id="te_1033" class="t s3_1033">For a task switch, the exit qualification contains details about the task switch, encoded as shown in </span>
<span id="tf_1033" class="t s3_1033">Table 28-2. </span>
<span id="tg_1033" class="t s3_1033">— </span><span id="th_1033" class="t s3_1033">For INVLPG, the exit qualification contains the linear-address operand of the instruction. </span>
<span id="ti_1033" class="t s4_1033">• </span><span id="tj_1033" class="t s3_1033">On processors that support Intel 64 architecture, bits </span><span id="tk_1033" class="t s3_1033">63:32 are cleared if the logical processor was not </span>
<span id="tl_1033" class="t s3_1033">in 64-bit mode before the VM exit. </span>
<span id="tm_1033" class="t s4_1033">• </span><span id="tn_1033" class="t s3_1033">If the INVLPG source operand specifies an unusable segment, the linear address specified in the exit </span>
<span id="to_1033" class="t s3_1033">qualification will match the linear address that the INVLPG would have used if no VM </span><span id="tp_1033" class="t s3_1033">exit occurred. This </span>
<span id="tq_1033" class="t s3_1033">address is not architecturally defined and may be implementation-specific. </span>
<span id="tr_1033" class="t s5_1033">11 </span><span id="ts_1033" class="t s5_1033">BLD. When set, this bit indicates that a bus lock was asserted while OS bus-lock detection was enabled and </span>
<span id="tt_1033" class="t s5_1033">CPL &gt; 0 (see Section 18.3.1.6 (‘‘OS Bus-Lock Detection”)). </span>
<span id="tu_1033" class="t s6_1033">1 </span>
<span id="tv_1033" class="t s5_1033">12 </span><span id="tw_1033" class="t s5_1033">Not currently defined. </span>
<span id="tx_1033" class="t s5_1033">13 </span><span id="ty_1033" class="t s5_1033">BD. When set, this bit indicates that the cause of the debug exception is “debug register access detected.” </span>
<span id="tz_1033" class="t s5_1033">14 </span><span id="t10_1033" class="t s5_1033">BS. When set, this bit indicates that the cause of the debug exception is either the execution of a single </span>
<span id="t11_1033" class="t s5_1033">instruction (if RFLAGS.TF = 1 and IA32_DEBUGCTL.BTF = 0) or a taken branch (if </span>
<span id="t12_1033" class="t s5_1033">RFLAGS.TF = DEBUGCTL.BTF = 1). </span>
<span id="t13_1033" class="t s5_1033">15 </span><span id="t14_1033" class="t s5_1033">Not currently defined. </span>
<span id="t15_1033" class="t s5_1033">16 </span><span id="t16_1033" class="t s5_1033">RTM. When set, this bit indicates that a debug exception (#DB) or a breakpoint exception (#BP) occurred </span>
<span id="t17_1033" class="t s5_1033">inside an RTM region while advanced debugging of RTM transactional regions was enabled (see Section </span>
<span id="t18_1033" class="t s5_1033">16.3.7, “RTM-Enabled Debugger Support,” of the Intel </span>
<span id="t19_1033" class="t s7_1033">® </span>
<span id="t1a_1033" class="t s5_1033">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1b_1033" class="t s5_1033">Manual, Volume 1). </span>
<span id="t1c_1033" class="t s6_1033">2 </span>
<span id="t1d_1033" class="t s5_1033">63:17 </span><span id="t1e_1033" class="t s5_1033">Not currently defined. Bits 63:32 exist only on processors that support Intel 64 architecture. </span>
<span id="t1f_1033" class="t s8_1033">NOTES: </span>
<span id="t1g_1033" class="t s5_1033">1. In general, the format of this field matches that of DR6. However, DR6 </span><span id="t1h_1033" class="t s9_1033">clears </span><span id="t1i_1033" class="t s5_1033">bit 11 to indicate detection of a bus lock, while this field </span>
<span id="t1j_1033" class="t s9_1033">sets </span><span id="t1k_1033" class="t s5_1033">the bit to indicate that condition. </span>
<span id="t1l_1033" class="t s5_1033">2. In general, the format of this field matches that of DR6. However, DR6 </span><span id="t1m_1033" class="t sa_1033">clears </span><span id="t1n_1033" class="t s5_1033">bit 16 to indicate an RTM-related exception, while this </span>
<span id="t1o_1033" class="t s5_1033">field </span><span id="t1p_1033" class="t sa_1033">sets </span><span id="t1q_1033" class="t s5_1033">the bit to indicate that condition. </span>
<span id="t1r_1033" class="t sb_1033">Table 28-2. </span><span id="t1s_1033" class="t sb_1033">Exit Qualification for Task Switches </span>
<span id="t1t_1033" class="t sa_1033">Bit Position(s) </span><span id="t1u_1033" class="t sa_1033">Contents </span>
<span id="t1v_1033" class="t s5_1033">15:0 </span><span id="t1w_1033" class="t s5_1033">Selector of task-state segment (TSS) to which the guest attempted to switch </span>
<span id="t1x_1033" class="t s5_1033">29:16 </span><span id="t1y_1033" class="t s5_1033">Not currently defined </span>
<span id="t1z_1033" class="t sb_1033">Table 28-1. </span><span id="t20_1033" class="t sb_1033">Exit Qualification for Debug Exceptions (Contd.) </span>
<span id="t21_1033" class="t sa_1033">Bit Position(s) </span><span id="t22_1033" class="t sa_1033">Contents </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
