##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_UART_GPS
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for SPI_Altitude_IntClock
		4.5::Critical Path Report for UART_HC12_IntClock
		4.6::Critical Path Report for emFile_1_Clock_1
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_UART_GPS:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_HC12_IntClock:R)
		5.3::Critical Path Report for (Clock_UART_GPS:R vs. Clock_UART_GPS:R)
		5.4::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.5::Critical Path Report for (SPI_Altitude_IntClock:R vs. SPI_Altitude_IntClock:R)
		5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.7::Critical Path Report for (UART_HC12_IntClock:R vs. UART_HC12_IntClock:R)
		5.8::Critical Path Report for (timer_clock:R vs. timer_clock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 14
Clock: Clock_1                      | Frequency: 54.44 MHz  | Target: 1.00 MHz   | 
Clock: Clock_1(fixed-function)      | N/A                   | Target: 1.00 MHz   | 
Clock: Clock_UART_GPS               | Frequency: 53.00 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK                    | Frequency: 58.09 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                        | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                        | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                    | N/A                   | Target: 24.00 MHz  | 
Clock: SPI_Altitude_IntClock        | Frequency: 59.80 MHz  | Target: 12.00 MHz  | 
Clock: UART_HC12_IntClock           | Frequency: 43.23 MHz  | Target: 0.08 MHz   | 
Clock: emFile_1_Clock_1             | Frequency: 42.18 MHz  | Target: 24.00 MHz  | 
Clock: timer_clock                  | Frequency: 39.27 MHz  | Target: 0.00 MHz   | 
Clock: timer_clock(fixed-function)  | N/A                   | Target: 0.00 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock           Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1                Clock_1                1e+006           981630      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_UART_GPS         Clock_UART_GPS         41666.7          22799       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              Clock_UART_GPS         41666.7          24451       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK              UART_HC12_IntClock     41666.7          24972       N/A              N/A         N/A              N/A         N/A              N/A         
SPI_Altitude_IntClock  SPI_Altitude_IntClock  83333.3          66611       N/A              N/A         N/A              N/A         N/A              N/A         
UART_HC12_IntClock     UART_HC12_IntClock     1.30417e+007     13018536    N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1       emFile_1_Clock_1       41666.7          17957       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock            timer_clock            1e+009           999974537   N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase         
-----------------------  ------------  -----------------------  
PPS_GPS(0)_PAD           36992         timer_clock:R            
SDO(0)_PAD               19817         SPI_Altitude_IntClock:R  
\emFile_1:miso0(0)_PAD\  18178         emFile_1_Clock_1:R       


                       3.2::Clock to Out
                       -----------------

Port Name                  Clock to Out  Clock Name:Phase             
-------------------------  ------------  ---------------------------  
BMP280_SCL(0)_PAD          25080         SPI_Altitude_IntClock:R      
BMP280_SDI(0)_PAD          24621         SPI_Altitude_IntClock:R      
BNO055_scl(0)_PAD:out      25466         CyBUS_CLK(fixed-function):R  
BNO055_sda(0)_PAD:out      24976         CyBUS_CLK(fixed-function):R  
Left_Aileron(0)_PAD        22701         Clock_1:R                    
Left_Stabilizer(0)_PAD     23389         Clock_1:R                    
Motor_Speed_Output(0)_PAD  20172         Clock_1(fixed-function):R    
Right_Aileron(0)_PAD       22813         Clock_1:R                    
Right_Stabilizer(0)_PAD    23171         Clock_1:R                    
Tx_GPS(0)_PAD              34173         Clock_UART_GPS:R             
Tx_HC12(0)_PAD             34220         UART_HC12_IntClock:R         
\emFile_1:mosi0(0)_PAD\    37238         emFile_1_Clock_1:R           
\emFile_1:sclk0(0)_PAD\    24802         emFile_1_Clock_1:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 54.44 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : \Aileron:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Aileron:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14140
-------------------------------------   ----- 
End-of-path arrival time (ps)           14140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   7760   9010  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  14140  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  14140  981630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_UART_GPS
********************************************
Clock: Clock_UART_GPS
Frequency: 53.00 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15397
-------------------------------------   ----- 
End-of-path arrival time (ps)           15397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
MODIN3_0/q                                  macrocell82      1250   1250  22799  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_2         macrocell21      7874   9124  22799  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell21      3350  12474  22799  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2924  15397  22799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 58.09 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24451p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13746
-------------------------------------   ----- 
End-of-path arrival time (ps)           13746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb                                iocell22         2188   2188  24451  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_0         macrocell21      5284   7472  24451  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell21      3350  10822  24451  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2924  13746  24451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for SPI_Altitude_IntClock
***************************************************
Clock: SPI_Altitude_IntClock
Frequency: 59.80 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Altitude:BSPIM:sR8:Dp:u0\/clock
Path slack     : 66611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -8480
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             74853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q            macrocell64     1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   6992   8242  66611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_HC12_IntClock
************************************************
Clock: UART_HC12_IntClock
Frequency: 43.23 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018536p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16941
-------------------------------------   ----- 
End-of-path arrival time (ps)           16941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:counter_load_not\/main_2           macrocell25      6825   7015  13018536  RISE       1
\UART_HC12:BUART:counter_load_not\/q                macrocell25      3350  10365  13018536  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6575  16941  13018536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 42.18 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 17957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20860
-------------------------------------   ----- 
End-of-path arrival time (ps)           20860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell      1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell4      7245   9185  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell4      3350  12535  17957  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell5   8324  20860  17957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 39.27 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:count_stored_i\/q
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 999974537p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21233
-------------------------------------   ----- 
End-of-path arrival time (ps)           21233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:count_stored_i\/clock_0       macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:count_stored_i\/q             macrocell61     1250   1250  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/main_1          macrocell11     2905   4155  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/q               macrocell11     3350   7505  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   5299  12803  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  17933  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  17933  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell7   3300  21233  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ci         datapathcell8      0  21233  999974537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock      datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_UART_GPS:R)
****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24451p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3470
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13746
-------------------------------------   ----- 
End-of-path arrival time (ps)           13746
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb                                iocell22         2188   2188  24451  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_0         macrocell21      5284   7472  24451  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell21      3350  10822  24451  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2924  13746  24451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_HC12_IntClock:R)
********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_HC12:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                                iocell24         2009   2009  24972  RISE       1
\UART_HC12:BUART:rx_postpoll\/main_1         macrocell29      5610   7619  24972  RISE       1
\UART_HC12:BUART:rx_postpoll\/q              macrocell29      3350  10969  24972  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2255  13225  24972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/clock                   datapathcell15      0      0  RISE       1


5.3::Critical Path Report for (Clock_UART_GPS:R vs. Clock_UART_GPS:R)
*********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15397
-------------------------------------   ----- 
End-of-path arrival time (ps)           15397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
MODIN3_0/q                                  macrocell82      1250   1250  22799  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_2         macrocell21      7874   9124  22799  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell21      3350  12474  22799  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2924  15397  22799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1


5.4::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 17957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20860
-------------------------------------   ----- 
End-of-path arrival time (ps)           20860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell      1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell4      7245   9185  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell4      3350  12535  17957  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell5   8324  20860  17957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (SPI_Altitude_IntClock:R vs. SPI_Altitude_IntClock:R)
***********************************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Altitude:BSPIM:sR8:Dp:u0\/clock
Path slack     : 66611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -8480
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             74853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q            macrocell64     1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   6992   8242  66611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1


5.6::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : \Aileron:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Aileron:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14140
-------------------------------------   ----- 
End-of-path arrival time (ps)           14140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   7760   9010  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  14140  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  14140  981630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4       0      0  RISE       1


5.7::Critical Path Report for (UART_HC12_IntClock:R vs. UART_HC12_IntClock:R)
*****************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018536p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16941
-------------------------------------   ----- 
End-of-path arrival time (ps)           16941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:counter_load_not\/main_2           macrocell25      6825   7015  13018536  RISE       1
\UART_HC12:BUART:counter_load_not\/q                macrocell25      3350  10365  13018536  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6575  16941  13018536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1


5.8::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:count_stored_i\/q
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 999974537p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21233
-------------------------------------   ----- 
End-of-path arrival time (ps)           21233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:count_stored_i\/clock_0       macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:count_stored_i\/q             macrocell61     1250   1250  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/main_1          macrocell11     2905   4155  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/q               macrocell11     3350   7505  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   5299  12803  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  17933  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  17933  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell7   3300  21233  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ci         datapathcell8      0  21233  999974537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock      datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 17957p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20860
-------------------------------------   ----- 
End-of-path arrival time (ps)           20860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell      1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell4      7245   9185  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell4      3350  12535  17957  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell5   8324  20860  17957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 20870p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20296
-------------------------------------   ----- 
End-of-path arrival time (ps)           20296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2   count7cell     1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_2  macrocell4     7245   9185  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell4     3350  12535  17957  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell3   7761  20296  20870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 22461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18706
-------------------------------------   ----- 
End-of-path arrival time (ps)           18706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell47    1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_0  macrocell6     8930  10180  22461  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell6     3350  13530  22461  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell3   5176  18706  22461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell3        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22565p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15592
-------------------------------------   ----- 
End-of-path arrival time (ps)           15592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell5   5360   5360  22565  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell99     3231   8591  22565  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell99     3350  11941  22565  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell52     3650  15592  22565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22799p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15397
-------------------------------------   ----- 
End-of-path arrival time (ps)           15397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
MODIN3_0/q                                  macrocell82      1250   1250  22799  RISE       1
\UART_GPS:BUART:rx_postpoll\/main_2         macrocell21      7874   9124  22799  RISE       1
\UART_GPS:BUART:rx_postpoll\/q              macrocell21      3350  12474  22799  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/route_si  datapathcell12   2924  15397  22799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 23490p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -6190
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11987
-------------------------------------   ----- 
End-of-path arrival time (ps)           11987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_0\/q                      macrocell71      1250   1250  23490  RISE       1
\UART_GPS:BUART:counter_load_not\/main_1           macrocell17      5070   6320  23490  RISE       1
\UART_GPS:BUART:counter_load_not\/q                macrocell17      3350   9670  23490  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   2317  11987  23490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_GPS:BUART:sRX:RxBitCounter\/clock
Path slack     : 23873p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -5360
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               36307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12434
-------------------------------------   ----- 
End-of-path arrival time (ps)           12434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q     macrocell74   1250   1250  23873  RISE       1
\UART_GPS:BUART:rx_counter_load\/main_0  macrocell20   4904   6154  23873  RISE       1
\UART_GPS:BUART:rx_counter_load\/q       macrocell20   3350   9504  23873  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/load   count7cell    2930  12434  23873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 23963p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14193
-------------------------------------   ----- 
End-of-path arrival time (ps)           14193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell5   5360   5360  22565  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      3199   8559  23963  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  11909  23963  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell52     2284  14193  23963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell52         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_GPS:BUART:sRX:RxSts\/clock
Path slack     : 24510p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16657
-------------------------------------   ----- 
End-of-path arrival time (ps)           16657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell12   3580   3580  24510  RISE       1
\UART_GPS:BUART:rx_status_4\/main_1                 macrocell22      7406  10986  24510  RISE       1
\UART_GPS:BUART:rx_status_4\/q                      macrocell22      3350  14336  24510  RISE       1
\UART_GPS:BUART:sRX:RxSts\/status_4                 statusicell9     2320  16657  24510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 24572p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16595
-------------------------------------   ----- 
End-of-path arrival time (ps)           16595
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell     1940   1940  18324  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_3  macrocell8     7110   9050  24572  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q       macrocell8     3350  12400  24572  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6   statusicell4   4194  16595  24572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell4        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_HC12:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24972p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13225
-------------------------------------   ----- 
End-of-path arrival time (ps)           13225
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                                iocell24         2009   2009  24972  RISE       1
\UART_HC12:BUART:rx_postpoll\/main_1         macrocell29      5610   7619  24972  RISE       1
\UART_HC12:BUART:rx_postpoll\/q              macrocell29      3350  10969  24972  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/route_si  datapathcell15   2255  13225  24972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 25779p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12378
-------------------------------------   ----- 
End-of-path arrival time (ps)           12378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell5   5360   5360  22565  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell51     7018  12378  25779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 26185p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11972
-------------------------------------   ----- 
End-of-path arrival time (ps)           11972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell47   1250   1250  22461  RISE       1
\emFile_1:Net_1\/main_0          macrocell50  10722  11972  26185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 26188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11969
-------------------------------------   ----- 
End-of-path arrival time (ps)           11969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell47   1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell51  10719  11969  26188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 26304p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11852
-------------------------------------   ----- 
End-of-path arrival time (ps)           11852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell5   5360   5360  22565  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell54     6492  11852  26304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell54         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 27132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11025
-------------------------------------   ----- 
End-of-path arrival time (ps)           11025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell49   1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell53   9775  11025  27132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 27172p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10985
-------------------------------------   ----- 
End-of-path arrival time (ps)           10985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell48   1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell53   9735  10985  27172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 27429p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10728
-------------------------------------   ----- 
End-of-path arrival time (ps)           10728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell47   1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell56   9478  10728  27429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 27611p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10546
-------------------------------------   ----- 
End-of-path arrival time (ps)           10546
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb     iocell22      2188   2188  24451  RISE       1
MODIN3_1/main_0  macrocell81   8358  10546  27611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_GPS:BUART:sTX:TxSts\/clock
Path slack     : 27732p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13435
-------------------------------------   ----- 
End-of-path arrival time (ps)           13435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  27732  RISE       1
\UART_GPS:BUART:tx_status_0\/main_3                 macrocell18      4191   7771  27732  RISE       1
\UART_GPS:BUART:tx_status_0\/q                      macrocell18      3350  11121  27732  RISE       1
\UART_GPS:BUART:sTX:TxSts\/status_0                 statusicell8     2314  13435  27732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxSts\/clock                           statusicell8        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 28391p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9765
-------------------------------------   ---- 
End-of-path arrival time (ps)           9765
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb     iocell22      2188   2188  24451  RISE       1
MODIN3_0/main_0  macrocell82   7577   9765  28391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 28548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  18324  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell48   7668   9608  28548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 28548p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  18324  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell55   7668   9608  28548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 28797p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6859
-------------------------------------   ---- 
End-of-path arrival time (ps)           6859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_1\/q                macrocell70      1250   1250  23928  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   5609   6859  28797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 28971p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9185
-------------------------------------   ---- 
End-of-path arrival time (ps)           9185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell53   7245   9185  28971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6669
-------------------------------------   ---- 
End-of-path arrival time (ps)           6669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell49     1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell5   5419   6669  28988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 28988p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9168
-------------------------------------   ---- 
End-of-path arrival time (ps)           9168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17974  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell53   7228   9168  28988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_7
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 29000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9157
-------------------------------------   ---- 
End-of-path arrival time (ps)           9157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q                           macrocell82   1250   1250  22799  RISE       1
\UART_GPS:BUART:rx_status_3\/main_7  macrocell83   7907   9157  29000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 29033p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9124
-------------------------------------   ---- 
End-of-path arrival time (ps)           9124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q                          macrocell82   1250   1250  22799  RISE       1
\UART_GPS:BUART:rx_state_0\/main_7  macrocell75   7874   9124  29033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29046p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9111
-------------------------------------   ---- 
End-of-path arrival time (ps)           9111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  29046  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell49     5531   9111  29046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9088
-------------------------------------   ---- 
End-of-path arrival time (ps)           9088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  29069  RISE       1
MODIN3_1/main_2                            macrocell81   7148   9088  29069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:pollcount_0\/main_2
Capture Clock  : \UART_HC12:BUART:pollcount_0\/clock_0
Path slack     : 29070p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9087
-------------------------------------   ---- 
End-of-path arrival time (ps)           9087
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                         iocell24      2009   2009  24972  RISE       1
\UART_HC12:BUART:pollcount_0\/main_2  macrocell98   7078   9087  29070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9067
-------------------------------------   ---- 
End-of-path arrival time (ps)           9067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  18075  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell53   7127   9067  29089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29106p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9050
-------------------------------------   ---- 
End-of-path arrival time (ps)           9050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  18324  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell49   7110   9050  29106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29140p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell48     1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell5   5266   6516  29140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29140p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9016
-------------------------------------   ---- 
End-of-path arrival time (ps)           9016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  29140  RISE       1
MODIN3_1/main_1                            macrocell81   7076   9016  29140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29186p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8970
-------------------------------------   ---- 
End-of-path arrival time (ps)           8970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  18172  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell53   7030   8970  29186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29238p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8919
-------------------------------------   ---- 
End-of-path arrival time (ps)           8919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell47   1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell53   7669   8919  29238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_6
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 29281p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q                           macrocell81   1250   1250  23048  RISE       1
\UART_GPS:BUART:rx_status_3\/main_6  macrocell83   7625   8875  29281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 29282p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8875
-------------------------------------   ---- 
End-of-path arrival time (ps)           8875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q                          macrocell81   1250   1250  23048  RISE       1
\UART_GPS:BUART:rx_state_0\/main_6  macrocell75   7625   8875  29282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 29286p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8320
-------------------------------------   ---- 
End-of-path arrival time (ps)           8320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell56   1250   1250  29286  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    7070   8320  29286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 29339p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8818
-------------------------------------   ---- 
End-of-path arrival time (ps)           8818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  18324  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell53   6878   8818  29339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 29475p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6182
-------------------------------------   ---- 
End-of-path arrival time (ps)           6182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell47     1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell5   4932   6182  29475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell48   6704   8644  29513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29513p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8644
-------------------------------------   ---- 
End-of-path arrival time (ps)           8644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell55   6704   8644  29513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29527p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8629
-------------------------------------   ---- 
End-of-path arrival time (ps)           8629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell49   6689   8629  29527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8550
-------------------------------------   ---- 
End-of-path arrival time (ps)           8550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  29046  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell48     4970   8550  29607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17974  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell48   6516   8456  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29701p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8456
-------------------------------------   ---- 
End-of-path arrival time (ps)           8456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17974  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell55   6516   8456  29701  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : \UART_GPS:BUART:rx_last\/main_0
Capture Clock  : \UART_GPS:BUART:rx_last\/clock_0
Path slack     : 29761p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8395
-------------------------------------   ---- 
End-of-path arrival time (ps)           8395
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb                     iocell22      2188   2188  24451  RISE       1
\UART_GPS:BUART:rx_last\/main_0  macrocell84   6207   8395  29761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_last\/clock_0                           macrocell84         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:rx_state_2\/main_8
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 29786p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                        iocell24      2009   2009  24972  RISE       1
\UART_HC12:BUART:rx_state_2\/main_8  macrocell94   6361   8370  29786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:rx_state_0\/main_9
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 29795p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                        iocell24      2009   2009  24972  RISE       1
\UART_HC12:BUART:rx_state_0\/main_9  macrocell91   6353   8362  29795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell47   1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell48   7065   8315  29842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29842p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8315
-------------------------------------   ---- 
End-of-path arrival time (ps)           8315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell47   1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell55   7065   8315  29842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29852p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell47   1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell49   7054   8304  29852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17974  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell49   6361   8301  29856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29888p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8269
-------------------------------------   ---- 
End-of-path arrival time (ps)           8269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell55   1250   1250  25289  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell47   7019   8269  29888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 29907p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8249
-------------------------------------   ---- 
End-of-path arrival time (ps)           8249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  29069  RISE       1
MODIN3_0/main_2                            macrocell82   6309   8249  29907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  18172  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell48   6248   8188  29969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29969p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8188
-------------------------------------   ---- 
End-of-path arrival time (ps)           8188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  18172  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell55   6248   8188  29969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 29979p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8178
-------------------------------------   ---- 
End-of-path arrival time (ps)           8178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  18172  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell49   6238   8178  29979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 29988p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8168
-------------------------------------   ---- 
End-of-path arrival time (ps)           8168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  29140  RISE       1
MODIN3_0/main_1                            macrocell82   6228   8168  29988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  18075  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell48   6225   8165  29992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 29992p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8165
-------------------------------------   ---- 
End-of-path arrival time (ps)           8165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  18075  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell55   6225   8165  29992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  18075  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell49   6214   8154  30003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 30063p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5594
-------------------------------------   ---- 
End-of-path arrival time (ps)           5594
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q          macrocell79      1250   1250  30063  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell12   4344   5594  30063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 30304p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7852
-------------------------------------   ---- 
End-of-path arrival time (ps)           7852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell70   1250   1250  23928  RISE       1
\UART_GPS:BUART:tx_state_0\/main_0  macrocell71   6602   7852  30304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 30350p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7807
-------------------------------------   ---- 
End-of-path arrival time (ps)           7807
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q       macrocell82   1250   1250  22799  RISE       1
MODIN3_1/main_4  macrocell81   6557   7807  30350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7795
-------------------------------------   ---- 
End-of-path arrival time (ps)           7795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell48   1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell51   6545   7795  30362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30415p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7742
-------------------------------------   ---- 
End-of-path arrival time (ps)           7742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell49   1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell47   6492   7742  30415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7727
-------------------------------------   ---- 
End-of-path arrival time (ps)           7727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell5       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell5   3580   3580  29046  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell47     4147   7727  30430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:pollcount_1\/main_3
Capture Clock  : \UART_HC12:BUART:pollcount_1\/clock_0
Path slack     : 30537p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                         iocell24      2009   2009  24972  RISE       1
\UART_HC12:BUART:pollcount_1\/main_3  macrocell97   5610   7619  30537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:rx_status_3\/main_6
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 30537p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                         iocell24       2009   2009  24972  RISE       1
\UART_HC12:BUART:rx_status_3\/main_6  macrocell100   5610   7619  30537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_HC12(0)/fb
Path End       : \UART_HC12:BUART:rx_last\/main_0
Capture Clock  : \UART_HC12:BUART:rx_last\/clock_0
Path slack     : 30537p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_HC12_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7619
-------------------------------------   ---- 
End-of-path arrival time (ps)           7619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_HC12(0)/in_clock                                         iocell24            0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
Rx_HC12(0)/fb                     iocell24       2009   2009  24972  RISE       1
\UART_HC12:BUART:rx_last\/main_0  macrocell101   5610   7619  30537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_last\/clock_0                          macrocell101        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 30564p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell48   1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell47   6342   7592  30564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : \UART_GPS:BUART:rx_state_2\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 30682p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb                        iocell22      2188   2188  24451  RISE       1
\UART_GPS:BUART:rx_state_2\/main_0  macrocell78   5286   7474  30682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : \UART_GPS:BUART:rx_status_3\/main_0
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 30682p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7474
-------------------------------------   ---- 
End-of-path arrival time (ps)           7474
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb                         iocell22      2188   2188  24451  RISE       1
\UART_GPS:BUART:rx_status_3\/main_0  macrocell83   5286   7474  30682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_GPS(0)/fb
Path End       : \UART_GPS:BUART:rx_state_0\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 30685p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7472
-------------------------------------   ---- 
End-of-path arrival time (ps)           7472
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_GPS(0)/in_clock                                          iocell22            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Rx_GPS(0)/fb                        iocell22      2188   2188  24451  RISE       1
\UART_GPS:BUART:rx_state_0\/main_0  macrocell75   5284   7472  30685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 30696p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4961
-------------------------------------   ---- 
End-of-path arrival time (ps)           4961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_0\/q                macrocell75      1250   1250  24887  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell12   3711   4961  30696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 31006p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_0\/q                macrocell71      1250   1250  23490  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   3401   4651  31006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell48   1250   1250  24949  RISE       1
\emFile_1:Net_1\/main_1          macrocell50   5861   7111  31045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_GPS:BUART:sTX:TxShifter:u0\/clock
Path slack     : 31139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  26972  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell10   4328   4518  31139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_0/q       macrocell82   1250   1250  22799  RISE       1
MODIN3_0/main_3  macrocell82   5700   6950  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31227p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell49   1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell51   5680   6930  31227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 31236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -6010
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q         macrocell74      1250   1250  23873  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell12   3170   4420  31236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:txn\/main_1
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 31327p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_1\/q  macrocell70   1250   1250  23928  RISE       1
\UART_GPS:BUART:txn\/main_1    macrocell69   5580   6830  31327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_GPS:BUART:txn\/main_3
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 31467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   4370   4370  31467  RISE       1
\UART_GPS:BUART:txn\/main_3                macrocell69      2319   6689  31467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 31469p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell72   1250   1250  24659  RISE       1
\UART_GPS:BUART:tx_state_0\/main_4  macrocell71   5438   6688  31469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 31477p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6680
-------------------------------------   ---- 
End-of-path arrival time (ps)           6680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell47   1250   1250  22461  RISE       1
\emFile_1:Net_22\/main_0         macrocell57   5430   6680  31477  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 31782p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6375
-------------------------------------   ---- 
End-of-path arrival time (ps)           6375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  29069  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_1   macrocell79   4435   6375  31782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 31806p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  29140  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_0   macrocell79   4411   6351  31806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31810p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  18075  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell47   4407   6347  31810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 31902p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6255
-------------------------------------   ---- 
End-of-path arrival time (ps)           6255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  18172  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell47   4315   6255  31902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 32018p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6138
-------------------------------------   ---- 
End-of-path arrival time (ps)           6138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q        macrocell74   1250   1250  23873  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_0  macrocell80   4888   6138  32018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32117p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6040
-------------------------------------   ---- 
End-of-path arrival time (ps)           6040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell49   1250   1250  24800  RISE       1
\emFile_1:Net_1\/main_2          macrocell50   4790   6040  32117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32128p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6029
-------------------------------------   ---- 
End-of-path arrival time (ps)           6029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  17974  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell47   4089   6029  32128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_GPS:BUART:tx_state_0\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 32275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:TxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT  slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  27732  RISE       1
\UART_GPS:BUART:tx_state_0\/main_3                  macrocell71      2301   5881  32275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32282p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  17957  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell47   3935   5875  32282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 32378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell72   1250   1250  24659  RISE       1
\UART_GPS:BUART:tx_state_1\/main_3  macrocell70   4528   5778  32378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_3
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 32378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_2\/q       macrocell72   1250   1250  24659  RISE       1
\UART_GPS:BUART:tx_state_2\/main_3  macrocell72   4528   5778  32378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 32378p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_2\/q      macrocell72   1250   1250  24659  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_3  macrocell73   4528   5778  32378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 32380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  23873  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_0  macrocell76   4527   5777  32380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 32380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  23873  RISE       1
\UART_GPS:BUART:rx_state_2\/main_1    macrocell78   4527   5777  32380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_1
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 32380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5777
-------------------------------------   ---- 
End-of-path arrival time (ps)           5777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  23873  RISE       1
\UART_GPS:BUART:rx_status_3\/main_1   macrocell83   4527   5777  32380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32455p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5702
-------------------------------------   ---- 
End-of-path arrival time (ps)           5702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  18324  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell47   3762   5702  32455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 32526p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  30063  RISE       1
\UART_GPS:BUART:rx_state_0\/main_3   macrocell75   4381   5631  32526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 32526p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  30063  RISE       1
\UART_GPS:BUART:rx_state_3\/main_2   macrocell77   4381   5631  32526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 32644p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_3\/q               macrocell77   1250   1250  24501  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_2  macrocell80   4262   5512  32644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 32691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell71   1250   1250  23490  RISE       1
\UART_GPS:BUART:tx_state_1\/main_1  macrocell70   4215   5465  32691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 32691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell71   1250   1250  23490  RISE       1
\UART_GPS:BUART:tx_state_2\/main_1  macrocell72   4215   5465  32691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 32691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_0\/q      macrocell71   1250   1250  23490  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_1  macrocell73   4215   5465  32691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 32717p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell77   1250   1250  24501  RISE       1
\UART_GPS:BUART:rx_state_0\/main_4  macrocell75   4189   5439  32717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 32717p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell77   1250   1250  24501  RISE       1
\UART_GPS:BUART:rx_state_3\/main_3  macrocell77   4189   5439  32717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32885p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell47   1250   1250  22461  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell47   4022   5272  32885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 33028p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_0\/q               macrocell75   1250   1250  24887  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_1  macrocell80   3879   5129  33028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_2\/q
Path End       : \UART_GPS:BUART:txn\/main_4
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 33031p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_2\/q  macrocell72   1250   1250  24659  RISE       1
\UART_GPS:BUART:txn\/main_4    macrocell69   3876   5126  33031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33040p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell49   1250   1250  24800  RISE       1
\emFile_1:Net_22\/main_2         macrocell57   3866   5116  33040  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 33041p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5116
-------------------------------------   ---- 
End-of-path arrival time (ps)           5116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell49   1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell56   3866   5116  33041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33042p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5115
-------------------------------------   ---- 
End-of-path arrival time (ps)           5115
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell48   1250   1250  24949  RISE       1
\emFile_1:Net_22\/main_1         macrocell57   3865   5115  33042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_status_3\/q
Path End       : \UART_GPS:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_GPS:BUART:sRX:RxSts\/clock
Path slack     : 33053p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                  -500
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8113
-------------------------------------   ---- 
End-of-path arrival time (ps)           8113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_status_3\/q       macrocell83    1250   1250  33053  RISE       1
\UART_GPS:BUART:sRX:RxSts\/status_3  statusicell9   6863   8113  33053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxSts\/clock                           statusicell9        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 33079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q   macrocell79   1250   1250  30063  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_2  macrocell76   3827   5077  33079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 33079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  30063  RISE       1
\UART_GPS:BUART:rx_state_2\/main_3   macrocell78   3827   5077  33079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_bitclk_enable\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_3
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 33079p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5077
-------------------------------------   ---- 
End-of-path arrival time (ps)           5077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_bitclk_enable\/q  macrocell79   1250   1250  30063  RISE       1
\UART_GPS:BUART:rx_status_3\/main_3  macrocell83   3827   5077  33079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 33102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  23873  RISE       1
\UART_GPS:BUART:rx_state_0\/main_1    macrocell75   3804   5054  33102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_0
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 33102p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5054
-------------------------------------   ---- 
End-of-path arrival time (ps)           5054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_ctrl_mark_last\/clock_0                 macrocell74         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_ctrl_mark_last\/q  macrocell74   1250   1250  23873  RISE       1
\UART_GPS:BUART:rx_state_3\/main_0    macrocell77   3804   5054  33102  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:txn\/q
Path End       : \UART_GPS:BUART:txn\/main_0
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 33134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5023
-------------------------------------   ---- 
End-of-path arrival time (ps)           5023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:txn\/q       macrocell69   1250   1250  33134  RISE       1
\UART_GPS:BUART:txn\/main_0  macrocell69   3773   5023  33134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 33148p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5009
-------------------------------------   ---- 
End-of-path arrival time (ps)           5009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell48   1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell56   3759   5009  33148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 33197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell70   1250   1250  23928  RISE       1
\UART_GPS:BUART:tx_state_1\/main_0  macrocell70   3710   4960  33197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_0
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 33197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_1\/q       macrocell70   1250   1250  23928  RISE       1
\UART_GPS:BUART:tx_state_2\/main_0  macrocell72   3710   4960  33197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_1\/q
Path End       : \UART_GPS:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 33197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4960
-------------------------------------   ---- 
End-of-path arrival time (ps)           4960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_1\/q      macrocell70   1250   1250  23928  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_0  macrocell73   3710   4960  33197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_GPS:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 33228p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_2\/q               macrocell78   1250   1250  25086  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/main_3  macrocell80   3679   4929  33228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_load_fifo\/q
Path End       : \UART_GPS:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_GPS:BUART:sRX:RxShifter:u0\/clock
Path slack     : 33252p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3130
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5285
-------------------------------------   ---- 
End-of-path arrival time (ps)           5285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1

Data path
pin name                                   model name      delay     AT  slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_load_fifo\/q            macrocell76      1250   1250  27090  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/f0_load  datapathcell12   4035   5285  33252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxShifter:u0\/clock                    datapathcell12      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_GPS:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_GPS:BUART:rx_bitclk_enable\/clock_0
Path slack     : 33291p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4865
-------------------------------------   ---- 
End-of-path arrival time (ps)           4865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  33291  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/main_2   macrocell79   2925   4865  33291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_bitclk_enable\/clock_0                  macrocell79         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 33294p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_3\/q         macrocell77   1250   1250  24501  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_3  macrocell76   3612   4862  33294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 33294p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_3\/q       macrocell77   1250   1250  24501  RISE       1
\UART_GPS:BUART:rx_state_2\/main_4  macrocell78   3612   4862  33294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_3\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_4
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 33294p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4862
-------------------------------------   ---- 
End-of-path arrival time (ps)           4862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_3\/q        macrocell77   1250   1250  24501  RISE       1
\UART_GPS:BUART:rx_status_3\/main_4  macrocell83   3612   4862  33294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 33331p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell73   1250   1250  33331  RISE       1
\UART_GPS:BUART:tx_state_0\/main_5  macrocell71   3575   4825  33331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:txn\/main_6
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 33351p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_bitclk\/q  macrocell73   1250   1250  33331  RISE       1
\UART_GPS:BUART:txn\/main_6   macrocell69   3556   4806  33351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_0\/main_10
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 33389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  33389  RISE       1
\UART_GPS:BUART:rx_state_0\/main_10        macrocell75   2828   4768  33389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_3\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 33389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4768
-------------------------------------   ---- 
End-of-path arrival time (ps)           4768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  33389  RISE       1
\UART_GPS:BUART:rx_state_3\/main_7         macrocell77   2828   4768  33389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_0\/main_8
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  33394  RISE       1
\UART_GPS:BUART:rx_state_0\/main_8         macrocell75   2822   4762  33394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_3\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 33394p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  33394  RISE       1
\UART_GPS:BUART:rx_state_3\/main_5         macrocell77   2822   4762  33394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 33407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  33389  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_7       macrocell76   2810   4750  33407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_GPS:BUART:rx_state_2\/main_9
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 33407p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4750
-------------------------------------   ---- 
End-of-path arrival time (ps)           4750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  33389  RISE       1
\UART_GPS:BUART:rx_state_2\/main_9         macrocell78   2810   4750  33407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_0\/main_9
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 33418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  33418  RISE       1
\UART_GPS:BUART:rx_state_0\/main_9         macrocell75   2798   4738  33418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_3\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 33418p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4738
-------------------------------------   ---- 
End-of-path arrival time (ps)           4738
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  33418  RISE       1
\UART_GPS:BUART:rx_state_3\/main_6         macrocell77   2798   4738  33418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 33431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  33418  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_6       macrocell76   2786   4726  33431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_GPS:BUART:rx_state_2\/main_8
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 33431p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  33418  RISE       1
\UART_GPS:BUART:rx_state_2\/main_8         macrocell78   2786   4726  33431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 33434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  33394  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_5       macrocell76   2782   4722  33434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_GPS:BUART:rx_state_2\/main_7
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 33434p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  33394  RISE       1
\UART_GPS:BUART:rx_state_2\/main_7         macrocell78   2782   4722  33434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33441p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell57         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell57   1250   1250  33441  RISE       1
\emFile_1:Net_22\/main_3  macrocell57   3465   4715  33441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell57         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 33495p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN3_1/q       macrocell81   1250   1250  23048  RISE       1
MODIN3_1/main_3  macrocell81   3411   4661  33495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:txn\/main_2
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 33508p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_0\/q  macrocell71   1250   1250  23490  RISE       1
\UART_GPS:BUART:txn\/main_2    macrocell69   3398   4648  33508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_0\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 33522p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  26972  RISE       1
\UART_GPS:BUART:tx_state_0\/main_2               macrocell71      4445   4635  33522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_state_0\/q
Path End       : \UART_GPS:BUART:tx_state_0\/main_1
Capture Clock  : \UART_GPS:BUART:tx_state_0\/clock_0
Path slack     : 33652p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_state_0\/q       macrocell71   1250   1250  23490  RISE       1
\UART_GPS:BUART:tx_state_0\/main_1  macrocell71   3255   4505  33652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_0\/clock_0                        macrocell71         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33665p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell49   1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell49   3241   4491  33665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell49   1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell48   3241   4491  33666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33666p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell49   1250   1250  24800  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell55   3241   4491  33666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 33705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell56         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell56   1250   1250  29286  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell56   3202   4452  33705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell56         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell55   1250   1250  25289  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell48   3111   4361  33796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33796p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell55   1250   1250  25289  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell55   3111   4361  33796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33797p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell55   1250   1250  25289  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell49   3109   4359  33797  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell48   1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell48   2954   4204  33953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33953p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell48   1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell55   2954   4204  33953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 33956p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell48   1250   1250  24949  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell49   2951   4201  33956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell49         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_last\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_6
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 33999p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4157
-------------------------------------   ---- 
End-of-path arrival time (ps)           4157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_last\/clock_0                           macrocell84         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_last\/q          macrocell84   1250   1250  33999  RISE       1
\UART_GPS:BUART:rx_state_2\/main_6  macrocell78   2907   4157  33999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell75   1250   1250  24887  RISE       1
\UART_GPS:BUART:rx_state_0\/main_2  macrocell75   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_1
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 34116p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell75   1250   1250  24887  RISE       1
\UART_GPS:BUART:rx_state_3\/main_1  macrocell77   2790   4040  34116  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 34119p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_0\/q         macrocell75   1250   1250  24887  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_1  macrocell76   2788   4038  34119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_2
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 34119p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_0\/q       macrocell75   1250   1250  24887  RISE       1
\UART_GPS:BUART:rx_state_2\/main_2  macrocell78   2788   4038  34119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_0\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_2
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 34119p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4038
-------------------------------------   ---- 
End-of-path arrival time (ps)           4038
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_0\/q        macrocell75   1250   1250  24887  RISE       1
\UART_GPS:BUART:rx_status_3\/main_2  macrocell83   2788   4038  34119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:txn\/main_5
Capture Clock  : \UART_GPS:BUART:txn\/clock_0
Path slack     : 34163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3994
-------------------------------------   ---- 
End-of-path arrival time (ps)           3994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  34163  RISE       1
\UART_GPS:BUART:txn\/main_5                      macrocell69      3804   3994  34163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:txn\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 34225p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3932
-------------------------------------   ---- 
End-of-path arrival time (ps)           3932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell50         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell50   1250   1250  34225  RISE       1
\emFile_1:Net_1\/main_3  macrocell50   2682   3932  34225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_1\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 34284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell73   1250   1250  33331  RISE       1
\UART_GPS:BUART:tx_state_1\/main_5  macrocell70   2622   3872  34284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:tx_bitclk\/q
Path End       : \UART_GPS:BUART:tx_state_2\/main_5
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 34284p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:tx_bitclk\/q        macrocell73   1250   1250  33331  RISE       1
\UART_GPS:BUART:tx_state_2\/main_5  macrocell72   2622   3872  34284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_0\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_0\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell78   1250   1250  25086  RISE       1
\UART_GPS:BUART:rx_state_0\/main_5  macrocell75   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_0\/clock_0                        macrocell75         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_3\/main_4
Capture Clock  : \UART_GPS:BUART:rx_state_3\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell78   1250   1250  25086  RISE       1
\UART_GPS:BUART:rx_state_3\/main_4  macrocell77   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_3\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_GPS:BUART:rx_load_fifo\/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_2\/q         macrocell78   1250   1250  25086  RISE       1
\UART_GPS:BUART:rx_load_fifo\/main_4  macrocell76   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_load_fifo\/clock_0                      macrocell76         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_state_2\/main_5
Capture Clock  : \UART_GPS:BUART:rx_state_2\/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_2\/q       macrocell78   1250   1250  25086  RISE       1
\UART_GPS:BUART:rx_state_2\/main_5  macrocell78   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:rx_state_2\/q
Path End       : \UART_GPS:BUART:rx_status_3\/main_5
Capture Clock  : \UART_GPS:BUART:rx_status_3\/clock_0
Path slack     : 34317p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\UART_GPS:BUART:rx_state_2\/q        macrocell78   1250   1250  25086  RISE       1
\UART_GPS:BUART:rx_status_3\/main_5  macrocell83   2590   3840  34317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:rx_status_3\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34378p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell51   1250   1250  34378  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell51   2528   3778  34378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_1\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 34560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3597
-------------------------------------   ---- 
End-of-path arrival time (ps)           3597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  26972  RISE       1
\UART_GPS:BUART:tx_state_1\/main_2               macrocell70      3407   3597  34560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_state_2\/main_2
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 34560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3597
-------------------------------------   ---- 
End-of-path arrival time (ps)           3597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  26972  RISE       1
\UART_GPS:BUART:tx_state_2\/main_2               macrocell72      3407   3597  34560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_GPS:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_GPS:BUART:tx_bitclk\/clock_0
Path slack     : 34560p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3597
-------------------------------------   ---- 
End-of-path arrival time (ps)           3597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell11    190    190  26972  RISE       1
\UART_GPS:BUART:tx_bitclk\/main_2                macrocell73      3407   3597  34560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_bitclk\/clock_0                         macrocell73         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell53   1250   1250  34617  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell53   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell53         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34659p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell54         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell54   1250   1250  34659  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell51   2247   3497  34659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:tx_state_1\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_1\/clock_0
Path slack     : 35057p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  34163  RISE       1
\UART_GPS:BUART:tx_state_1\/main_4               macrocell70      2909   3099  35057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_1\/clock_0                        macrocell70         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_GPS:BUART:tx_state_2\/main_4
Capture Clock  : \UART_GPS:BUART:tx_state_2\/clock_0
Path slack     : 35057p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Clock_UART_GPS:R#1 vs. Clock_UART_GPS:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3099
-------------------------------------   ---- 
End-of-path arrival time (ps)           3099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\UART_GPS:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell11    190    190  34163  RISE       1
\UART_GPS:BUART:tx_state_2\/main_4               macrocell72      2909   3099  35057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_GPS:BUART:tx_state_2\/clock_0                        macrocell72         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI_Altitude:BSPIM:sR8:Dp:u0\/clock
Path slack     : 66611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -8480
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             74853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q            macrocell64     1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell9   6992   8242  66611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : \SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI_Altitude:BSPIM:sR8:Dp:u0\/clock
Path slack     : 67542p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -8480
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             74853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7311
-------------------------------------   ---- 
End-of-path arrival time (ps)           7311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q            macrocell63     1250   1250  67542  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell9   6061   7311  67542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : \SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Altitude:BSPIM:sR8:Dp:u0\/clock
Path slack     : 67558p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -8480
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             74853

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7295
-------------------------------------   ---- 
End-of-path arrival time (ps)           7295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q            macrocell65     1250   1250  67558  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell9   6045   7295  67558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI_Altitude:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI_Altitude:BSPIM:RxStsReg\/clock
Path slack     : 67864p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14969
-------------------------------------   ----- 
End-of-path arrival time (ps)           14969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell9   3580   3580  67864  RISE       1
\SPI_Altitude:BSPIM:rx_status_6\/main_5          macrocell15     3677   7257  67864  RISE       1
\SPI_Altitude:BSPIM:rx_status_6\/q               macrocell15     3350  10607  67864  RISE       1
\SPI_Altitude:BSPIM:RxStsReg\/status_6           statusicell7    4362  14969  67864  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:RxStsReg\/clock                        statusicell7        0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_2
Path End       : \SPI_Altitude:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Altitude:BSPIM:sR8:Dp:u0\/clock
Path slack     : 68516p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -2850
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11968
-------------------------------------   ----- 
End-of-path arrival time (ps)           11968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_2   count7cell      1940   1940  68516  RISE       1
\SPI_Altitude:BSPIM:load_rx_data\/main_2  macrocell12     3277   5217  68516  RISE       1
\SPI_Altitude:BSPIM:load_rx_data\/q       macrocell12     3350   8567  68516  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/f1_load    datapathcell9   3400  11968  68516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : \SPI_Altitude:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI_Altitude:BSPIM:TxStsReg\/clock
Path slack     : 69470p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13363
-------------------------------------   ----- 
End-of-path arrival time (ps)           13363
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q           macrocell65    1250   1250  67558  RISE       1
\SPI_Altitude:BSPIM:tx_status_0\/main_2  macrocell13    6449   7699  69470  RISE       1
\SPI_Altitude:BSPIM:tx_status_0\/q       macrocell13    3350  11049  69470  RISE       1
\SPI_Altitude:BSPIM:TxStsReg\/status_0   statusicell6   2314  13363  69470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:TxStsReg\/clock                        statusicell6        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Altitude:BSPIM:state_0\/main_8
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 70090p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9733
-------------------------------------   ---- 
End-of-path arrival time (ps)           9733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  70090  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_8              macrocell65     6153   9733  70090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Altitude:BSPIM:state_2\/main_8
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 70515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  70090  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_8              macrocell63     5729   9309  70515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI_Altitude:BSPIM:state_1\/main_8
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 70515p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9309
-------------------------------------   ---- 
End-of-path arrival time (ps)           9309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell9   3580   3580  70090  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_8              macrocell64     5729   9309  70515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : Net_23/main_2
Capture Clock  : Net_23/clock_0
Path slack     : 71017p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8806
-------------------------------------   ---- 
End-of-path arrival time (ps)           8806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q  macrocell64   1250   1250  66611  RISE       1
Net_23/main_2                   macrocell62   7556   8806  71017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell62         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : Net_23/main_3
Capture Clock  : Net_23/clock_0
Path slack     : 71035p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8789
-------------------------------------   ---- 
End-of-path arrival time (ps)           8789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q  macrocell65   1250   1250  67558  RISE       1
Net_23/main_3                   macrocell62   7539   8789  71035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell62         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_2
Path End       : \SPI_Altitude:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI_Altitude:BSPIM:TxStsReg\/clock
Path slack     : 71632p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                                -500
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11202
-------------------------------------   ----- 
End-of-path arrival time (ps)           11202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_2   count7cell     1940   1940  68516  RISE       1
\SPI_Altitude:BSPIM:load_rx_data\/main_2  macrocell12    3277   5217  68516  RISE       1
\SPI_Altitude:BSPIM:load_rx_data\/q       macrocell12    3350   8567  68516  RISE       1
\SPI_Altitude:BSPIM:TxStsReg\/status_3    statusicell6   2634  11202  71632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:TxStsReg\/clock                        statusicell6        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : Net_23/main_1
Capture Clock  : Net_23/clock_0
Path slack     : 71952p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q  macrocell63   1250   1250  67542  RISE       1
Net_23/main_1                   macrocell62   6622   7872  71952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell62         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : Net_950/main_1
Capture Clock  : Net_950/clock_0
Path slack     : 72023p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7800
-------------------------------------   ---- 
End-of-path arrival time (ps)           7800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q  macrocell64   1250   1250  66611  RISE       1
Net_950/main_1                  macrocell66   6550   7800  72023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : Net_846/main_2
Capture Clock  : Net_846/clock_0
Path slack     : 72097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q  macrocell65   1250   1250  67558  RISE       1
Net_846/main_2                  macrocell58   6476   7726  72097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 72097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7726
-------------------------------------   ---- 
End-of-path arrival time (ps)           7726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q          macrocell65   1250   1250  67558  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_2  macrocell68   6476   7726  72097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : \SPI_Altitude:BSPIM:state_2\/main_2
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 72101p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q       macrocell65   1250   1250  67558  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_2  macrocell63   6472   7722  72101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : \SPI_Altitude:BSPIM:state_1\/main_2
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 72101p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7722
-------------------------------------   ---- 
End-of-path arrival time (ps)           7722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q       macrocell65   1250   1250  67558  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_2  macrocell64   6472   7722  72101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : \SPI_Altitude:BSPIM:state_0\/main_0
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 72120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q       macrocell63   1250   1250  67542  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_0  macrocell65   6453   7703  72120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_0
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 72120p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7703
-------------------------------------   ---- 
End-of-path arrival time (ps)           7703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q         macrocell63   1250   1250  67542  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_0  macrocell67   6453   7703  72120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:sR8:Dp:u0\/so_comb
Path End       : Net_23/main_4
Capture Clock  : Net_23/clock_0
Path slack     : 72150p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7673
-------------------------------------   ---- 
End-of-path arrival time (ps)           7673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:sR8:Dp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:sR8:Dp:u0\/so_comb  datapathcell9   5360   5360  72150  RISE       1
Net_23/main_4                           macrocell62     2313   7673  72150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell62         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_2
Path End       : \SPI_Altitude:BSPIM:state_0\/main_5
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 72200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7623
-------------------------------------   ---- 
End-of-path arrival time (ps)           7623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68516  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_5      macrocell65   5683   7623  72200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_2
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_5
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 72200p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7623
-------------------------------------   ---- 
End-of-path arrival time (ps)           7623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68516  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_5    macrocell67   5683   7623  72200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:state_0\/main_1
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 72244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q       macrocell64   1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_1  macrocell65   6329   7579  72244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_1
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 72244p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7579
-------------------------------------   ---- 
End-of-path arrival time (ps)           7579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q         macrocell64   1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_1  macrocell67   6329   7579  72244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : Net_950/main_2
Capture Clock  : Net_950/clock_0
Path slack     : 72531p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q  macrocell65   1250   1250  67558  RISE       1
Net_950/main_2                  macrocell66   6043   7293  72531  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_4
Path End       : \SPI_Altitude:BSPIM:state_0\/main_3
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 72917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68801  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_3      macrocell65   4967   6907  72917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_4
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_3
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 72917p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6907
-------------------------------------   ---- 
End-of-path arrival time (ps)           6907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68801  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_3    macrocell67   4967   6907  72917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_3
Path End       : \SPI_Altitude:BSPIM:state_0\/main_4
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 72955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68830  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_4      macrocell65   4928   6868  72955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_3
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_4
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 72955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68830  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_4    macrocell67   4928   6868  72955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_0
Path End       : \SPI_Altitude:BSPIM:state_0\/main_7
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 73097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68680  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_7      macrocell65   4787   6727  73097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_0
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_7
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 73097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6727
-------------------------------------   ---- 
End-of-path arrival time (ps)           6727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68680  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_7    macrocell67   4787   6727  73097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_1
Path End       : \SPI_Altitude:BSPIM:state_0\/main_6
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 73107p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68849  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_6      macrocell65   4777   6717  73107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_1
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_6
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 73107p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68849  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_6    macrocell67   4777   6717  73107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : Net_950/main_0
Capture Clock  : Net_950/clock_0
Path slack     : 73340p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6483
-------------------------------------   ---- 
End-of-path arrival time (ps)           6483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q  macrocell63   1250   1250  67542  RISE       1
Net_950/main_0                  macrocell66   5233   6483  73340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:cnt_enable\/q
Path End       : \SPI_Altitude:BSPIM:BitCounter\/enable
Capture Clock  : \SPI_Altitude:BSPIM:BitCounter\/clock
Path slack     : 73561p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -4060
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5712
-------------------------------------   ---- 
End-of-path arrival time (ps)           5712
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:cnt_enable\/q       macrocell68   1250   1250  73561  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/enable  count7cell    4462   5712  73561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : \SPI_Altitude:BSPIM:state_2\/main_0
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 73766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q       macrocell63   1250   1250  67542  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_0  macrocell63   4807   6057  73766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : \SPI_Altitude:BSPIM:state_1\/main_0
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 73766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6057
-------------------------------------   ---- 
End-of-path arrival time (ps)           6057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q       macrocell63   1250   1250  67542  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_0  macrocell64   4807   6057  73766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:state_2\/main_1
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 73893p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q       macrocell64   1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_1  macrocell63   4681   5931  73893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:state_1\/main_1
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 73893p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5931
-------------------------------------   ---- 
End-of-path arrival time (ps)           5931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q       macrocell64   1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_1  macrocell64   4681   5931  73893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_2
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 74610p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68516  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_5   macrocell68   3273   5213  74610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_2
Path End       : \SPI_Altitude:BSPIM:state_2\/main_5
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 74616p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68516  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_5      macrocell63   3268   5208  74616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_2
Path End       : \SPI_Altitude:BSPIM:state_1\/main_5
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 74616p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_2  count7cell    1940   1940  68516  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_5      macrocell64   3268   5208  74616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_4
Path End       : \SPI_Altitude:BSPIM:state_2\/main_3
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 74760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68801  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_3      macrocell63   3123   5063  74760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_4
Path End       : \SPI_Altitude:BSPIM:state_1\/main_3
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 74760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68801  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_3      macrocell64   3123   5063  74760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_4
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 74760p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5063
-------------------------------------   ---- 
End-of-path arrival time (ps)           5063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_4  count7cell    1940   1940  68801  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_3   macrocell68   3123   5063  74760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : Net_846/main_0
Capture Clock  : Net_846/clock_0
Path slack     : 74777p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q  macrocell63   1250   1250  67542  RISE       1
Net_846/main_0                  macrocell58   3796   5046  74777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_2\/q
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 74777p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_2\/q          macrocell63   1250   1250  67542  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_0  macrocell68   3796   5046  74777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_0
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 74779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68680  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_7   macrocell68   3104   5044  74779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_3
Path End       : \SPI_Altitude:BSPIM:state_2\/main_4
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 74796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68830  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_4      macrocell63   3087   5027  74796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_3
Path End       : \SPI_Altitude:BSPIM:state_1\/main_4
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 74796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5027
-------------------------------------   ---- 
End-of-path arrival time (ps)           5027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68830  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_4      macrocell64   3087   5027  74796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_23/q
Path End       : Net_23/main_0
Capture Clock  : Net_23/clock_0
Path slack     : 74799p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell62         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_23/q       macrocell62   1250   1250  74799  RISE       1
Net_23/main_0  macrocell62   3774   5024  74799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_23/clock_0                                             macrocell62         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_3
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 74801p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5022
-------------------------------------   ---- 
End-of-path arrival time (ps)           5022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_3  count7cell    1940   1940  68830  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_4   macrocell68   3082   5022  74801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_0
Path End       : \SPI_Altitude:BSPIM:state_2\/main_7
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 74935p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68680  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_7      macrocell63   2948   4888  74935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_0
Path End       : \SPI_Altitude:BSPIM:state_1\/main_7
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 74935p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4888
-------------------------------------   ---- 
End-of-path arrival time (ps)           4888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_0  count7cell    1940   1940  68680  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_7      macrocell64   2948   4888  74935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_1
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 74944p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4879
-------------------------------------   ---- 
End-of-path arrival time (ps)           4879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68849  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_6   macrocell68   2939   4879  74944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_1
Path End       : \SPI_Altitude:BSPIM:state_2\/main_6
Capture Clock  : \SPI_Altitude:BSPIM:state_2\/clock_0
Path slack     : 74953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68849  RISE       1
\SPI_Altitude:BSPIM:state_2\/main_6      macrocell63   2931   4871  74953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_2\/clock_0                       macrocell63         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:BitCounter\/count_1
Path End       : \SPI_Altitude:BSPIM:state_1\/main_6
Capture Clock  : \SPI_Altitude:BSPIM:state_1\/clock_0
Path slack     : 74953p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:BitCounter\/clock                      count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:BitCounter\/count_1  count7cell    1940   1940  68849  RISE       1
\SPI_Altitude:BSPIM:state_1\/main_6      macrocell64   2931   4871  74953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:cnt_enable\/q
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 75103p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4720
-------------------------------------   ---- 
End-of-path arrival time (ps)           4720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:cnt_enable\/q       macrocell68   1250   1250  73561  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_8  macrocell68   3470   4720  75103  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : Net_846/main_1
Capture Clock  : Net_846/clock_0
Path slack     : 75317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q  macrocell64   1250   1250  66611  RISE       1
Net_846/main_1                  macrocell58   3256   4506  75317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_846/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_1\/q
Path End       : \SPI_Altitude:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI_Altitude:BSPIM:cnt_enable\/clock_0
Path slack     : 75317p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_1\/clock_0                       macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_1\/q          macrocell64   1250   1250  66611  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/main_1  macrocell68   3256   4506  75317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:cnt_enable\/clock_0                    macrocell68         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : \SPI_Altitude:BSPIM:state_0\/main_2
Capture Clock  : \SPI_Altitude:BSPIM:state_0\/clock_0
Path slack     : 75942p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q       macrocell65   1250   1250  67558  RISE       1
\SPI_Altitude:BSPIM:state_0\/main_2  macrocell65   2631   3881  75942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:state_0\/q
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_2
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 75942p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:state_0\/clock_0                       macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:state_0\/q         macrocell65   1250   1250  67558  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_2  macrocell67   2631   3881  75942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Altitude:BSPIM:load_cond\/q
Path End       : \SPI_Altitude:BSPIM:load_cond\/main_8
Capture Clock  : \SPI_Altitude:BSPIM:load_cond\/clock_0
Path slack     : 76263p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\SPI_Altitude:BSPIM:load_cond\/q       macrocell67   1250   1250  76263  RISE       1
\SPI_Altitude:BSPIM:load_cond\/main_8  macrocell67   2310   3560  76263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SPI_Altitude:BSPIM:load_cond\/clock_0                     macrocell67         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_950/q
Path End       : Net_950/main_3
Capture Clock  : Net_950/clock_0
Path slack     : 76276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (SPI_Altitude_IntClock:R#1 vs. SPI_Altitude_IntClock:R#2)   83333
- Setup time                                                               -3510
------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                            macrocell66         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_950/q       macrocell66   1250   1250  76276  RISE       1
Net_950/main_3  macrocell66   2297   3547  76276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_950/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : \Aileron:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Aileron:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 981630p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14140
-------------------------------------   ----- 
End-of-path arrival time (ps)           14140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   7760   9010  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  14140  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  14140  981630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Stabilizer:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Stabilizer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 982791p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16709
-------------------------------------   ----- 
End-of-path arrival time (ps)           16709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  982791  RISE       1
\Stabilizer:PWMUDB:status_2\/main_1          macrocell2      3910   7410  982791  RISE       1
\Stabilizer:PWMUDB:status_2\/q               macrocell2      3350  10760  982791  RISE       1
\Stabilizer:PWMUDB:genblk8:stsreg\/status_2  statusicell1    5949  16709  982791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Stabilizer:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Stabilizer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984052p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -4230
--------------------------------------------   ------- 
End-of-path required time (ps)                  995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11718
-------------------------------------   ----- 
End-of-path arrival time (ps)           11718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3088   6588  984052  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11718  984052  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11718  984052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : \Aileron:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Aileron:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9011
-------------------------------------   ---- 
End-of-path arrival time (ps)           9011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   7761   9011  984929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4       0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : \Aileron:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Aileron:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 984930p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9010
-------------------------------------   ---- 
End-of-path arrival time (ps)           9010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q         macrocell40     1250   1250  981630  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   7760   9010  984930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : \Aileron:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Aileron:PWMUDB:genblk8:stsreg\/clock
Path slack     : 985804p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13696
-------------------------------------   ----- 
End-of-path arrival time (ps)           13696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q         macrocell40    1250   1250  981630  RISE       1
\Aileron:PWMUDB:status_2\/main_0          macrocell3     6764   8014  985804  RISE       1
\Aileron:PWMUDB:status_2\/q               macrocell3     3350  11364  985804  RISE       1
\Aileron:PWMUDB:genblk8:stsreg\/status_2  statusicell2   2331  13696  985804  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:genblk8:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Stabilizer:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Stabilizer:PWMUDB:prevCompare2\/clock_0
Path slack     : 986700p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9790
-------------------------------------   ---- 
End-of-path arrival time (ps)           9790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  986700  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  986700  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  986700  RISE       1
\Stabilizer:PWMUDB:prevCompare2\/main_0     macrocell35     5920   9790  986700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:prevCompare2\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2/main_1
Capture Clock  : Net_2/clock_0
Path slack     : 987221p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9269
-------------------------------------   ---- 
End-of-path arrival time (ps)           9269
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  986700  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  986700  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  986700  RISE       1
Net_2/main_1                                macrocell39     5399   9269  987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell39         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Stabilizer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Stabilizer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987338p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6602
-------------------------------------   ---- 
End-of-path arrival time (ps)           6602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3102   6602  987338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987352p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6588
-------------------------------------   ---- 
End-of-path arrival time (ps)           6588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  982791  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3088   6588  987352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : Net_4/main_0
Capture Clock  : Net_4/clock_0
Path slack     : 987631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8859
-------------------------------------   ---- 
End-of-path arrival time (ps)           8859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q  macrocell40   1250   1250  981630  RISE       1
Net_4/main_0                       macrocell46   7609   8859  987631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell46         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Aileron:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Aileron:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6034
-------------------------------------   ---- 
End-of-path arrival time (ps)           6034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984606  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984606  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984606  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2534   6034  987906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Aileron:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Aileron:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987908p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6032
-------------------------------------   ---- 
End-of-path arrival time (ps)           6032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                  model name     delay     AT   slack  edge  Fanout
----------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984606  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984606  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984606  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2532   6032  987908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell4       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:runmode_enable\/q
Path End       : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 988287p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:runmode_enable\/q         macrocell33     1250   1250  984655  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   4403   5653  988287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:runmode_enable\/q
Path End       : \Stabilizer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Stabilizer:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988288p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -6060
--------------------------------------------   ------- 
End-of-path required time (ps)                  993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT   slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:runmode_enable\/q         macrocell33     1250   1250  984655  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   4402   5652  988288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/clock                    datapathcell2       0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:runmode_enable\/q
Path End       : Net_3/main_0
Capture Clock  : Net_3/clock_0
Path slack     : 988511p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7979
-------------------------------------   ---- 
End-of-path arrival time (ps)           7979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:runmode_enable\/q  macrocell40   1250   1250  981630  RISE       1
Net_3/main_0                       macrocell45   6729   7979  988511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell45         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Aileron:PWMUDB:prevCompare2\/main_0
Capture Clock  : \Aileron:PWMUDB:prevCompare2\/clock_0
Path slack     : 989170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7320
-------------------------------------   ---- 
End-of-path arrival time (ps)           7320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  989170  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  989170  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  989170  RISE       1
\Aileron:PWMUDB:prevCompare2\/main_0     macrocell42     3450   7320  989170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:prevCompare2\/clock_0                      macrocell42         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Aileron:PWMUDB:status_1\/main_1
Capture Clock  : \Aileron:PWMUDB:status_1\/clock_0
Path slack     : 989185p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7305
-------------------------------------   ---- 
End-of-path arrival time (ps)           7305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  989170  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  989170  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  989170  RISE       1
\Aileron:PWMUDB:status_1\/main_1         macrocell44     3435   7305  989185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:status_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1/main_1
Capture Clock  : Net_1/clock_0
Path slack     : 989513p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6977
-------------------------------------   ---- 
End-of-path arrival time (ps)           6977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989513  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989513  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989513  RISE       1
Net_1/main_1                                macrocell38     3227   6977  989513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1/clock_0                                              macrocell38         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3/main_1
Capture Clock  : Net_3/clock_0
Path slack     : 989608p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6882
-------------------------------------   ---- 
End-of-path arrival time (ps)           6882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  989608  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  989608  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  989608  RISE       1
Net_3/main_1                             macrocell45     3132   6882  989608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_3/clock_0                                              macrocell45         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \Stabilizer:PWMUDB:status_1\/main_1
Capture Clock  : \Stabilizer:PWMUDB:status_1\/clock_0
Path slack     : 990000p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6490
-------------------------------------   ---- 
End-of-path arrival time (ps)           6490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell1   1600   1600  986700  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell2      0   1600  986700  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell2   2270   3870  986700  RISE       1
\Stabilizer:PWMUDB:status_1\/main_1         macrocell37     2620   6490  990000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:status_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_4/main_1
Capture Clock  : Net_4/clock_0
Path slack     : 990094p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6396
-------------------------------------   ---- 
End-of-path arrival time (ps)           6396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell3   1600   1600  989170  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell4      0   1600  989170  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell4   2270   3870  989170  RISE       1
Net_4/main_1                             macrocell46     2526   6396  990094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_4/clock_0                                              macrocell46         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:runmode_enable\/q
Path End       : Net_1/main_0
Capture Clock  : Net_1/clock_0
Path slack     : 990368p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6122
-------------------------------------   ---- 
End-of-path arrival time (ps)           6122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:runmode_enable\/q  macrocell33   1250   1250  984655  RISE       1
Net_1/main_0                          macrocell38   4872   6122  990368  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1/clock_0                                              macrocell38         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Stabilizer:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Stabilizer:PWMUDB:prevCompare1\/clock_0
Path slack     : 990434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989513  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989513  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989513  RISE       1
\Stabilizer:PWMUDB:prevCompare1\/main_0     macrocell34     2306   6056  990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:prevCompare1\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Stabilizer:PWMUDB:status_0\/main_1
Capture Clock  : \Stabilizer:PWMUDB:status_0\/clock_0
Path slack     : 990434p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  989513  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  989513  RISE       1
\Stabilizer:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  989513  RISE       1
\Stabilizer:PWMUDB:status_0\/main_1         macrocell36     2306   6056  990434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:status_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Aileron:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Aileron:PWMUDB:prevCompare1\/clock_0
Path slack     : 990492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  989608  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  989608  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  989608  RISE       1
\Aileron:PWMUDB:prevCompare1\/main_0     macrocell41     2248   5998  990492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:prevCompare1\/clock_0                      macrocell41         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Aileron:PWMUDB:status_0\/main_1
Capture Clock  : \Aileron:PWMUDB:status_0\/clock_0
Path slack     : 990492p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell3       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  989608  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  989608  RISE       1
\Aileron:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  989608  RISE       1
\Aileron:PWMUDB:status_0\/main_1         macrocell43     2248   5998  990492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:runmode_enable\/q
Path End       : Net_2/main_0
Capture Clock  : Net_2/clock_0
Path slack     : 991091p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5399
-------------------------------------   ---- 
End-of-path arrival time (ps)           5399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:runmode_enable\/q  macrocell33   1250   1250  984655  RISE       1
Net_2/main_0                          macrocell39   4149   5399  991091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2/clock_0                                              macrocell39         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:status_0\/q
Path End       : \Aileron:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Aileron:PWMUDB:genblk8:stsreg\/clock
Path slack     : 992053p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7447
-------------------------------------   ---- 
End-of-path arrival time (ps)           7447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:status_0\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:status_0\/q               macrocell43    1250   1250  992053  RISE       1
\Aileron:PWMUDB:genblk8:stsreg\/status_0  statusicell2   6197   7447  992053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:genblk8:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:prevCompare2\/q
Path End       : \Stabilizer:PWMUDB:status_1\/main_0
Capture Clock  : \Stabilizer:PWMUDB:status_1\/clock_0
Path slack     : 992325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:prevCompare2\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:prevCompare2\/q   macrocell35   1250   1250  992325  RISE       1
\Stabilizer:PWMUDB:status_1\/main_0  macrocell37   2915   4165  992325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:status_1\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:prevCompare2\/q
Path End       : \Aileron:PWMUDB:status_1\/main_0
Capture Clock  : \Aileron:PWMUDB:status_1\/clock_0
Path slack     : 992931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:prevCompare2\/clock_0                      macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:prevCompare2\/q   macrocell42   1250   1250  992931  RISE       1
\Aileron:PWMUDB:status_1\/main_0  macrocell44   2309   3559  992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:status_1\/clock_0                          macrocell44         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:prevCompare1\/q
Path End       : \Stabilizer:PWMUDB:status_0\/main_0
Capture Clock  : \Stabilizer:PWMUDB:status_0\/clock_0
Path slack     : 992941p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:prevCompare1\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT   slack  edge  Fanout
-----------------------------------  -----------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:prevCompare1\/q   macrocell34   1250   1250  992941  RISE       1
\Stabilizer:PWMUDB:status_0\/main_0  macrocell36   2299   3549  992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:status_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Aileron:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Aileron:PWMUDB:runmode_enable\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:genblk1:ctrlreg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992944  RISE       1
\Aileron:PWMUDB:runmode_enable\/main_0      macrocell40    2336   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:runmode_enable\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Stabilizer:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Stabilizer:PWMUDB:runmode_enable\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:genblk1:ctrlreg\/clock                  controlcell1        0      0  RISE       1

Data path
pin name                                       model name    delay     AT   slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992956  RISE       1
\Stabilizer:PWMUDB:runmode_enable\/main_0      macrocell33    2324   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:runmode_enable\/clock_0                 macrocell33         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:prevCompare1\/q
Path End       : \Aileron:PWMUDB:status_0\/main_0
Capture Clock  : \Aileron:PWMUDB:status_0\/clock_0
Path slack     : 993006p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                  996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:prevCompare1\/clock_0                      macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  993006  RISE       1
\Aileron:PWMUDB:status_0\/main_0  macrocell43   2234   3484  993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:status_0\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:status_0\/q
Path End       : \Stabilizer:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Stabilizer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995920p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:status_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:status_0\/q               macrocell36    1250   1250  995920  RISE       1
\Stabilizer:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2330   3580  995920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Stabilizer:PWMUDB:status_1\/q
Path End       : \Stabilizer:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Stabilizer:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:status_1\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\Stabilizer:PWMUDB:status_1\/q               macrocell37    1250   1250  995929  RISE       1
\Stabilizer:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Stabilizer:PWMUDB:genblk8:stsreg\/clock                   statusicell1        0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Aileron:PWMUDB:status_1\/q
Path End       : \Aileron:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Aileron:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   1000000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                  999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:status_1\/clock_0                          macrocell44         0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Aileron:PWMUDB:status_1\/q               macrocell44    1250   1250  995937  RISE       1
\Aileron:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2313   3563  995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Aileron:PWMUDB:genblk8:stsreg\/clock                      statusicell2        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018536p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16941
-------------------------------------   ----- 
End-of-path arrival time (ps)           16941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                            model name      delay     AT     slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:counter_load_not\/main_2           macrocell25      6825   7015  13018536  RISE       1
\UART_HC12:BUART:counter_load_not\/q                macrocell25      3350  10365  13018536  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell14   6575  16941  13018536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_HC12:BUART:sRX:RxBitCounter\/clock
Path slack     : 13021053p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15253
-------------------------------------   ----- 
End-of-path arrival time (ps)           15253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q     macrocell90   1250   1250  13021053  RISE       1
\UART_HC12:BUART:rx_counter_load\/main_0  macrocell28   6971   8221  13021053  RISE       1
\UART_HC12:BUART:rx_counter_load\/q       macrocell28   3350  11571  13021053  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/load   count7cell    3683  15253  13021053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_0\/q
Path End       : \UART_HC12:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_HC12:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13025600p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10057
-------------------------------------   ----- 
End-of-path arrival time (ps)           10057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_0\/q                macrocell91      1250   1250  13022896  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell15   8807  10057  13025600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_HC12:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_HC12:BUART:sRX:RxSts\/clock
Path slack     : 13025889p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15278
-------------------------------------   ----- 
End-of-path arrival time (ps)           15278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/clock                   datapathcell15      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell15   3580   3580  13025889  RISE       1
\UART_HC12:BUART:rx_status_4\/main_1                 macrocell30      6091   9671  13025889  RISE       1
\UART_HC12:BUART:rx_status_4\/q                      macrocell30      3350  13021  13025889  RISE       1
\UART_HC12:BUART:sRX:RxSts\/status_4                 statusicell11    2257  15278  13025889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxSts\/clock                          statusicell11       0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_HC12:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026387p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9270
-------------------------------------   ---- 
End-of-path arrival time (ps)           9270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q         macrocell90      1250   1250  13021053  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell15   8020   9270  13026387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_HC12:BUART:sTX:TxSts\/clock
Path slack     : 13026498p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14668
-------------------------------------   ----- 
End-of-path arrival time (ps)           14668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:tx_status_0\/main_2              macrocell26      7519   7709  13026498  RISE       1
\UART_HC12:BUART:tx_status_0\/q                   macrocell26      3350  11059  13026498  RISE       1
\UART_HC12:BUART:sTX:TxSts\/status_0              statusicell10    3609  14668  13026498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:TxSts\/clock                          statusicell10       0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_HC12:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027350p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8307
-------------------------------------   ---- 
End-of-path arrival time (ps)           8307
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell13   8117   8307  13027350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_HC12:BUART:tx_state_0\/main_3
Capture Clock  : \UART_HC12:BUART:tx_state_0\/clock_0
Path slack     : 13027603p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10554
-------------------------------------   ----- 
End-of-path arrival time (ps)           10554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/clock                   datapathcell13      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell13   3580   3580  13027603  RISE       1
\UART_HC12:BUART:tx_state_0\/main_3                  macrocell87      6974  10554  13027603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_0\/q
Path End       : \UART_HC12:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_HC12:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13028585p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7072
-------------------------------------   ---- 
End-of-path arrival time (ps)           7072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_0\/q                macrocell87      1250   1250  13021773  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell13   5822   7072  13028585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:rx_status_3\/main_0
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 13028876p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9281
-------------------------------------   ---- 
End-of-path arrival time (ps)           9281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name    delay     AT     slack  edge  Fanout
-------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q  macrocell90    1250   1250  13021053  RISE       1
\UART_HC12:BUART:rx_status_3\/main_0   macrocell100   8031   9281  13028876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_2\/q
Path End       : \UART_HC12:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_HC12:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029012p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9145
-------------------------------------   ---- 
End-of-path arrival time (ps)           9145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_2\/q               macrocell94   1250   1250  13023271  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/main_3  macrocell96   7895   9145  13029012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/clock_0               macrocell96         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_1\/q
Path End       : \UART_HC12:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_HC12:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029112p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6544
-------------------------------------   ---- 
End-of-path arrival time (ps)           6544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_1\/q                macrocell86      1250   1250  13021621  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell13   5294   6544  13029112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/clock                   datapathcell13      0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_0\/q
Path End       : \UART_HC12:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_HC12:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029306p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8851
-------------------------------------   ---- 
End-of-path arrival time (ps)           8851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_0\/q               macrocell91   1250   1250  13022896  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/main_1  macrocell96   7601   8851  13029306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/clock_0               macrocell96         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_0\/q
Path End       : \UART_HC12:BUART:rx_status_3\/main_1
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 13029388p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8769
-------------------------------------   ---- 
End-of-path arrival time (ps)           8769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_0\/q        macrocell91    1250   1250  13022896  RISE       1
\UART_HC12:BUART:rx_status_3\/main_1  macrocell100   7519   8769  13029388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_2\/q
Path End       : \UART_HC12:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_HC12:BUART:tx_bitclk\/clock_0
Path slack     : 13029424p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_2\/q      macrocell88   1250   1250  13020973  RISE       1
\UART_HC12:BUART:tx_bitclk\/main_3  macrocell89   7482   8732  13029424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_HC12:BUART:tx_bitclk\/clock_0
Path slack     : 13029932p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8225
-------------------------------------   ---- 
End-of-path arrival time (ps)           8225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:tx_bitclk\/main_2                macrocell89      8035   8225  13029932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:rx_state_0\/main_0
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13029936p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021053  RISE       1
\UART_HC12:BUART:rx_state_0\/main_0    macrocell91   6971   8221  13029936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:rx_state_3\/main_0
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13029936p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8221
-------------------------------------   ---- 
End-of-path arrival time (ps)           8221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021053  RISE       1
\UART_HC12:BUART:rx_state_3\/main_0    macrocell93   6971   8221  13029936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13029946p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021053  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_0  macrocell92   6961   8211  13029946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:rx_state_2\/main_0
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13029946p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8211
-------------------------------------   ---- 
End-of-path arrival time (ps)           8211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q  macrocell90   1250   1250  13021053  RISE       1
\UART_HC12:BUART:rx_state_2\/main_0    macrocell94   6961   8211  13029946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_3\/q
Path End       : \UART_HC12:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_HC12:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030163p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7994
-------------------------------------   ---- 
End-of-path arrival time (ps)           7994
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_3\/q               macrocell93   1250   1250  13024264  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/main_2  macrocell96   6744   7994  13030163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/clock_0               macrocell96         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_1\/q
Path End       : \UART_HC12:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_HC12:BUART:tx_bitclk\/clock_0
Path slack     : 13030285p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7872
-------------------------------------   ---- 
End-of-path arrival time (ps)           7872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_1\/q      macrocell86   1250   1250  13021621  RISE       1
\UART_HC12:BUART:tx_bitclk\/main_0  macrocell89   6622   7872  13030285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_2\/q
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13030577p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_2\/q         macrocell94   1250   1250  13023271  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_4  macrocell92   6330   7580  13030577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_2\/q
Path End       : \UART_HC12:BUART:rx_state_2\/main_4
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13030577p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_2\/q       macrocell94   1250   1250  13023271  RISE       1
\UART_HC12:BUART:rx_state_2\/main_4  macrocell94   6330   7580  13030577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_HC12:BUART:txn\/main_3
Capture Clock  : \UART_HC12:BUART:txn\/clock_0
Path slack     : 13030853p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7303
-------------------------------------   ---- 
End-of-path arrival time (ps)           7303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:TxShifter:u0\/clock                   datapathcell13      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:TxShifter:u0\/so_comb  datapathcell13   4370   4370  13030853  RISE       1
\UART_HC12:BUART:txn\/main_3                macrocell85      2933   7303  13030853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_HC12:BUART:tx_state_1\/main_4
Capture Clock  : \UART_HC12:BUART:tx_state_1\/clock_0
Path slack     : 13030871p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  13030871  RISE       1
\UART_HC12:BUART:tx_state_1\/main_4               macrocell86      7095   7285  13030871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_HC12:BUART:tx_state_2\/main_4
Capture Clock  : \UART_HC12:BUART:tx_state_2\/clock_0
Path slack     : 13030871p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  13030871  RISE       1
\UART_HC12:BUART:tx_state_2\/main_4               macrocell88      7095   7285  13030871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13030990p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030990  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_5       macrocell92   5227   7167  13030990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_HC12:BUART:rx_state_2\/main_5
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13030990p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7167
-------------------------------------   ---- 
End-of-path arrival time (ps)           7167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030990  RISE       1
\UART_HC12:BUART:rx_state_2\/main_5         macrocell94   5227   7167  13030990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13031023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031023  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_7       macrocell92   5193   7133  13031023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_HC12:BUART:rx_state_2\/main_7
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13031023p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031023  RISE       1
\UART_HC12:BUART:rx_state_2\/main_7         macrocell94   5193   7133  13031023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_bitclk\/q
Path End       : \UART_HC12:BUART:tx_state_0\/main_5
Capture Clock  : \UART_HC12:BUART:tx_state_0\/clock_0
Path slack     : 13031098p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7059
-------------------------------------   ---- 
End-of-path arrival time (ps)           7059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_bitclk\/q        macrocell89   1250   1250  13031098  RISE       1
\UART_HC12:BUART:tx_state_0\/main_5  macrocell87   5809   7059  13031098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_bitclk\/q
Path End       : \UART_HC12:BUART:tx_state_1\/main_5
Capture Clock  : \UART_HC12:BUART:tx_state_1\/clock_0
Path slack     : 13031111p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_bitclk\/q        macrocell89   1250   1250  13031098  RISE       1
\UART_HC12:BUART:tx_state_1\/main_5  macrocell86   5796   7046  13031111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_bitclk\/q
Path End       : \UART_HC12:BUART:tx_state_2\/main_5
Capture Clock  : \UART_HC12:BUART:tx_state_2\/clock_0
Path slack     : 13031111p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7046
-------------------------------------   ---- 
End-of-path arrival time (ps)           7046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_bitclk\/q        macrocell89   1250   1250  13031098  RISE       1
\UART_HC12:BUART:tx_state_2\/main_5  macrocell88   5796   7046  13031111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:tx_state_0\/main_2
Capture Clock  : \UART_HC12:BUART:tx_state_0\/clock_0
Path slack     : 13031142p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7015
-------------------------------------   ---- 
End-of-path arrival time (ps)           7015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:tx_state_0\/main_2               macrocell87      6825   7015  13031142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:tx_state_1\/main_2
Capture Clock  : \UART_HC12:BUART:tx_state_1\/clock_0
Path slack     : 13031147p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:tx_state_1\/main_2               macrocell86      6820   7010  13031147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_HC12:BUART:tx_state_2\/main_2
Capture Clock  : \UART_HC12:BUART:tx_state_2\/clock_0
Path slack     : 13031147p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell14    190    190  13018536  RISE       1
\UART_HC12:BUART:tx_state_2\/main_2               macrocell88      6820   7010  13031147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_0\/q
Path End       : \UART_HC12:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_HC12:BUART:tx_bitclk\/clock_0
Path slack     : 13031147p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_0\/q      macrocell87   1250   1250  13021773  RISE       1
\UART_HC12:BUART:tx_bitclk\/main_1  macrocell89   5759   7009  13031147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_2\/q
Path End       : \UART_HC12:BUART:rx_status_3\/main_4
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 13031220p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6936
-------------------------------------   ---- 
End-of-path arrival time (ps)           6936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_2\/q        macrocell94    1250   1250  13023271  RISE       1
\UART_HC12:BUART:rx_status_3\/main_4  macrocell100   5686   6936  13031220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_HC12:BUART:pollcount_1\/main_0
Capture Clock  : \UART_HC12:BUART:pollcount_1\/clock_0
Path slack     : 13031475p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6682
-------------------------------------   ---- 
End-of-path arrival time (ps)           6682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031475  RISE       1
\UART_HC12:BUART:pollcount_1\/main_0        macrocell97   4742   6682  13031475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_HC12:BUART:pollcount_1\/main_1
Capture Clock  : \UART_HC12:BUART:pollcount_1\/clock_0
Path slack     : 13031480p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031480  RISE       1
\UART_HC12:BUART:pollcount_1\/main_1        macrocell97   4736   6676  13031480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_HC12:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_HC12:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031486p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6671
-------------------------------------   ---- 
End-of-path arrival time (ps)           6671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031475  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/main_0   macrocell95   4731   6671  13031486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_HC12:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_HC12:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031488p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6668
-------------------------------------   ---- 
End-of-path arrival time (ps)           6668
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031480  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/main_1   macrocell95   4728   6668  13031488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_HC12:BUART:rx_state_0\/main_5
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13031546p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030990  RISE       1
\UART_HC12:BUART:rx_state_0\/main_5         macrocell91   4671   6611  13031546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_HC12:BUART:rx_state_3\/main_5
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13031546p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6611
-------------------------------------   ---- 
End-of-path arrival time (ps)           6611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13030990  RISE       1
\UART_HC12:BUART:rx_state_3\/main_5         macrocell93   4671   6611  13031546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_HC12:BUART:rx_state_0\/main_7
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13031586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031023  RISE       1
\UART_HC12:BUART:rx_state_0\/main_7         macrocell91   4631   6571  13031586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_HC12:BUART:rx_state_3\/main_7
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13031586p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13031023  RISE       1
\UART_HC12:BUART:rx_state_3\/main_7         macrocell93   4631   6571  13031586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_HC12:BUART:txn\/main_5
Capture Clock  : \UART_HC12:BUART:txn\/clock_0
Path slack     : 13031740p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6416
-------------------------------------   ---- 
End-of-path arrival time (ps)           6416
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell14      0      0  RISE       1

Data path
pin name                                          model name      delay     AT     slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell14    190    190  13030871  RISE       1
\UART_HC12:BUART:txn\/main_5                      macrocell85      6226   6416  13031740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_0\/q
Path End       : \UART_HC12:BUART:rx_state_0\/main_1
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13031778p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_0\/q       macrocell91   1250   1250  13022896  RISE       1
\UART_HC12:BUART:rx_state_0\/main_1  macrocell91   5128   6378  13031778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_0\/q
Path End       : \UART_HC12:BUART:rx_state_3\/main_1
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13031778p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6378
-------------------------------------   ---- 
End-of-path arrival time (ps)           6378
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_0\/q       macrocell91   1250   1250  13022896  RISE       1
\UART_HC12:BUART:rx_state_3\/main_1  macrocell93   5128   6378  13031778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_HC12:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_HC12:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13031823p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6334
-------------------------------------   ---- 
End-of-path arrival time (ps)           6334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13031823  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/main_2   macrocell95   4394   6334  13031823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_bitclk_enable\/q
Path End       : \UART_HC12:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_HC12:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031869p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_bitclk_enable\/q          macrocell95      1250   1250  13031869  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell15   2538   3788  13031869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_2\/q
Path End       : \UART_HC12:BUART:rx_state_0\/main_4
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13032153p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_2\/q       macrocell94   1250   1250  13023271  RISE       1
\UART_HC12:BUART:rx_state_0\/main_4  macrocell91   4753   6003  13032153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_2\/q
Path End       : \UART_HC12:BUART:rx_state_3\/main_4
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13032153p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6003
-------------------------------------   ---- 
End-of-path arrival time (ps)           6003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_2\/q       macrocell94   1250   1250  13023271  RISE       1
\UART_HC12:BUART:rx_state_3\/main_4  macrocell93   4753   6003  13032153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:txn\/q
Path End       : \UART_HC12:BUART:txn\/main_0
Capture Clock  : \UART_HC12:BUART:txn\/clock_0
Path slack     : 13032176p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5981
-------------------------------------   ---- 
End-of-path arrival time (ps)           5981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:txn\/q       macrocell85   1250   1250  13032176  RISE       1
\UART_HC12:BUART:txn\/main_0  macrocell85   4731   5981  13032176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_3\/q
Path End       : \UART_HC12:BUART:rx_status_3\/main_3
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 13032256p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5900
-------------------------------------   ---- 
End-of-path arrival time (ps)           5900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_3\/q        macrocell93    1250   1250  13024264  RISE       1
\UART_HC12:BUART:rx_status_3\/main_3  macrocell100   4650   5900  13032256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_2\/q
Path End       : \UART_HC12:BUART:txn\/main_4
Capture Clock  : \UART_HC12:BUART:txn\/clock_0
Path slack     : 13032280p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5877
-------------------------------------   ---- 
End-of-path arrival time (ps)           5877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_2\/q  macrocell88   1250   1250  13020973  RISE       1
\UART_HC12:BUART:txn\/main_4    macrocell85   4627   5877  13032280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_HC12:BUART:rx_state_0\/main_6
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13032349p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032349  RISE       1
\UART_HC12:BUART:rx_state_0\/main_6         macrocell91   3868   5808  13032349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_HC12:BUART:rx_state_3\/main_6
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13032349p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5808
-------------------------------------   ---- 
End-of-path arrival time (ps)           5808
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032349  RISE       1
\UART_HC12:BUART:rx_state_3\/main_6         macrocell93   3868   5808  13032349  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13032361p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032349  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_6       macrocell92   3856   5796  13032361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_HC12:BUART:rx_state_2\/main_6
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13032361p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5796
-------------------------------------   ---- 
End-of-path arrival time (ps)           5796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13032349  RISE       1
\UART_HC12:BUART:rx_state_2\/main_6         macrocell94   3856   5796  13032361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_bitclk\/q
Path End       : \UART_HC12:BUART:txn\/main_6
Capture Clock  : \UART_HC12:BUART:txn\/clock_0
Path slack     : 13032571p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_bitclk\/clock_0                        macrocell89         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_bitclk\/q  macrocell89   1250   1250  13031098  RISE       1
\UART_HC12:BUART:txn\/main_6   macrocell85   4336   5586  13032571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:pollcount_0\/q
Path End       : \UART_HC12:BUART:pollcount_1\/main_4
Capture Clock  : \UART_HC12:BUART:pollcount_1\/clock_0
Path slack     : 13032605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:pollcount_0\/q       macrocell98   1250   1250  13027040  RISE       1
\UART_HC12:BUART:pollcount_1\/main_4  macrocell97   4301   5551  13032605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:pollcount_0\/q
Path End       : \UART_HC12:BUART:rx_status_3\/main_7
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 13032605p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5551
-------------------------------------   ---- 
End-of-path arrival time (ps)           5551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:pollcount_0\/q       macrocell98    1250   1250  13027040  RISE       1
\UART_HC12:BUART:rx_status_3\/main_7  macrocell100   4301   5551  13032605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_0\/q
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13033019p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_0\/q         macrocell91   1250   1250  13022896  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_1  macrocell92   3888   5138  13033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_0\/q
Path End       : \UART_HC12:BUART:rx_state_2\/main_1
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13033019p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5138
-------------------------------------   ---- 
End-of-path arrival time (ps)           5138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_0\/q       macrocell91   1250   1250  13022896  RISE       1
\UART_HC12:BUART:rx_state_2\/main_1  macrocell94   3888   5138  13033019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_3\/q
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13033117p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_3\/q         macrocell93   1250   1250  13024264  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_3  macrocell92   3790   5040  13033117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_3\/q
Path End       : \UART_HC12:BUART:rx_state_2\/main_3
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13033117p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5040
-------------------------------------   ---- 
End-of-path arrival time (ps)           5040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_3\/q       macrocell93   1250   1250  13024264  RISE       1
\UART_HC12:BUART:rx_state_2\/main_3  macrocell94   3790   5040  13033117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_HC12:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_HC12:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033127p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5030
-------------------------------------   ---- 
End-of-path arrival time (ps)           5030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_ctrl_mark_last\/clock_0                macrocell90         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_ctrl_mark_last\/q        macrocell90   1250   1250  13021053  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/main_0  macrocell96   3780   5030  13033127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_stop1_reg\/clock_0               macrocell96         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_3\/q
Path End       : \UART_HC12:BUART:rx_state_0\/main_3
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13033147p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_3\/q       macrocell93   1250   1250  13024264  RISE       1
\UART_HC12:BUART:rx_state_0\/main_3  macrocell91   3760   5010  13033147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_state_3\/q
Path End       : \UART_HC12:BUART:rx_state_3\/main_3
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13033147p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5010
-------------------------------------   ---- 
End-of-path arrival time (ps)           5010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_state_3\/q       macrocell93   1250   1250  13024264  RISE       1
\UART_HC12:BUART:rx_state_3\/main_3  macrocell93   3760   5010  13033147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_load_fifo\/q
Path End       : \UART_HC12:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_HC12:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13033226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5311
-------------------------------------   ---- 
End-of-path arrival time (ps)           5311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_load_fifo\/q            macrocell92      1250   1250  13027610  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/f0_load  datapathcell15   4061   5311  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxShifter:u0\/clock                   datapathcell15      0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_HC12:BUART:pollcount_0\/main_0
Capture Clock  : \UART_HC12:BUART:pollcount_0\/clock_0
Path slack     : 13033282p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13031475  RISE       1
\UART_HC12:BUART:pollcount_0\/main_0        macrocell98   2934   4874  13033282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_HC12:BUART:pollcount_0\/main_1
Capture Clock  : \UART_HC12:BUART:pollcount_0\/clock_0
Path slack     : 13033289p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4868
-------------------------------------   ---- 
End-of-path arrival time (ps)           4868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13031480  RISE       1
\UART_HC12:BUART:pollcount_0\/main_1        macrocell98   2928   4868  13033289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_bitclk_enable\/q
Path End       : \UART_HC12:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_HC12:BUART:rx_load_fifo\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_bitclk_enable\/q   macrocell95   1250   1250  13031869  RISE       1
\UART_HC12:BUART:rx_load_fifo\/main_2  macrocell92   3610   4860  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_load_fifo\/clock_0                     macrocell92         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_bitclk_enable\/q
Path End       : \UART_HC12:BUART:rx_state_2\/main_2
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13033296p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4860
-------------------------------------   ---- 
End-of-path arrival time (ps)           4860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_bitclk_enable\/q  macrocell95   1250   1250  13031869  RISE       1
\UART_HC12:BUART:rx_state_2\/main_2   macrocell94   3610   4860  13033296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_bitclk_enable\/q
Path End       : \UART_HC12:BUART:rx_state_0\/main_2
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13033315p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_bitclk_enable\/q  macrocell95   1250   1250  13031869  RISE       1
\UART_HC12:BUART:rx_state_0\/main_2   macrocell91   3592   4842  13033315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_bitclk_enable\/q
Path End       : \UART_HC12:BUART:rx_state_3\/main_2
Capture Clock  : \UART_HC12:BUART:rx_state_3\/clock_0
Path slack     : 13033315p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4842
-------------------------------------   ---- 
End-of-path arrival time (ps)           4842
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_bitclk_enable\/q  macrocell95   1250   1250  13031869  RISE       1
\UART_HC12:BUART:rx_state_3\/main_2   macrocell93   3592   4842  13033315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_3\/clock_0                       macrocell93         0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_1\/q
Path End       : \UART_HC12:BUART:txn\/main_1
Capture Clock  : \UART_HC12:BUART:txn\/clock_0
Path slack     : 13033327p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_1\/q  macrocell86   1250   1250  13021621  RISE       1
\UART_HC12:BUART:txn\/main_1    macrocell85   3580   4830  13033327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_0\/q
Path End       : \UART_HC12:BUART:txn\/main_2
Capture Clock  : \UART_HC12:BUART:txn\/clock_0
Path slack     : 13033473p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_0\/q  macrocell87   1250   1250  13021773  RISE       1
\UART_HC12:BUART:txn\/main_2    macrocell85   3434   4684  13033473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:txn\/clock_0                              macrocell85         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:pollcount_0\/q
Path End       : \UART_HC12:BUART:rx_state_0\/main_10
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13033496p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:pollcount_0\/q       macrocell98   1250   1250  13027040  RISE       1
\UART_HC12:BUART:rx_state_0\/main_10  macrocell91   3411   4661  13033496  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_2\/q
Path End       : \UART_HC12:BUART:tx_state_0\/main_4
Capture Clock  : \UART_HC12:BUART:tx_state_0\/clock_0
Path slack     : 13033578p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4578
-------------------------------------   ---- 
End-of-path arrival time (ps)           4578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_2\/q       macrocell88   1250   1250  13020973  RISE       1
\UART_HC12:BUART:tx_state_0\/main_4  macrocell87   3328   4578  13033578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:pollcount_1\/q
Path End       : \UART_HC12:BUART:rx_state_0\/main_8
Capture Clock  : \UART_HC12:BUART:rx_state_0\/clock_0
Path slack     : 13033757p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:pollcount_1\/q      macrocell97   1250   1250  13029089  RISE       1
\UART_HC12:BUART:rx_state_0\/main_8  macrocell91   3150   4400  13033757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_0\/clock_0                       macrocell91         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_2\/q
Path End       : \UART_HC12:BUART:tx_state_1\/main_3
Capture Clock  : \UART_HC12:BUART:tx_state_1\/clock_0
Path slack     : 13033831p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_2\/q       macrocell88   1250   1250  13020973  RISE       1
\UART_HC12:BUART:tx_state_1\/main_3  macrocell86   3076   4326  13033831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_2\/q
Path End       : \UART_HC12:BUART:tx_state_2\/main_3
Capture Clock  : \UART_HC12:BUART:tx_state_2\/clock_0
Path slack     : 13033831p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_2\/q       macrocell88   1250   1250  13020973  RISE       1
\UART_HC12:BUART:tx_state_2\/main_3  macrocell88   3076   4326  13033831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_status_3\/q
Path End       : \UART_HC12:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_HC12:BUART:sRX:RxSts\/clock
Path slack     : 13033902p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7265
-------------------------------------   ---- 
End-of-path arrival time (ps)           7265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1

Data path
pin name                              model name     delay     AT     slack  edge  Fanout
------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_status_3\/q       macrocell100    1250   1250  13033902  RISE       1
\UART_HC12:BUART:sRX:RxSts\/status_3  statusicell11   6015   7265  13033902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:sRX:RxSts\/clock                          statusicell11       0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_last\/q
Path End       : \UART_HC12:BUART:rx_state_2\/main_9
Capture Clock  : \UART_HC12:BUART:rx_state_2\/clock_0
Path slack     : 13034053p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4103
-------------------------------------   ---- 
End-of-path arrival time (ps)           4103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_last\/clock_0                          macrocell101        0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_last\/q          macrocell101   1250   1250  13034053  RISE       1
\UART_HC12:BUART:rx_state_2\/main_9  macrocell94    2853   4103  13034053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_state_2\/clock_0                       macrocell94         0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_1\/q
Path End       : \UART_HC12:BUART:tx_state_1\/main_0
Capture Clock  : \UART_HC12:BUART:tx_state_1\/clock_0
Path slack     : 13034209p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_1\/q       macrocell86   1250   1250  13021621  RISE       1
\UART_HC12:BUART:tx_state_1\/main_0  macrocell86   2698   3948  13034209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_1\/q
Path End       : \UART_HC12:BUART:tx_state_2\/main_0
Capture Clock  : \UART_HC12:BUART:tx_state_2\/clock_0
Path slack     : 13034209p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3948
-------------------------------------   ---- 
End-of-path arrival time (ps)           3948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_1\/q       macrocell86   1250   1250  13021621  RISE       1
\UART_HC12:BUART:tx_state_2\/main_0  macrocell88   2698   3948  13034209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_1\/q
Path End       : \UART_HC12:BUART:tx_state_0\/main_0
Capture Clock  : \UART_HC12:BUART:tx_state_0\/clock_0
Path slack     : 13034226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3930
-------------------------------------   ---- 
End-of-path arrival time (ps)           3930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_1\/q       macrocell86   1250   1250  13021621  RISE       1
\UART_HC12:BUART:tx_state_0\/main_0  macrocell87   2680   3930  13034226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:pollcount_0\/q
Path End       : \UART_HC12:BUART:pollcount_0\/main_3
Capture Clock  : \UART_HC12:BUART:pollcount_0\/clock_0
Path slack     : 13034298p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3859
-------------------------------------   ---- 
End-of-path arrival time (ps)           3859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:pollcount_0\/q       macrocell98   1250   1250  13027040  RISE       1
\UART_HC12:BUART:pollcount_0\/main_3  macrocell98   2609   3859  13034298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_0\/clock_0                      macrocell98         0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_0\/q
Path End       : \UART_HC12:BUART:tx_state_1\/main_1
Capture Clock  : \UART_HC12:BUART:tx_state_1\/clock_0
Path slack     : 13034370p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_0\/q       macrocell87   1250   1250  13021773  RISE       1
\UART_HC12:BUART:tx_state_1\/main_1  macrocell86   2537   3787  13034370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_1\/clock_0                       macrocell86         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_0\/q
Path End       : \UART_HC12:BUART:tx_state_2\/main_1
Capture Clock  : \UART_HC12:BUART:tx_state_2\/clock_0
Path slack     : 13034370p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_0\/q       macrocell87   1250   1250  13021773  RISE       1
\UART_HC12:BUART:tx_state_2\/main_1  macrocell88   2537   3787  13034370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_2\/clock_0                       macrocell88         0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:rx_bitclk_enable\/q
Path End       : \UART_HC12:BUART:rx_status_3\/main_2
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 13034376p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3781
-------------------------------------   ---- 
End-of-path arrival time (ps)           3781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_bitclk_enable\/clock_0                 macrocell95         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:rx_bitclk_enable\/q  macrocell95    1250   1250  13031869  RISE       1
\UART_HC12:BUART:rx_status_3\/main_2  macrocell100   2531   3781  13034376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:tx_state_0\/q
Path End       : \UART_HC12:BUART:tx_state_0\/main_1
Capture Clock  : \UART_HC12:BUART:tx_state_0\/clock_0
Path slack     : 13034379p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3778
-------------------------------------   ---- 
End-of-path arrival time (ps)           3778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:tx_state_0\/q       macrocell87   1250   1250  13021773  RISE       1
\UART_HC12:BUART:tx_state_0\/main_1  macrocell87   2528   3778  13034379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:tx_state_0\/clock_0                       macrocell87         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:pollcount_1\/q
Path End       : \UART_HC12:BUART:pollcount_1\/main_2
Capture Clock  : \UART_HC12:BUART:pollcount_1\/clock_0
Path slack     : 13034654p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_HC12:BUART:pollcount_1\/q       macrocell97   1250   1250  13029089  RISE       1
\UART_HC12:BUART:pollcount_1\/main_2  macrocell97   2253   3503  13034654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_HC12:BUART:pollcount_1\/q
Path End       : \UART_HC12:BUART:rx_status_3\/main_5
Capture Clock  : \UART_HC12:BUART:rx_status_3\/clock_0
Path slack     : 13034654p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (UART_HC12_IntClock:R#1 vs. UART_HC12_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:pollcount_1\/clock_0                      macrocell97         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_HC12:BUART:pollcount_1\/q       macrocell97    1250   1250  13029089  RISE       1
\UART_HC12:BUART:rx_status_3\/main_5  macrocell100   2253   3503  13034654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_HC12:BUART:rx_status_3\/clock_0                      macrocell100        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:count_stored_i\/q
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/ci
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 999974537p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21233
-------------------------------------   ----- 
End-of-path arrival time (ps)           21233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:count_stored_i\/clock_0       macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:count_stored_i\/q             macrocell61     1250   1250  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/main_1          macrocell11     2905   4155  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/q               macrocell11     3350   7505  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   5299  12803  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  17933  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  17933  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/co_msb     datapathcell7   3300  21233  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ci         datapathcell8      0  21233  999974537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock      datapathcell8       0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:count_stored_i\/q
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u1\/ci
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 999977837p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17933
-------------------------------------   ----- 
End-of-path arrival time (ps)           17933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:count_stored_i\/clock_0       macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:count_stored_i\/q             macrocell61     1250   1250  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/main_1          macrocell11     2905   4155  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/q               macrocell11     3350   7505  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   5299  12803  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/co_msb     datapathcell6   5130  17933  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ci         datapathcell7      0  17933  999977837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/clock      datapathcell7       0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:count_stored_i\/q
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/cs_addr_1
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 999980942p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6190
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12868
-------------------------------------   ----- 
End-of-path arrival time (ps)           12868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:count_stored_i\/clock_0       macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:count_stored_i\/q             macrocell61     1250   1250  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/main_1          macrocell11     2905   4155  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/q               macrocell11     3350   7505  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/cs_addr_1  datapathcell8   5363  12868  999980942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock      datapathcell8       0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:count_stored_i\/q
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_1
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 999981007p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6190
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12803
-------------------------------------   ----- 
End-of-path arrival time (ps)           12803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:count_stored_i\/clock_0       macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:count_stored_i\/q             macrocell61     1250   1250  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/main_1          macrocell11     2905   4155  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/q               macrocell11     3350   7505  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_1  datapathcell6   5299  12803  999981007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:count_stored_i\/q
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u1\/cs_addr_1
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 999981941p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6190
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11869
-------------------------------------   ----- 
End-of-path arrival time (ps)           11869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:count_stored_i\/clock_0       macrocell61         0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:count_stored_i\/q             macrocell61     1250   1250  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/main_1          macrocell11     2905   4155  999974537  RISE       1
\Counter_Duration:CounterUDB:count_enable\/q               macrocell11     3350   7505  999974537  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/cs_addr_1  datapathcell7   4364  11869  999981941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/clock      datapathcell7       0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_0
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock
Path slack     : 999984346p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6190
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9464
-------------------------------------   ---- 
End-of-path arrival time (ps)           9464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell6   1240   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell7      0   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell7   1210   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell8      0   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell8   2270   4720  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cs_addr_0  datapathcell6   4744   9464  999984346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/cs_addr_0
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock
Path slack     : 999984462p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6190
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9348
-------------------------------------   ---- 
End-of-path arrival time (ps)           9348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell6   1240   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell7      0   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell7   1210   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell8      0   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell8   2270   4720  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/cs_addr_0  datapathcell8   4628   9348  999984462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/clock      datapathcell8       0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Counter_Duration:CounterUDB:sC24:counterdp:u1\/cs_addr_0
Capture Clock  : \Counter_Duration:CounterUDB:sC24:counterdp:u1\/clock
Path slack     : 999985004p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6190
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993810

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8806
-------------------------------------   ---- 
End-of-path arrival time (ps)           8806
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                   model name     delay     AT      slack  edge  Fanout
---------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0        datapathcell6   1240   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0i       datapathcell7      0   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0        datapathcell7   1210   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0i       datapathcell8      0   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0_comb   datapathcell8   2270   4720  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/cs_addr_0  datapathcell7   4086   8806  999985004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/clock      datapathcell7       0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Counter_Duration:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Counter_Duration:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999985835p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13665
-------------------------------------   ----- 
End-of-path arrival time (ps)           13665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell6   1240   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell7      0   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell7   1210   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell8      0   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell8   2270   4720  999977876  RISE       1
\Counter_Duration:CounterUDB:status_2\/main_0             macrocell10     3280   8000  999985835  RISE       1
\Counter_Duration:CounterUDB:status_2\/q                  macrocell10     3350  11350  999985835  RISE       1
\Counter_Duration:CounterUDB:sSTSReg:stsreg\/status_2     statusicell5    2315  13665  999985835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Counter_Duration:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Counter_Duration:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999986362p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13138
-------------------------------------   ----- 
End-of-path arrival time (ps)           13138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell6   1600   1600  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell7      0   1600  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell7   1280   2880  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell8      0   2880  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell8   2270   5150  999986362  RISE       1
\Counter_Duration:CounterUDB:status_0\/main_0             macrocell9      2326   7476  999986362  RISE       1
\Counter_Duration:CounterUDB:status_0\/q                  macrocell9      3350  10826  999986362  RISE       1
\Counter_Duration:CounterUDB:sSTSReg:stsreg\/status_0     statusicell5    2312  13138  999986362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0
Path End       : \Counter_Duration:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Counter_Duration:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 999987039p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9451
-------------------------------------   ---- 
End-of-path arrival time (ps)           9451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/ce0       datapathcell6   1240   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0i      datapathcell7      0   1240  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/ce0       datapathcell7   1210   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0i      datapathcell8      0   2450  999977876  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/ce0_comb  datapathcell8   2270   4720  999977876  RISE       1
\Counter_Duration:CounterUDB:overflow_reg_i\/main_0       macrocell59     4731   9451  999987039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:overflow_reg_i\/clock_0       macrocell59         0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/cl1
Path End       : \Counter_Duration:CounterUDB:prevCompare\/main_0
Capture Clock  : \Counter_Duration:CounterUDB:prevCompare\/clock_0
Path slack     : 999987403p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9087
-------------------------------------   ---- 
End-of-path arrival time (ps)           9087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT      slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/cl1       datapathcell6   1600   1600  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/cl1i      datapathcell7      0   1600  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/cl1       datapathcell7   1280   2880  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/cl1i      datapathcell8      0   2880  999986362  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/cl1_comb  datapathcell8   2270   5150  999986362  RISE       1
\Counter_Duration:CounterUDB:prevCompare\/main_0          macrocell60     3937   9087  999987403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:prevCompare\/clock_0          macrocell60         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Counter_Duration:CounterUDB:sC24:counterdp:u0\/z0
Path End       : \Counter_Duration:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Counter_Duration:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 999988768p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10732
-------------------------------------   ----- 
End-of-path arrival time (ps)           10732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/clock      datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\Counter_Duration:CounterUDB:sC24:counterdp:u0\/z0       datapathcell6    760    760  999988768  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/z0i      datapathcell7      0    760  999988768  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u1\/z0       datapathcell7   1210   1970  999988768  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/z0i      datapathcell8      0   1970  999988768  RISE       1
\Counter_Duration:CounterUDB:sC24:counterdp:u2\/z0_comb  datapathcell8   2740   4710  999988768  RISE       1
\Counter_Duration:CounterUDB:sSTSReg:stsreg\/status_1    statusicell5    6022  10732  999988768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Counter_Duration:CounterUDB:sSTSReg:stsreg\/clock         statusicell5        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

