<?xml version="1.0"?>
<ROOT>
	<FUNCTION_INFORMATION>
		<VHDL_LIBRARY NAME="altera_mf.altera_mf_components" />
	</FUNCTION_INFORMATION>
	<PARAMETERS>
		<PARAMETER NAME="NUMBER_OF_CHANNELS" TYPE="INTEGER" />
		<PARAMETER NAME="INCLOCK_BOOST" TYPE="INTEGER" DEFAULT_VALUE="deserialization_factor" />
		<PARAMETER NAME="DESERIALIZATION_FACTOR" TYPE="INTEGER" />
		<PARAMETER NAME="INCLOCK_PERIOD" TYPE="INTEGER" />
		<PARAMETER NAME="INTENDED_DEVICE_FAMILY" TYPE="STRING" VALUE="MERCURY" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="BYPASS_FIFO" TYPE="STRING" VALUE="OFF" DEFAULT_VALUE_INDEX="0" />
		<PARAMETER NAME="LPM_HINT" TYPE="STRING" VALUE="UNUSED" />
		<PARAMETER NAME="LPM_TYPE" TYPE="STRING" VALUE="altcdr_tx" />
	</PARAMETERS>
	<PORTS>
		<PORT NAME="tx_in" TYPE="INPUT" WIDTH="DESERIALIZATION_FACTOR*NUMBER_OF_CHANNELS" />
		<PORT NAME="tx_aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="tx_fifo_wren" TYPE="INPUT" WIDTH="NUMBER_OF_CHANNELS" DEFAULT_VALUE="1" />
		<PORT NAME="tx_inclock" TYPE="INPUT" />
		<PORT NAME="tx_pll_aclr" TYPE="INPUT" DEFAULT_VALUE="0" />
		<PORT NAME="tx_coreclock" TYPE="INPUT" />
		<PORT NAME="tx_outclock" TYPE="OUTPUT" />
		<PORT NAME="tx_pll_locked" TYPE="OUTPUT" />
		<PORT NAME="tx_full" TYPE="OUTPUT" WIDTH="NUMBER_OF_CHANNELS" />
		<PORT NAME="tx_out" TYPE="OUTPUT" WIDTH="NUMBER_OF_CHANNELS" />
		<PORT NAME="tx_empty" TYPE="OUTPUT" WIDTH="NUMBER_OF_CHANNELS" />
	</PORTS>
</ROOT>
