
---------- Begin Simulation Statistics ----------
final_tick                               1033543123000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58691                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701624                       # Number of bytes of host memory used
host_op_rate                                    58883                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18841.97                       # Real time elapsed on the host
host_tick_rate                               54853236                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105852193                       # Number of instructions simulated
sim_ops                                    1109477562                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033543                       # Number of seconds simulated
sim_ticks                                1033543123000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.977779                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143384347                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           162977912                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12791130                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        226020370                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          18193174                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       18461331                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          268157                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287474498                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1863853                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811469                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8496239                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260688492                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26077441                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441386                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       80510054                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050765420                       # Number of instructions committed
system.cpu0.commit.committedOps            1052579413                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1923302430                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547277                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277992                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1401271247     72.86%     72.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    307911143     16.01%     88.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82227043      4.28%     93.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     75913247      3.95%     97.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     17328756      0.90%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5063718      0.26%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3347544      0.17%     98.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4162291      0.22%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26077441      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1923302430                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20857319                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015955817                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326222886                       # Number of loads committed
system.cpu0.commit.membars                    3625351                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625357      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583916966     55.47%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030359      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811037      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328034347     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127161297     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052579413                       # Class of committed instruction
system.cpu0.commit.refs                     455195672                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050765420                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052579413                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.963218                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.963218                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            306025043                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4306048                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141362110                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1157534770                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               834175126                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                784149343                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8509403                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12989662                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5472453                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287474498                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                207332953                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1109820295                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3182107                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1187777513                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          395                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25608710                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139356                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         815706195                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161577521                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.575785                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1938331368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.615296                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.922458                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1114389152     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               604426145     31.18%     88.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               114754954      5.92%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                80064143      4.13%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14143659      0.73%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5317838      0.27%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1396499      0.07%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3734885      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  104093      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1938331368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       48                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      124550716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8591087                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               269243049                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.530332                       # Inst execution rate
system.cpu0.iew.exec_refs                   476681418                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 132848175                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              256904951                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            355612706                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3585895                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4465470                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           137483621                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1133074089                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            343833243                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7300488                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1094012221                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2141291                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3322203                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8509403                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7451081                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       102491                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15256111                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41448                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13602                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4215939                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29389820                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      8510835                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13602                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1170905                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7420182                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                459467782                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1085731165                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.880770                       # average fanout of values written-back
system.cpu0.iew.wb_producers                404685486                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.526318                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1085812499                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1339419483                       # number of integer regfile reads
system.cpu0.int_regfile_writes              691548717                       # number of integer regfile writes
system.cpu0.ipc                              0.509368                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.509368                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626897      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            607516666     55.16%     55.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8035859      0.73%     56.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811524      0.16%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.39% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           349012918     31.69%     88.08% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          131308790     11.92%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            26      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1101312710                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     58                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                114                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           54                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                62                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2332109                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002118                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 399421     17.13%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1725613     73.99%     91.12% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               207073      8.88%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1100017864                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4143418560                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1085731111                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1213581305                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1122323326                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1101312710                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10750763                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       80494672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           129778                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5309377                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     48645392                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1938331368                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568176                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799823                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1132414288     58.42%     58.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          575061946     29.67%     88.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          181656137      9.37%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38078469      1.96%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8803286      0.45%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1067979      0.06%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             742316      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             359428      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             147519      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1938331368                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.533871                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         28518455                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4669233                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           355612706                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          137483621                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1503                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2062882084                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4206661                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              275721732                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670619234                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10390308                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               844817797                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               9128472                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29846                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1399376837                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1144849934                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          733930507                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                777576749                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11447326                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8509403                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             31582186                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                63311268                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               50                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1399376787                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        123501                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4699                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 21443763                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4653                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3030295398                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2281227391                       # The number of ROB writes
system.cpu0.timesIdled                       26892130                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1470                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.742251                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9672452                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10318135                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1889550                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         19072034                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            315057                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         620304                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          305247                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20891975                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4659                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1109260                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204385                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1273138                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434266                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22019896                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55086773                       # Number of instructions committed
system.cpu1.commit.committedOps              56898149                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    324950424                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.175098                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.824603                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    301329370     92.73%     92.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11756273      3.62%     96.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3893349      1.20%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3679970      1.13%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       910347      0.28%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       302243      0.09%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1662577      0.51%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       143157      0.04%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1273138      0.39%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    324950424                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502780                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52983810                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127481                       # Number of loads committed
system.cpu1.commit.membars                    3622521                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622521      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32017983     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938678     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3318826      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56898149                       # Class of committed instruction
system.cpu1.commit.refs                      21257516                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55086773                       # Number of Instructions Simulated
system.cpu1.committedOps                     56898149                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.966969                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.966969                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            281838173                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               787008                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8666536                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86735046                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                13034580                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28096050                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1109765                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1142787                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4374746                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20891975                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 13068194                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    312147975                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                83348                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     101516479                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3780110                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.063559                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          14415283                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9987509                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.308841                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         328453314                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.321160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.831530                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               268905726     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                32825982      9.99%     91.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15780913      4.80%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6362276      1.94%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1487970      0.45%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2493505      0.76%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  589874      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3915      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3153      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           328453314                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         247736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1171337                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14693124                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195587                       # Inst execution rate
system.cpu1.iew.exec_refs                    22477069                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5212742                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              244337565                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22497711                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2712371                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1726362                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7084674                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78909628                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17264327                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           818368                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64289499                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1701079                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2336099                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1109765                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6156557                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20264                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          316657                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         8380                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          576                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2782                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6370230                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1954639                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           576                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202559                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        968778                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36880990                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63882038                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.851875                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31418004                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194347                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63896986                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80325497                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42458298                       # number of integer regfile writes
system.cpu1.ipc                              0.167589                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167589                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622623      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38847798     59.67%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19224215     29.53%     94.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3413088      5.24%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65107867                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1920613                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029499                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 341449     17.78%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1427605     74.33%     92.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               151557      7.89%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63405843                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         460709159                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63882026                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100921534                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70773501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65107867                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8136127                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22011478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           119524                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2701861                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14857536                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    328453314                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.198226                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655825                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          288204900     87.75%     87.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26952281      8.21%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6959881      2.12%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2915742      0.89%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2438693      0.74%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             366716      0.11%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             448691      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123180      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              43230      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      328453314                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.198076                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16085349                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1944801                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22497711                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7084674                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       328701050                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1738377106                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              262201447                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38001916                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10748524                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                15414898                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1280229                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                18171                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102065289                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              82975325                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55854465                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 28298967                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8133237                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1109765                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21399200                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17852549                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102065277                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29037                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22559199                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           595                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402595136                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161344186                       # The number of ROB writes
system.cpu1.timesIdled                           8098                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2886510                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                12913                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3000050                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10216022                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5840226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11646635                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       174284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36100                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58471720                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3834314                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116945588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3870414                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3397415                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2760265                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3046035                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              351                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2442172                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2442168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3397415                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           139                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17486218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17486218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    550390272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               550390272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              520                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5840335                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5840335    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5840335                       # Request fanout histogram
system.membus.respLayer1.occupancy        30694672853                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         24352753555                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       420666600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   452121156.591958                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        89000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1029821500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1031439790000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2103333000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    175744474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       175744474                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    175744474                       # number of overall hits
system.cpu0.icache.overall_hits::total      175744474                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31588479                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31588479                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31588479                       # number of overall misses
system.cpu0.icache.overall_misses::total     31588479                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 411528801497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 411528801497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 411528801497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 411528801497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    207332953                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    207332953                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    207332953                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    207332953                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.152356                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.152356                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.152356                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.152356                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13027.813131                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13027.813131                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13027.813131                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13027.813131                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1808                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.864865                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29794293                       # number of writebacks
system.cpu0.icache.writebacks::total         29794293                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1794152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1794152                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1794152                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1794152                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29794327                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29794327                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29794327                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29794327                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 364990081499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 364990081499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 364990081499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 364990081499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143703                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143703                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143703                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143703                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12250.321395                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12250.321395                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12250.321395                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12250.321395                       # average overall mshr miss latency
system.cpu0.icache.replacements              29794293                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    175744474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      175744474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31588479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31588479                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 411528801497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 411528801497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    207332953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    207332953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.152356                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.152356                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13027.813131                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13027.813131                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1794152                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1794152                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29794327                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29794327                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 364990081499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 364990081499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143703                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143703                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12250.321395                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12250.321395                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999944                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          205538634                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29794293                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.898591                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999944                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        444460231                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       444460231                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    412054474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       412054474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    412054474                       # number of overall hits
system.cpu0.dcache.overall_hits::total      412054474                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39061247                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39061247                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39061247                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39061247                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 972572684010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 972572684010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 972572684010                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 972572684010                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    451115721                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    451115721                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    451115721                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    451115721                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.086588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.086588                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086588                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24898.659380                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24898.659380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24898.659380                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24898.659380                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5575297                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       298061                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           117117                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4203                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    47.604507                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.916250                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     26878479                       # number of writebacks
system.cpu0.dcache.writebacks::total         26878479                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     12930660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12930660                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     12930660                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12930660                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     26130587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     26130587                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     26130587                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     26130587                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 454318358433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 454318358433                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 454318358433                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 454318358433                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057924                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057924                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057924                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057924                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17386.458193                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17386.458193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17386.458193                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17386.458193                       # average overall mshr miss latency
system.cpu0.dcache.replacements              26878479                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    292024891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      292024891                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31932603                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31932603                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 662962802500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 662962802500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    323957494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    323957494                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.098570                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.098570                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20761.314150                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20761.314150                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8727341                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8727341                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     23205262                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     23205262                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 351741246000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 351741246000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.071631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.071631                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15157.822652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15157.822652                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    120029583                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     120029583                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7128644                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7128644                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 309609881510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 309609881510                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127158227                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127158227                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.056061                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056061                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43431.805756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43431.805756                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4203319                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4203319                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2925325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2925325                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102577112433                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102577112433                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35065.202134                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35065.202134                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1779                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1382                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8477500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8477500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3161                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.437203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.437203                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6134.225760                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6134.225760                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1363                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1363                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1299500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006011                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68394.736842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68394.736842                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2943                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       732500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       732500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3090                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3090                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047573                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047573                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4982.993197                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4982.993197                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       585500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       585500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.047573                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.047573                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3982.993197                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3982.993197                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1054091                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1054091                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       757378                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       757378                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  65576508500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  65576508500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811469                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.418102                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.418102                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86583.593001                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86583.593001                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       757378                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       757378                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  64819130500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  64819130500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.418102                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.418102                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85583.593001                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85583.593001                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987735                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          439999668                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         26887721                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.364335                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987735                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999617                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        932754635                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       932754635                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29738338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            24751542                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9374                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              331704                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54830958                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29738338                       # number of overall hits
system.l2.overall_hits::.cpu0.data           24751542                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9374                       # number of overall hits
system.l2.overall_hits::.cpu1.data             331704                       # number of overall hits
system.l2.overall_hits::total                54830958                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             55988                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2126109                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1447595                       # number of demand (read+write) misses
system.l2.demand_misses::total                3631487                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            55988                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2126109                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1795                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1447595                       # number of overall misses
system.l2.overall_misses::total               3631487                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4741494000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 203087797482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    158421500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 145060323499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     353048036481                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4741494000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 203087797482                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    158421500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 145060323499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    353048036481                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29794326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        26877651                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1779299                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58462445                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29794326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       26877651                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1779299                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58462445                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.001879                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079103                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.160713                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.813576                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062117                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.001879                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079103                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.160713                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.813576                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062117                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84687.683075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95520.877566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88257.103064                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100207.809159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97218.587449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84687.683075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95520.877566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88257.103064                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100207.809159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97218.587449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               7193                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       151                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      47.635762                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1884903                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2760265                       # number of writebacks
system.l2.writebacks::total                   2760265                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          71105                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          33456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              104611                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         71105                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         33456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             104611                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        55980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2055004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1414139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3526876                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        55980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2055004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1414139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2334509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5861385                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4181434000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 177317336489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    138645500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 127837281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 309474696989                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4181434000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 177317336489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    138645500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 127837281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 189261543138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 498736240127                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.001879                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076458                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.156952                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.794773                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060327                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.001879                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076458                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.156952                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.794773                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100259                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74695.141122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86285.640558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 79090.416429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90399.374460                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87747.541164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74695.141122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86285.640558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 79090.416429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90399.374460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 81071.241592                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85088.462902                       # average overall mshr miss latency
system.l2.replacements                        9647221                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6464649                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6464649                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6464649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6464649                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51836164                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51836164                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     51836164                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51836164                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2334509                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2334509                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 189261543138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 189261543138                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 81071.241592                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 81071.241592                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            54                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.806452                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.908046                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3925.925926                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         1220                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3069.620253                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           54                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1082500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       494500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1577000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.964286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.806452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.908046                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20046.296296                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19780                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19962.025316                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       160500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       259500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19800                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20062.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19961.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2258573                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           128870                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2387443                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1417138                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1101946                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2519084                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 136971433490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110358051000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  247329484490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3675711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1230816                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4906527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.385541                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.895297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.513415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96653.560550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100148.329410                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98182.309320                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51760                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26948                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            78708                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1365378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1074998                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2440376                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 119023660497                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  96868962001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 215892622498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.371460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.873403                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.497373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87172.680750                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90110.829975                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88466.950379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29738338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29747712                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        55988                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            57783                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4741494000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    158421500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4899915500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29794326                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29805495                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.001879                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.160713                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.001939                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84687.683075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88257.103064                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84798.565322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            50                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        55980                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1753                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        57733                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4181434000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    138645500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4320079500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.001879                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.156952                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.001937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74695.141122                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 79090.416429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74828.598895                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     22492969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       202834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          22695803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       708971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       345649                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1054620                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  66116363992                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  34702272499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100818636491                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     23201940                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       548483                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      23750423                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.630191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93256.796106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100397.433521                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95597.121704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        19345                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         6508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        25853                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       689626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       339141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1028767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  58293675992                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  30968318999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  89261994991                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.618325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.043316                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84529.405782                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91313.993292                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86765.997540                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           40                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                41                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          168                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             180                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2802000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        55000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2857000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          208                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           221                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.807692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.923077                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.814480                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16678.571429                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  4583.333333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15872.222222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           40                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           42                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          128                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          138                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2506999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       194000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2700999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.615385                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.624434                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19585.929688                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19400                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19572.456522                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   118967499                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9647303                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.331685                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.417349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.693592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.933211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.669398                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.281701                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490896                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.073337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.238777                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.187500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 943755999                       # Number of tag accesses
system.l2.tags.data_accesses                943755999                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3582656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     131589760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      90551360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    147897344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          373733312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3582656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3694848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    176656960                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       176656960                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          55979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2056090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1414865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2310896                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5839583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2760265                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2760265                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3466383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        127319080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           108551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87612561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    143097410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361603985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3466383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       108551                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3574934                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      170923647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            170923647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      170923647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3466383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       127319080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          108551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87612561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    143097410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            532527632                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2718875.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     55979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2000123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1394004.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2307240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007051221752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       166783                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       166783                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            12888541                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2557947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5839583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2760265                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5839583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2760265                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  80484                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 41390                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            283308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            292648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            281151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            320508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            647135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            369299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            411330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            394148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            366668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            432973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           381412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           345762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           302631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           305772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           337750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           286604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            146205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            134618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            136403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            128899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            153137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            215815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            195117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            238618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           210228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           184953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           155158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           178642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           139615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 172103100009                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                28795495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            280086206259                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29883.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48633.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3794641                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598270                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5839583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2760265                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2120435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1346501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  637429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  500900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  422258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  210039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  143588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  119344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   86050                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  39933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  32397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  69936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 140138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 177508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 178160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 178978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 182039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 191507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 180706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 178385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 170381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 169766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 170884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3085025                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.877649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   112.175390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.648564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1889264     61.24%     61.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       542744     17.59%     78.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       259112      8.40%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       149311      4.84%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56988      1.85%     93.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        33523      1.09%     95.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19367      0.63%     95.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15644      0.51%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       119072      3.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3085025                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       166783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.530228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.085669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.492439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       166782    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        166783                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       166783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.301715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.281360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.855983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           145353     87.15%     87.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2411      1.45%     88.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12375      7.42%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4454      2.67%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1488      0.89%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              470      0.28%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              160      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        166783                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              368582336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5150976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174006336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               373733312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            176656960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       356.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    170.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1033543019000                       # Total gap between requests
system.mem_ctrls.avgGap                     120181.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3582656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    128007872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89216256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    147663360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174006336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3466382.698770083021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 123853440.801231086254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 108550.864984082524                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86320787.216925829649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 142871019.809397906065                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168359047.753056347370                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        55979                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2056090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1414865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2310896                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2760265                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1863993069                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  92635039395                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     65450016                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69263371781                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 116258351998                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24617889752292                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33298.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45053.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37336.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48954.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50308.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8918668.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11210371200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5958430830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19703344080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7595517600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     81586698960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     185075911740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     241027160160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       552157434570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.237442                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 624556222963                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34512140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 374474760037                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10816792980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5749239045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         21416622780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6596874180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     81586698960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     310930820760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     135044078880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       572141127585                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.572575                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 347766175054                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34512140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 651264807946                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9986707074.712645                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   46294202223.781082                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 346049759500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   164699607500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 868843515500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     13055518                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13055518                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     13055518                       # number of overall hits
system.cpu1.icache.overall_hits::total       13055518                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12676                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12676                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12676                       # number of overall misses
system.cpu1.icache.overall_misses::total        12676                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    322476500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    322476500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    322476500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    322476500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     13068194                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13068194                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     13068194                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13068194                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000970                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000970                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000970                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000970                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25439.925844                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25439.925844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25439.925844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25439.925844                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          458                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   152.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11137                       # number of writebacks
system.cpu1.icache.writebacks::total            11137                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1507                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1507                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1507                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1507                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11169                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11169                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11169                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11169                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    282016500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    282016500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    282016500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    282016500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000855                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000855                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000855                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000855                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 25249.932850                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 25249.932850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 25249.932850                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 25249.932850                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11137                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     13055518                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13055518                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12676                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12676                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    322476500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    322476500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     13068194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13068194                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000970                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000970                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25439.925844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25439.925844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1507                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1507                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11169                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11169                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    282016500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    282016500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 25249.932850                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 25249.932850                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.200286                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           12915148                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11137                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1159.661309                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349227500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.200286                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975009                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975009                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         26147557                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        26147557                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16273684                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16273684                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16273684                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16273684                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3910319                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3910319                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3910319                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3910319                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 347524281435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 347524281435                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 347524281435                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 347524281435                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20184003                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20184003                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20184003                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20184003                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.193734                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.193734                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.193734                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.193734                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88873.639576                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88873.639576                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88873.639576                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88873.639576                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1247285                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       208662                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            21093                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2737                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.132651                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.237486                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1778977                       # number of writebacks
system.cpu1.dcache.writebacks::total          1778977                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2828949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2828949                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2828949                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2828949                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1081370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1081370                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1081370                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1081370                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91164668060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91164668060                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91164668060                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91164668060                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053576                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053576                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053576                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053576                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84304.787501                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84304.787501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84304.787501                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84304.787501                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1778977                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14495834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14495834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2369777                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2369777                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 177694629000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 177694629000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16865611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16865611                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.140509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.140509                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74983.692136                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74983.692136                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1820836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1820836                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       548941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       548941                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  38124325500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38124325500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032548                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69450.679581                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69450.679581                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1777850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1777850                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1540542                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1540542                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169829652435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169829652435                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.464244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.464244                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110240.196265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110240.196265                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1008113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1008113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       532429                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       532429                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53040342560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53040342560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.160448                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.160448                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99619.559716                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99619.559716                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          286                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          176                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7405500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7405500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.380952                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.380952                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42076.704545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42076.704545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          130                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3509000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76282.608696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76282.608696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          331                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       674500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       674500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          443                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.252822                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.252822                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6022.321429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6022.321429                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       563500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       563500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.252822                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.252822                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5031.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5031.250000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103690                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103690                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707507                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707507                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  61835307000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  61835307000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390630                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390630                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87398.862485                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87398.862485                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707507                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707507                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61127800000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61127800000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390630                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390630                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86398.862485                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86398.862485                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.170451                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19165305                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1788772                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.714225                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349239000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.170451                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942827                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942827                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45781008                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45781008                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1033543123000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          53556942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9224914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     51998231                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6886956                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3967952                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             358                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            616                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4924881                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4924881                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29805495                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     23751448                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          221                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          221                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89382944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     80644527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5347361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175408307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3813671552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   3440392128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1427584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    227729472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7483220736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13635069                       # Total snoops (count)
system.tol2bus.snoopTraffic                 177897280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         72097863                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056865                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               68044423     94.38%     94.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4007200      5.56%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46061      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    179      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           72097863                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116935696954                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       40335965772                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44696202051                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2683956691                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          16791922                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1151015733500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 439035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 714224                       # Number of bytes of host memory used
host_op_rate                                   441159                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2873.65                       # Real time elapsed on the host
host_tick_rate                               40879237                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1261631447                       # Number of instructions simulated
sim_ops                                    1267736641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.117473                       # Number of seconds simulated
sim_ticks                                117472610500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.310691                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15487049                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17148633                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1321719                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         23156094                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1459371                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1474557                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15186                       # Number of indirect misses.
system.cpu0.branchPred.lookups               30043627                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         5627                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4435                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           895268                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  20676040                       # Number of branches committed
system.cpu0.commit.bw_lim_events              4421240                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2600073                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       11632923                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            81985603                       # Number of instructions committed
system.cpu0.commit.committedOps              83281309                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    225887404                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.368685                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.292589                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    195362356     86.49%     86.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14135935      6.26%     92.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6455469      2.86%     95.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2981620      1.32%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1416781      0.63%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       599666      0.27%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       346157      0.15%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       168180      0.07%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      4421240      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    225887404                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1415                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2456375                       # Number of function calls committed.
system.cpu0.commit.int_insts                 78162274                       # Number of committed integer instructions.
system.cpu0.commit.loads                     18843074                       # Number of loads committed
system.cpu0.commit.membars                    1944432                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1944915      2.34%      2.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        60509336     72.66%     74.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28247      0.03%     75.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           56156      0.07%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            48      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           194      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           535      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          211      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.09% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18847197     22.63%     97.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1894043      2.27%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          312      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         83281309                       # Class of committed instruction
system.cpu0.commit.refs                      20741618                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   81985603                       # Number of Instructions Simulated
system.cpu0.committedOps                     83281309                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.842012                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.842012                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            162309243                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               426892                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13055095                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             102504260                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                17805549                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 45456071                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                895998                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               120446                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1570921                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   30043627                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 16639831                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    204708437                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               141408                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     110061973                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  56                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          328                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2644990                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128940                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          22006455                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16946420                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.472361                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         228037782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.511728                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.026499                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               160058828     70.19%     70.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                38895927     17.06%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                21066609      9.24%     96.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3744000      1.64%     98.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  588371      0.26%     98.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  713186      0.31%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2287529      1.00%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  679171      0.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4161      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           228037782                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1440                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     935                       # number of floating regfile writes
system.cpu0.idleCycles                        4966311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              918991                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                22630112                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.396898                       # Inst execution rate
system.cpu0.iew.exec_refs                    23786494                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2098486                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                7774226                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             21713914                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            701666                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1597777                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2231515                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94798963                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21688008                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           412024                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             92478743                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                122370                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             25397705                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                895998                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             25613503                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       282410                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           45530                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          406                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         2800                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2870840                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       332971                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           406                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       330595                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        588396                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 68083483                       # num instructions consuming a value
system.cpu0.iew.wb_count                     91245363                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.758052                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 51610812                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.391604                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      91337031                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               119429405                       # number of integer regfile reads
system.cpu0.int_regfile_writes               66793014                       # number of integer regfile writes
system.cpu0.ipc                              0.351863                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.351863                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1945358      2.09%      2.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             66901919     72.02%     74.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               28603      0.03%     74.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                57064      0.06%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 51      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                194      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                563      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                59      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               211      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21856933     23.53%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2099369      2.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            359      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              92890766                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1558                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3078                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1509                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              1691                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     405777                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004368                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 342128     84.31%     84.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    32      0.01%     84.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     70      0.02%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     84.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 56022     13.81%     98.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7487      1.85%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               22      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              91349627                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         414252698                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91243854                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        106315323                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  92097725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 92890766                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2701238                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       11517657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            30684                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        101165                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      4577678                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    228037782                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.407348                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.925623                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          173688890     76.17%     76.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           32131525     14.09%     90.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           14432261      6.33%     96.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3227793      1.42%     98.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            2558640      1.12%     99.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             621255      0.27%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             956986      0.42%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             234867      0.10%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             185565      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      228037782                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.398666                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           885894                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          162853                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            21713914                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2231515                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2123                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1037                       # number of misc regfile writes
system.cpu0.numCycles                       233004093                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1941432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               34910232                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             60647244                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                590398                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19160401                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17223227                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                88763                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            126099879                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              97142969                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           70808062                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 45395860                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1167533                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                895998                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20107718                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10160823                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1511                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       126098368                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     107567573                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1054202                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  7391669                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1054045                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   316376054                       # The number of ROB reads
system.cpu0.rob.rob_writes                  192037180                       # The number of ROB writes
system.cpu0.timesIdled                         173351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  389                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.491838                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13147346                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14369966                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           622468                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18055487                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1061267                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1063358                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2091                       # Number of indirect misses.
system.cpu1.branchPred.lookups               24420875                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1252                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1053                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           621246                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18929490                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3988325                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2370124                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15805620                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73793651                       # Number of instructions committed
system.cpu1.commit.committedOps              74977770                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    174787453                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.428965                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.391976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    148044776     84.70%     84.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11585971      6.63%     91.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5960551      3.41%     94.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3079525      1.76%     96.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1174871      0.67%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       270709      0.15%     97.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       506582      0.29%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       176143      0.10%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3988325      2.28%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    174787453                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1683624                       # Number of function calls committed.
system.cpu1.commit.int_insts                 70061896                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16492156                       # Number of loads committed
system.cpu1.commit.membars                    1776265                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1776265      2.37%      2.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        55324206     73.79%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16493209     22.00%     98.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1383914      1.85%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74977770                       # Class of committed instruction
system.cpu1.commit.refs                      17877123                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73793651                       # Number of Instructions Simulated
system.cpu1.committedOps                     74977770                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.406823                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.406823                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            125338485                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1354                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12435811                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              93068103                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10333793                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 39136452                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                621577                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 2492                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1677990                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   24420875                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15032520                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    161118550                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                76585                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      96792665                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1245598                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.137499                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          15366948                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14208613                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.544978                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         177108297                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.553982                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.920411                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               114035673     64.39%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37289644     21.05%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20702534     11.69%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3577441      2.02%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  149125      0.08%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  693031      0.39%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     366      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  660025      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     458      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           177108297                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         499993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              665652                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21432481                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.485764                       # Inst execution rate
system.cpu1.iew.exec_refs                    21003907                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1418903                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9310727                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             20395418                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            653558                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           140512                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1556749                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           90683659                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19585004                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           516611                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86275755                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                176077                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             14190019                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                621577                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             14466700                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        67628                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             763                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3903262                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       171782                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            34                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       381276                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        284376                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 66704152                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85443078                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.739901                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 49354491                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.481076                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85601552                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               112030275                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62653832                       # number of integer regfile writes
system.cpu1.ipc                              0.415485                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.415485                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1776577      2.05%      2.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             63855442     73.57%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 101      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19741515     22.75%     98.37% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1418635      1.63%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              86792366                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     443497                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.005110                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 416980     94.02%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 26470      5.97%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   47      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              85459286                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         351202220                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     85443078                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106389574                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  88134765                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 86792366                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2548894                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15705889                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            65694                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        178770                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6877349                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    177108297                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.490053                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.037354                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          129055194     72.87%     72.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26551367     14.99%     87.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13872643      7.83%     95.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2675727      1.51%     97.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2502973      1.41%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             795568      0.45%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1273807      0.72%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             212186      0.12%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             168832      0.10%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      177108297                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.488673                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           863097                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          170225                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            20395418                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1556749                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    312                       # number of misc regfile reads
system.cpu1.numCycles                       177608290                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    57223616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               27085808                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             54322697                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                720609                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11131719                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8146467                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                68298                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            120253372                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              91890283                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67246388                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39667334                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1144776                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                621577                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11025436                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12923691                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       120253372                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      87576423                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            654746                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4477476                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        654730                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   261581140                       # The number of ROB reads
system.cpu1.rob.rob_writes                  183965023                       # The number of ROB writes
system.cpu1.timesIdled                           4716                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2339010                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                21620                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2484689                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               7018111                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4416253                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8794139                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       113404                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        36562                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3316390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2426243                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6634255                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2462805                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4365555                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261221                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4117011                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              995                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1771                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47188                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4365555                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     13206868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               13206868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    299132864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               299132864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1516                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4415906                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4415906    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4415906                       # Request fanout histogram
system.membus.respLayer1.occupancy        23002430315                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10752316853                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   117472610500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   117472610500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                108                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           54                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17976722.222222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   22618169.473391                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           54    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        41500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     54941000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             54                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   116501867500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    970743000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     16379473                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16379473                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     16379473                       # number of overall hits
system.cpu0.icache.overall_hits::total       16379473                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       260358                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        260358                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       260358                       # number of overall misses
system.cpu0.icache.overall_misses::total       260358                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6076403000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6076403000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6076403000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6076403000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     16639831                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16639831                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     16639831                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16639831                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015647                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015647                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015647                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015647                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23338.645250                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23338.645250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23338.645250                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23338.645250                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1239                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               30                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.300000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       226288                       # number of writebacks
system.cpu0.icache.writebacks::total           226288                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        34071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        34071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        34071                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        34071                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       226287                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       226287                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       226287                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       226287                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5239867000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5239867000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5239867000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5239867000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.013599                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.013599                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.013599                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.013599                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23155.846337                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23155.846337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23155.846337                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23155.846337                       # average overall mshr miss latency
system.cpu0.icache.replacements                226288                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     16379473                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16379473                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       260358                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       260358                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6076403000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6076403000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     16639831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16639831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015647                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015647                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23338.645250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23338.645250                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        34071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        34071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       226287                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       226287                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5239867000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5239867000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.013599                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.013599                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23155.846337                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23155.846337                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           16605926                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           226320                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            73.373657                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33505950                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33505950                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17064309                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17064309                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17064309                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17064309                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4376268                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4376268                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4376268                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4376268                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 292131757978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 292131757978                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 292131757978                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 292131757978                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     21440577                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     21440577                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     21440577                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     21440577                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.204111                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.204111                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.204111                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.204111                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66753.626144                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66753.626144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66753.626144                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66753.626144                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     18595779                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4919                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           350141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             33                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.109402                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   149.060606                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1910846                       # number of writebacks
system.cpu0.dcache.writebacks::total          1910846                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2471175                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2471175                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2471175                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2471175                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1905093                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1905093                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1905093                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1905093                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 148994020086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 148994020086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 148994020086                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 148994020086                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088855                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088855                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088855                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088855                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78208.265993                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78208.265993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78208.265993                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78208.265993                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1910846                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16289499                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16289499                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3907303                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3907303                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 260906864500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 260906864500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20196802                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20196802                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.193461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.193461                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66774.157136                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66774.157136                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2055185                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2055185                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1852118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1852118                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 145711422500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 145711422500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.091704                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.091704                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 78672.861286                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 78672.861286                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       774810                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        774810                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       468965                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       468965                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31224893478                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31224893478                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1243775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1243775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.377050                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.377050                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66582.566882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66582.566882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       415990                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       415990                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        52975                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        52975                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3282597586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3282597586                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042592                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 61965.032298                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61965.032298                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       650892                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       650892                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        12066                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12066                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    200031000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    200031000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       662958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       662958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.018200                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018200                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 16578.070612                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16578.070612                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5495                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5495                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6571                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6571                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    159485000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    159485000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009912                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009912                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24271.039416                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24271.039416                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       648707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       648707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1626                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1626                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     38619500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     38619500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       650333                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       650333                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.002500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002500                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 23751.230012                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23751.230012                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1626                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1626                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     36993500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     36993500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.002500                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.002500                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 22751.230012                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22751.230012                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3719                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          716                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          716                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     26681500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     26681500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4435                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.161443                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.161443                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37264.664804                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37264.664804                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          716                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          716                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     25965500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     25965500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.161443                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.161443                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36264.664804                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36264.664804                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992318                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           20283727                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1911852                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.609465                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992318                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999760                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         47428426                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        47428426                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              197397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              443151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 629                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              209570                       # number of demand (read+write) hits
system.l2.demand_hits::total                   850747                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             197397                       # number of overall hits
system.l2.overall_hits::.cpu0.data             443151                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                629                       # number of overall hits
system.l2.overall_hits::.cpu1.data             209570                       # number of overall hits
system.l2.overall_hits::total                  850747                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             28891                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1466624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            962350                       # number of demand (read+write) misses
system.l2.demand_misses::total                2462180                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            28891                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1466624                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4315                       # number of overall misses
system.l2.overall_misses::.cpu1.data           962350                       # number of overall misses
system.l2.overall_misses::total               2462180                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2375439500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 140475540492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    367737000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  92965766490                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     236184483482                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2375439500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 140475540492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    367737000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  92965766490                       # number of overall miss cycles
system.l2.overall_miss_latency::total    236184483482                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          226288                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1909775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4944                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1171920                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3312927                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         226288                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1909775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4944                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1171920                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3312927                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.127674                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.767956                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.872775                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.821174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.743204                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.127674                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.767956                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.872775                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.821174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.743204                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82220.743484                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95781.563981                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85222.943221                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96602.864332                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95924.945976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82220.743484                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95781.563981                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85222.943221                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96602.864332                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95924.945976                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               9843                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       182                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      54.082418                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1700657                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              261221                       # number of writebacks
system.l2.writebacks::total                    261221                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          34170                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7975                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               42224                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         34170                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7975                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              42224                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28871                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1432454                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4256                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       954375                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2419956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28871                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1432454                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4256                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       954375                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2003418                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4423374                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2085050001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 124320167493                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    322685500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  83018588490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 209746491484                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2085050001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 124320167493                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    322685500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  83018588490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 148703104530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 358449596014                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.127585                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.750064                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.860841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.814369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.730459                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.127585                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.750064                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.860841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.814369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.335186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72219.528281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86788.244155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75818.961466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 86987.388071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86673.679804                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72219.528281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86788.244155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75818.961466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 86987.388071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 74224.702249                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81035.335473                       # average overall mshr miss latency
system.l2.replacements                        6823977                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       319784                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           319784                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       319784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       319784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2887987                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2887987                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2887988                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2887988                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2003418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2003418                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 148703104530                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 148703104530                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 74224.702249                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 74224.702249                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            69                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           108                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                177                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       212000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       300000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       512000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.907895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.981818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.951613                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3072.463768                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2777.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2892.655367                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           66                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          108                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           174                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1389500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      2152500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3542000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.868421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.981818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.935484                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21053.030303                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19930.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20356.321839                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           230                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                234                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         1035                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1075                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1670500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1670500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1309                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.818182                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.821238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1614.009662                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1553.953488                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         1034                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           40                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1074                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     20938000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       795500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21733500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.817391                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.820474                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20249.516441                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19887.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20236.033520                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            18535                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 30794                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          33822                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          27478                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               61300                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   2997409000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2532018500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5529427500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        52357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39737                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92094                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.645988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.691497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.665624                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88623.055999                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92147.117694                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90202.732463                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7372                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6743                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14115                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        26450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        20735                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          47185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2361053500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1981113500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4342167000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.505186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.521806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.512357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89264.782609                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95544.417651                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92024.308573                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        197397                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             198026                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        28891                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            33206                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2375439500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    367737000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2743176500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       226288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         231232                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.127674                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.872775                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.143605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82220.743484                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85222.943221                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82610.868518                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           59                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28871                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4256                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        33127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2085050001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    322685500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2407735501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.127585                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.860841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.143263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72219.528281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75818.961466                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72681.966402                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       424616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       197311                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            621927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1432802                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       934872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2367674                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 137478131492                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  90433747990                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 227911879482                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1857418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1132183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2989601                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.771394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.825725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.791970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95950.544103                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96733.828792                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96259.822713                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        26798                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1232                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        28030                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1406004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       933640                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2339644                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 121959113993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  81037474990                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 202996588983                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.756967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.824637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.782594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86741.655069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86797.346932                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86763.879027                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          212                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               212                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          398                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             398                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data        33000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        33000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          610                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           610                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.652459                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.652459                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data    82.914573                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total    82.914573                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          397                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          397                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7636500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7636500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.650820                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.650820                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19235.516373                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19235.516373                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999250                       # Cycle average of tags in use
system.l2.tags.total_refs                     8475694                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6824254                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.241996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.984577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.366881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.112263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.025871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.479001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    33.030657                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.296634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.111129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.069984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.516104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999988                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  59006662                       # Number of tag accesses
system.l2.tags.data_accesses                 59006662                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1847744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      91709888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        272384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      61081728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    127502912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          282414656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1847744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       272384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2120128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     16718144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16718144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28871                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1432967                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         954402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1992233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4412729                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       261221                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             261221                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15729147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        780691666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2318702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        519965699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1085384171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2404089386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15729147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2318702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18047850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      142315251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            142315251                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      142315251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15729147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       780691666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2318702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       519965699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1085384171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2546404636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    257590.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1424471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    951105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1988284.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002110133250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15576                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15576                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7811914                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             242924                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4412729                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     261222                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4412729                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   261222                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  15742                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3632                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            229794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            222755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            214351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            351850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            456732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            417114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            329736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            324985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           261921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           234586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           218946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           233227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           237159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             15888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            12213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11733                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 113196901507                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21984935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            195640407757                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25744.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44494.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3416732                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  234147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.90                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4412729                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               261222                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1031315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  782674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  633582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  554941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  474319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  297141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  201202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  143205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  100963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   68413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  43503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  28571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  17276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  16084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  16760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1003706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.792631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.476436                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.561367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       465761     46.40%     46.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       165841     16.52%     62.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        98866      9.85%     72.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58312      5.81%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31685      3.16%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24035      2.39%     84.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18355      1.83%     85.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15090      1.50%     87.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       125761     12.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1003706                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     282.294813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     94.387197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1303.053080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        15333     98.44%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           65      0.42%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           15      0.10%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           11      0.07%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            6      0.04%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            2      0.01%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167           18      0.12%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           14      0.09%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215           22      0.14%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239           12      0.08%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263           10      0.06%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287           12      0.08%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.01%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            5      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359           13      0.08%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383           12      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            3      0.02%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            2      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            5      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            3      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575            4      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            4      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15576                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.538136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.506535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.074716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            11743     75.39%     75.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              538      3.45%     78.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2551     16.38%     95.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              516      3.31%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              117      0.75%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               46      0.30%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               24      0.15%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               21      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.05%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15576                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              281407168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1007488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16486272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               282414656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16718208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2395.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       140.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2404.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.71                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  117472577500                       # Total gap between requests
system.mem_ctrls.avgGap                      25133.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1847744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     91166144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       272384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     60870720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    127250176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     16486272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15729147.348777100444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 776062978.527237176895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2318702.196543082595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 518169467.256369471550                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1083232725.129573822021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 140341411.754019021988                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28871                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1432967                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       954402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1992233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       261222                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    891655286                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  65100579169                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    145507290                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  43569044440                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  85933621572                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2856505136410                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30884.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45430.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34188.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     45650.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     43134.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10935162.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3437110320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1826875050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14757744540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          601625880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9273073680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51972468900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1343192640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83212091010                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        708.353127                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3025351555                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3922620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110524638945                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3729350520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1982189220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16636742640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          743035680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9273073680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52078486620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1253914560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        85696792920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        729.504457                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2807362335                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3922620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 110742628165                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                412                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean       138495500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   263610514.957724                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          207    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    994821500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            207                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    88804042000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  28668568500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     15027235                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15027235                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     15027235                       # number of overall hits
system.cpu1.icache.overall_hits::total       15027235                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5285                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5285                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5285                       # number of overall misses
system.cpu1.icache.overall_misses::total         5285                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    408197000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    408197000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    408197000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    408197000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15032520                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15032520                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15032520                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15032520                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000352                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000352                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000352                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000352                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77236.896878                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77236.896878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77236.896878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77236.896878                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    10.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4944                       # number of writebacks
system.cpu1.icache.writebacks::total             4944                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          341                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          341                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          341                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          341                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4944                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4944                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4944                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4944                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    382622000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    382622000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    382622000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    382622000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000329                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000329                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77391.181230                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77391.181230                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77391.181230                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77391.181230                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4944                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     15027235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15027235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5285                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5285                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    408197000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    408197000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15032520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15032520                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000352                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000352                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77236.896878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77236.896878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          341                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          341                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4944                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4944                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    382622000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    382622000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77391.181230                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77391.181230                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15183718                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4976                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3051.390273                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         30069984                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        30069984                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15819641                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15819641                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15819641                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15819641                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3763648                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3763648                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3763648                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3763648                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 256646115992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 256646115992                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 256646115992                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 256646115992                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     19583289                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19583289                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     19583289                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19583289                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192187                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192187                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192187                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192187                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68190.786171                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68190.786171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68190.786171                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68190.786171                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5782453                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        10158                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            77723                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            119                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.398222                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.361345                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1171724                       # number of writebacks
system.cpu1.dcache.writebacks::total          1171724                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2597240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2597240                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2597240                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2597240                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1166408                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1166408                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1166408                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1166408                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  97646626500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  97646626500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  97646626500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  97646626500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059561                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059561                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059561                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059561                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83715.669388                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83715.669388                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83715.669388                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83715.669388                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1171724                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15449990                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15449990                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3341879                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3341879                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 227239560000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 227239560000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18791869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18791869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.177836                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.177836                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67997.542700                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67997.542700                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2215245                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2215245                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1126634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1126634                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  94941308500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  94941308500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.059953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059953                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84269.876908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84269.876908                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       369651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        369651                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       421769                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       421769                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29406555992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29406555992                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       791420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       791420                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.532927                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.532927                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 69721.947303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69721.947303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       381995                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       381995                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39774                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2705318000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2705318000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.050257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.050257                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68017.247448                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68017.247448                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       584741                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       584741                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7957                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7957                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    204428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    204428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       592698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       592698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.013425                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.013425                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25691.592309                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25691.592309                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          108                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7849                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7849                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    189006000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    189006000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013243                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24080.265002                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24080.265002                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       592069                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       592069                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          384                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          384                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2698000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       592453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       592453                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000648                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7026.041667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7026.041667                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          384                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          384                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2318000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2318000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000648                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000648                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6036.458333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6036.458333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       134000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       130000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          511                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            511                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          542                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          542                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22492500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22492500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1053                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1053                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.514720                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.514720                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41499.077491                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41499.077491                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          542                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          542                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     21950500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     21950500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.514720                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.514720                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40499.077491                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40499.077491                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.799291                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18174020                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1174402                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.475127                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.799291                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.993728                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993728                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         42713362                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        42713362                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 117472610500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3224326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       581005                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2994017                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6562756                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3431620                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             991                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2006                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2997                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        231232                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2993094                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          610                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          610                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       678864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5736578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3518984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9949258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     28964864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    244519744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       632832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    149993152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              424110592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10260990                       # Total snoops (count)
system.tol2bus.snoopTraffic                  16967168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         13576037                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.192594                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.401108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10997937     81.01%     81.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2541538     18.72%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  36562      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           13576037                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6630948959                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2869598725                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         339494874                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1762854728                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7446938                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
