
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000101f0  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004101f0  004101f0  000181f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d4  20000000  004101f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000364c  200009d8  00410bd0  000209d4  2**3
                  ALLOC
  4 .stack        00000804  20004024  0041421c  000209d4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209d4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000209fd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00012cd7  00000000  00000000  00020a58  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003789  00000000  00000000  0003372f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006b84  00000000  00000000  00036eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001300  00000000  00000000  0003da3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000010f0  00000000  00000000  0003ed3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015fa2  00000000  00000000  0003fe2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00017dd7  00000000  00000000  00055dce  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00049b1b  00000000  00000000  0006dba5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004c98  00000000  00000000  000b76c0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004828 	.word	0x20004828
  400004:	00403f41 	.word	0x00403f41
  400008:	00403f39 	.word	0x00403f39
  40000c:	00403f39 	.word	0x00403f39
  400010:	00403f39 	.word	0x00403f39
  400014:	00403f39 	.word	0x00403f39
  400018:	00403f39 	.word	0x00403f39
	...
  40002c:	00404469 	.word	0x00404469
  400030:	00403f39 	.word	0x00403f39
  400034:	00000000 	.word	0x00000000
  400038:	00404555 	.word	0x00404555
  40003c:	00404591 	.word	0x00404591
  400040:	00403f39 	.word	0x00403f39
  400044:	00403f39 	.word	0x00403f39
  400048:	00403f39 	.word	0x00403f39
  40004c:	00403f39 	.word	0x00403f39
  400050:	00403f39 	.word	0x00403f39
  400054:	00403f39 	.word	0x00403f39
  400058:	00403f39 	.word	0x00403f39
  40005c:	00403f39 	.word	0x00403f39
  400060:	00401bd1 	.word	0x00401bd1
  400064:	00401be1 	.word	0x00401be1
  400068:	00403f39 	.word	0x00403f39
  40006c:	004033d1 	.word	0x004033d1
  400070:	004033e9 	.word	0x004033e9
  400074:	00403401 	.word	0x00403401
  400078:	00403f39 	.word	0x00403f39
  40007c:	00403f39 	.word	0x00403f39
  400080:	00403f39 	.word	0x00403f39
  400084:	00403f39 	.word	0x00403f39
  400088:	00403f39 	.word	0x00403f39
  40008c:	004018e5 	.word	0x004018e5
  400090:	004018f5 	.word	0x004018f5
  400094:	00400119 	.word	0x00400119
  400098:	00403f39 	.word	0x00403f39
  40009c:	00403f39 	.word	0x00403f39
  4000a0:	00403f39 	.word	0x00403f39
  4000a4:	00403f39 	.word	0x00403f39
  4000a8:	00403f39 	.word	0x00403f39
  4000ac:	00403f39 	.word	0x00403f39
  4000b0:	00403f39 	.word	0x00403f39
  4000b4:	00403f39 	.word	0x00403f39
  4000b8:	00403f39 	.word	0x00403f39
  4000bc:	00403f39 	.word	0x00403f39
  4000c0:	00403f39 	.word	0x00403f39

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009d8 	.word	0x200009d8
  4000e0:	00000000 	.word	0x00000000
  4000e4:	004101f8 	.word	0x004101f8

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	004101f8 	.word	0x004101f8
  40010c:	200009dc 	.word	0x200009dc
  400110:	004101f8 	.word	0x004101f8
  400114:	00000000 	.word	0x00000000

00400118 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  400118:	b580      	push	{r7, lr}
  40011a:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  40011c:	4b01      	ldr	r3, [pc, #4]	; (400124 <SPI_Handler+0xc>)
  40011e:	4798      	blx	r3
}
  400120:	bd80      	pop	{r7, pc}
  400122:	bf00      	nop
  400124:	00402855 	.word	0x00402855

00400128 <config_lcd>:

void config_lcd(void){
  400128:	b590      	push	{r4, r7, lr}
  40012a:	b083      	sub	sp, #12
  40012c:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  40012e:	4b27      	ldr	r3, [pc, #156]	; (4001cc <config_lcd+0xa4>)
  400130:	22b0      	movs	r2, #176	; 0xb0
  400132:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  400134:	4b25      	ldr	r3, [pc, #148]	; (4001cc <config_lcd+0xa4>)
  400136:	22dc      	movs	r2, #220	; 0xdc
  400138:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  40013a:	4b24      	ldr	r3, [pc, #144]	; (4001cc <config_lcd+0xa4>)
  40013c:	2200      	movs	r2, #0
  40013e:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400140:	4b22      	ldr	r3, [pc, #136]	; (4001cc <config_lcd+0xa4>)
  400142:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  400146:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  400148:	4b21      	ldr	r3, [pc, #132]	; (4001d0 <config_lcd+0xa8>)
  40014a:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  40014c:	481f      	ldr	r0, [pc, #124]	; (4001cc <config_lcd+0xa4>)
  40014e:	4b21      	ldr	r3, [pc, #132]	; (4001d4 <config_lcd+0xac>)
  400150:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400152:	2008      	movs	r0, #8
  400154:	4b20      	ldr	r3, [pc, #128]	; (4001d8 <config_lcd+0xb0>)
  400156:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  400158:	4b20      	ldr	r3, [pc, #128]	; (4001dc <config_lcd+0xb4>)
  40015a:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  40015c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400160:	4b1f      	ldr	r3, [pc, #124]	; (4001e0 <config_lcd+0xb8>)
  400162:	4798      	blx	r3
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  400164:	2300      	movs	r3, #0
  400166:	71fb      	strb	r3, [r7, #7]
  400168:	e02a      	b.n	4001c0 <config_lcd+0x98>
		xQueueAcel[i] = xQueueCreate(1, sizeof(float));
  40016a:	79fc      	ldrb	r4, [r7, #7]
  40016c:	2001      	movs	r0, #1
  40016e:	2104      	movs	r1, #4
  400170:	2200      	movs	r2, #0
  400172:	4b1c      	ldr	r3, [pc, #112]	; (4001e4 <config_lcd+0xbc>)
  400174:	4798      	blx	r3
  400176:	4602      	mov	r2, r0
  400178:	4b1b      	ldr	r3, [pc, #108]	; (4001e8 <config_lcd+0xc0>)
  40017a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  40017e:	79fa      	ldrb	r2, [r7, #7]
  400180:	4b19      	ldr	r3, [pc, #100]	; (4001e8 <config_lcd+0xc0>)
  400182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400186:	2b00      	cmp	r3, #0
  400188:	d103      	bne.n	400192 <config_lcd+0x6a>
			LED_On(LED2_GPIO);
  40018a:	2019      	movs	r0, #25
  40018c:	4b17      	ldr	r3, [pc, #92]	; (4001ec <config_lcd+0xc4>)
  40018e:	4798      	blx	r3
			while(1);
  400190:	e7fe      	b.n	400190 <config_lcd+0x68>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(float));
  400192:	79fc      	ldrb	r4, [r7, #7]
  400194:	2001      	movs	r0, #1
  400196:	2104      	movs	r1, #4
  400198:	2200      	movs	r2, #0
  40019a:	4b12      	ldr	r3, [pc, #72]	; (4001e4 <config_lcd+0xbc>)
  40019c:	4798      	blx	r3
  40019e:	4602      	mov	r2, r0
  4001a0:	4b13      	ldr	r3, [pc, #76]	; (4001f0 <config_lcd+0xc8>)
  4001a2:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  4001a6:	79fa      	ldrb	r2, [r7, #7]
  4001a8:	4b11      	ldr	r3, [pc, #68]	; (4001f0 <config_lcd+0xc8>)
  4001aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4001ae:	2b00      	cmp	r3, #0
  4001b0:	d103      	bne.n	4001ba <config_lcd+0x92>
			LED_On(LED2_GPIO);
  4001b2:	2019      	movs	r0, #25
  4001b4:	4b0d      	ldr	r3, [pc, #52]	; (4001ec <config_lcd+0xc4>)
  4001b6:	4798      	blx	r3
			while(1);
  4001b8:	e7fe      	b.n	4001b8 <config_lcd+0x90>
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  4001ba:	79fb      	ldrb	r3, [r7, #7]
  4001bc:	3301      	adds	r3, #1
  4001be:	71fb      	strb	r3, [r7, #7]
  4001c0:	79fb      	ldrb	r3, [r7, #7]
  4001c2:	2b02      	cmp	r3, #2
  4001c4:	d9d1      	bls.n	40016a <config_lcd+0x42>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  4001c6:	370c      	adds	r7, #12
  4001c8:	46bd      	mov	sp, r7
  4001ca:	bd90      	pop	{r4, r7, pc}
  4001cc:	20003fbc 	.word	0x20003fbc
  4001d0:	0040222d 	.word	0x0040222d
  4001d4:	00402611 	.word	0x00402611
  4001d8:	004021a5 	.word	0x004021a5
  4001dc:	00402889 	.word	0x00402889
  4001e0:	00402909 	.word	0x00402909
  4001e4:	0040495d 	.word	0x0040495d
  4001e8:	20003fb0 	.word	0x20003fb0
  4001ec:	004020e1 	.word	0x004020e1
  4001f0:	20003fa4 	.word	0x20003fa4

004001f4 <LCDTask>:

void LCDTask(void *pvParameters){
  4001f4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
  4001f8:	b098      	sub	sp, #96	; 0x60
  4001fa:	af04      	add	r7, sp, #16
  4001fc:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	float lcd_acel[3];
	float lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  4001fe:	2300      	movs	r3, #0
  400200:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  400204:	2000      	movs	r0, #0
  400206:	4b67      	ldr	r3, [pc, #412]	; (4003a4 <LCDTask+0x1b0>)
  400208:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  40020a:	2005      	movs	r0, #5
  40020c:	210a      	movs	r1, #10
  40020e:	4a66      	ldr	r2, [pc, #408]	; (4003a8 <LCDTask+0x1b4>)
  400210:	4b66      	ldr	r3, [pc, #408]	; (4003ac <LCDTask+0x1b8>)
  400212:	4798      	blx	r3
	
	for (;;){
		memset(lcd_acel, 0, sizeof(lcd_acel));
  400214:	f107 033c 	add.w	r3, r7, #60	; 0x3c
  400218:	4618      	mov	r0, r3
  40021a:	2100      	movs	r1, #0
  40021c:	220c      	movs	r2, #12
  40021e:	4b64      	ldr	r3, [pc, #400]	; (4003b0 <LCDTask+0x1bc>)
  400220:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400222:	2300      	movs	r3, #0
  400224:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  400228:	e01d      	b.n	400266 <LCDTask+0x72>
			statusQueue = xQueueReceive(xQueueAcel[i], &(lcd_acel[i]),QUEUE_WAIT);
  40022a:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  40022e:	4b61      	ldr	r3, [pc, #388]	; (4003b4 <LCDTask+0x1c0>)
  400230:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400234:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  400238:	f107 013c 	add.w	r1, r7, #60	; 0x3c
  40023c:	009b      	lsls	r3, r3, #2
  40023e:	440b      	add	r3, r1
  400240:	4610      	mov	r0, r2
  400242:	4619      	mov	r1, r3
  400244:	f04f 32ff 	mov.w	r2, #4294967295
  400248:	2300      	movs	r3, #0
  40024a:	4c5b      	ldr	r4, [pc, #364]	; (4003b8 <LCDTask+0x1c4>)
  40024c:	47a0      	blx	r4
  40024e:	64b8      	str	r0, [r7, #72]	; 0x48
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400250:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  400252:	2b01      	cmp	r3, #1
  400254:	d002      	beq.n	40025c <LCDTask+0x68>
  400256:	2000      	movs	r0, #0
  400258:	4b58      	ldr	r3, [pc, #352]	; (4003bc <LCDTask+0x1c8>)
  40025a:	4798      	blx	r3
	ili9225_set_foreground_color(COLOR_BLACK);
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
	
	for (;;){
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  40025c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  400260:	3301      	adds	r3, #1
  400262:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  400266:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  40026a:	2b02      	cmp	r3, #2
  40026c:	d9dd      	bls.n	40022a <LCDTask+0x36>
			statusQueue = xQueueReceive(xQueueAcel[i], &(lcd_acel[i]),QUEUE_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  40026e:	f107 0330 	add.w	r3, r7, #48	; 0x30
  400272:	4618      	mov	r0, r3
  400274:	2100      	movs	r1, #0
  400276:	220c      	movs	r2, #12
  400278:	4b4d      	ldr	r3, [pc, #308]	; (4003b0 <LCDTask+0x1bc>)
  40027a:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40027c:	2300      	movs	r3, #0
  40027e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  400282:	e01d      	b.n	4002c0 <LCDTask+0xcc>
			statusQueue = xQueueReceive(xQueueGyro[i], &(lcd_gyro[i]),QUEUE_WAIT);
  400284:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
  400288:	4b4d      	ldr	r3, [pc, #308]	; (4003c0 <LCDTask+0x1cc>)
  40028a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40028e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  400292:	f107 0130 	add.w	r1, r7, #48	; 0x30
  400296:	009b      	lsls	r3, r3, #2
  400298:	440b      	add	r3, r1
  40029a:	4610      	mov	r0, r2
  40029c:	4619      	mov	r1, r3
  40029e:	f04f 32ff 	mov.w	r2, #4294967295
  4002a2:	2300      	movs	r3, #0
  4002a4:	4c44      	ldr	r4, [pc, #272]	; (4003b8 <LCDTask+0x1c4>)
  4002a6:	47a0      	blx	r4
  4002a8:	64b8      	str	r0, [r7, #72]	; 0x48
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4002aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  4002ac:	2b01      	cmp	r3, #1
  4002ae:	d002      	beq.n	4002b6 <LCDTask+0xc2>
  4002b0:	2000      	movs	r0, #0
  4002b2:	4b42      	ldr	r3, [pc, #264]	; (4003bc <LCDTask+0x1c8>)
  4002b4:	4798      	blx	r3
			statusQueue = xQueueReceive(xQueueAcel[i], &(lcd_acel[i]),QUEUE_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  4002b6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  4002ba:	3301      	adds	r3, #1
  4002bc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  4002c0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
  4002c4:	2b02      	cmp	r3, #2
  4002c6:	d9dd      	bls.n	400284 <LCDTask+0x90>
			statusQueue = xQueueReceive(xQueueGyro[i], &(lcd_gyro[i]),QUEUE_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  4002c8:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4002cc:	4b35      	ldr	r3, [pc, #212]	; (4003a4 <LCDTask+0x1b0>)
  4002ce:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  4002d0:	2000      	movs	r0, #0
  4002d2:	211e      	movs	r1, #30
  4002d4:	22b0      	movs	r2, #176	; 0xb0
  4002d6:	23dc      	movs	r3, #220	; 0xdc
  4002d8:	4c3a      	ldr	r4, [pc, #232]	; (4003c4 <LCDTask+0x1d0>)
  4002da:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  4002dc:	2000      	movs	r0, #0
  4002de:	4b31      	ldr	r3, [pc, #196]	; (4003a4 <LCDTask+0x1b0>)
  4002e0:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX=%0.3f\nY=%0.3f\nZ=%0.3f", lcd_acel[0], lcd_acel[1], lcd_acel[2]);
  4002e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  4002e4:	4b38      	ldr	r3, [pc, #224]	; (4003c8 <LCDTask+0x1d4>)
  4002e6:	4610      	mov	r0, r2
  4002e8:	4798      	blx	r3
  4002ea:	4604      	mov	r4, r0
  4002ec:	460d      	mov	r5, r1
  4002ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
  4002f0:	4b35      	ldr	r3, [pc, #212]	; (4003c8 <LCDTask+0x1d4>)
  4002f2:	4610      	mov	r0, r2
  4002f4:	4798      	blx	r3
  4002f6:	4680      	mov	r8, r0
  4002f8:	4689      	mov	r9, r1
  4002fa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  4002fc:	4b32      	ldr	r3, [pc, #200]	; (4003c8 <LCDTask+0x1d4>)
  4002fe:	4610      	mov	r0, r2
  400300:	4798      	blx	r3
  400302:	4602      	mov	r2, r0
  400304:	460b      	mov	r3, r1
  400306:	f107 0108 	add.w	r1, r7, #8
  40030a:	e9cd 8900 	strd	r8, r9, [sp]
  40030e:	e9cd 2302 	strd	r2, r3, [sp, #8]
  400312:	4608      	mov	r0, r1
  400314:	492d      	ldr	r1, [pc, #180]	; (4003cc <LCDTask+0x1d8>)
  400316:	4622      	mov	r2, r4
  400318:	462b      	mov	r3, r5
  40031a:	4c2d      	ldr	r4, [pc, #180]	; (4003d0 <LCDTask+0x1dc>)
  40031c:	47a0      	blx	r4
		ili9225_draw_string(5,30, lcd_buf);
  40031e:	f107 0308 	add.w	r3, r7, #8
  400322:	2005      	movs	r0, #5
  400324:	211e      	movs	r1, #30
  400326:	461a      	mov	r2, r3
  400328:	4b20      	ldr	r3, [pc, #128]	; (4003ac <LCDTask+0x1b8>)
  40032a:	4798      	blx	r3
		sprintf(lcd_buf, "Gyro:\nX = %0.3f\nY = %0.3f\nZ = %0.3f", lcd_gyro[0], lcd_gyro[1], lcd_gyro[2]);
  40032c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40032e:	4b26      	ldr	r3, [pc, #152]	; (4003c8 <LCDTask+0x1d4>)
  400330:	4610      	mov	r0, r2
  400332:	4798      	blx	r3
  400334:	4604      	mov	r4, r0
  400336:	460d      	mov	r5, r1
  400338:	6b7a      	ldr	r2, [r7, #52]	; 0x34
  40033a:	4b23      	ldr	r3, [pc, #140]	; (4003c8 <LCDTask+0x1d4>)
  40033c:	4610      	mov	r0, r2
  40033e:	4798      	blx	r3
  400340:	4680      	mov	r8, r0
  400342:	4689      	mov	r9, r1
  400344:	6bba      	ldr	r2, [r7, #56]	; 0x38
  400346:	4b20      	ldr	r3, [pc, #128]	; (4003c8 <LCDTask+0x1d4>)
  400348:	4610      	mov	r0, r2
  40034a:	4798      	blx	r3
  40034c:	4602      	mov	r2, r0
  40034e:	460b      	mov	r3, r1
  400350:	f107 0108 	add.w	r1, r7, #8
  400354:	e9cd 8900 	strd	r8, r9, [sp]
  400358:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40035c:	4608      	mov	r0, r1
  40035e:	491d      	ldr	r1, [pc, #116]	; (4003d4 <LCDTask+0x1e0>)
  400360:	4622      	mov	r2, r4
  400362:	462b      	mov	r3, r5
  400364:	4c1a      	ldr	r4, [pc, #104]	; (4003d0 <LCDTask+0x1dc>)
  400366:	47a0      	blx	r4
		ili9225_draw_string(5,110, lcd_buf);
  400368:	f107 0308 	add.w	r3, r7, #8
  40036c:	2005      	movs	r0, #5
  40036e:	216e      	movs	r1, #110	; 0x6e
  400370:	461a      	mov	r2, r3
  400372:	4b0e      	ldr	r3, [pc, #56]	; (4003ac <LCDTask+0x1b8>)
  400374:	4798      	blx	r3
		sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
  400376:	4b18      	ldr	r3, [pc, #96]	; (4003d8 <LCDTask+0x1e4>)
  400378:	4798      	blx	r3
  40037a:	4603      	mov	r3, r0
  40037c:	f107 0208 	add.w	r2, r7, #8
  400380:	4610      	mov	r0, r2
  400382:	4916      	ldr	r1, [pc, #88]	; (4003dc <LCDTask+0x1e8>)
  400384:	461a      	mov	r2, r3
  400386:	4b12      	ldr	r3, [pc, #72]	; (4003d0 <LCDTask+0x1dc>)
  400388:	4798      	blx	r3
		ili9225_draw_string(5,190, lcd_buf);
  40038a:	f107 0308 	add.w	r3, r7, #8
  40038e:	2005      	movs	r0, #5
  400390:	21be      	movs	r1, #190	; 0xbe
  400392:	461a      	mov	r2, r3
  400394:	4b05      	ldr	r3, [pc, #20]	; (4003ac <LCDTask+0x1b8>)
  400396:	4798      	blx	r3
		
		vTaskDelay(TASK_DELAY);
  400398:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  40039c:	4b10      	ldr	r3, [pc, #64]	; (4003e0 <LCDTask+0x1ec>)
  40039e:	4798      	blx	r3
	}
  4003a0:	e738      	b.n	400214 <LCDTask+0x20>
  4003a2:	bf00      	nop
  4003a4:	004028b1 	.word	0x004028b1
  4003a8:	0040f5ec 	.word	0x0040f5ec
  4003ac:	00402be1 	.word	0x00402be1
  4003b0:	004082bd 	.word	0x004082bd
  4003b4:	20003fb0 	.word	0x20003fb0
  4003b8:	00404cc5 	.word	0x00404cc5
  4003bc:	004052e5 	.word	0x004052e5
  4003c0:	20003fa4 	.word	0x20003fa4
  4003c4:	00402a45 	.word	0x00402a45
  4003c8:	004076c9 	.word	0x004076c9
  4003cc:	0040f5fc 	.word	0x0040f5fc
  4003d0:	00408461 	.word	0x00408461
  4003d4:	0040f61c 	.word	0x0040f61c
  4003d8:	0040473d 	.word	0x0040473d
  4003dc:	0040f640 	.word	0x0040f640
  4003e0:	00405391 	.word	0x00405391

004003e4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4003e4:	b480      	push	{r7}
  4003e6:	b083      	sub	sp, #12
  4003e8:	af00      	add	r7, sp, #0
  4003ea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4003ec:	687b      	ldr	r3, [r7, #4]
  4003ee:	2b07      	cmp	r3, #7
  4003f0:	d825      	bhi.n	40043e <osc_get_rate+0x5a>
  4003f2:	a201      	add	r2, pc, #4	; (adr r2, 4003f8 <osc_get_rate+0x14>)
  4003f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4003f8:	00400419 	.word	0x00400419
  4003fc:	0040041f 	.word	0x0040041f
  400400:	00400425 	.word	0x00400425
  400404:	0040042b 	.word	0x0040042b
  400408:	0040042f 	.word	0x0040042f
  40040c:	00400433 	.word	0x00400433
  400410:	00400437 	.word	0x00400437
  400414:	0040043b 	.word	0x0040043b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400418:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40041c:	e010      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40041e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400422:	e00d      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400424:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400428:	e00a      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40042a:	4b08      	ldr	r3, [pc, #32]	; (40044c <osc_get_rate+0x68>)
  40042c:	e008      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40042e:	4b08      	ldr	r3, [pc, #32]	; (400450 <osc_get_rate+0x6c>)
  400430:	e006      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400432:	4b08      	ldr	r3, [pc, #32]	; (400454 <osc_get_rate+0x70>)
  400434:	e004      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400436:	4b07      	ldr	r3, [pc, #28]	; (400454 <osc_get_rate+0x70>)
  400438:	e002      	b.n	400440 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40043a:	4b06      	ldr	r3, [pc, #24]	; (400454 <osc_get_rate+0x70>)
  40043c:	e000      	b.n	400440 <osc_get_rate+0x5c>
	}

	return 0;
  40043e:	2300      	movs	r3, #0
}
  400440:	4618      	mov	r0, r3
  400442:	370c      	adds	r7, #12
  400444:	46bd      	mov	sp, r7
  400446:	f85d 7b04 	ldr.w	r7, [sp], #4
  40044a:	4770      	bx	lr
  40044c:	003d0900 	.word	0x003d0900
  400450:	007a1200 	.word	0x007a1200
  400454:	00b71b00 	.word	0x00b71b00

00400458 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400458:	b580      	push	{r7, lr}
  40045a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40045c:	2006      	movs	r0, #6
  40045e:	4b03      	ldr	r3, [pc, #12]	; (40046c <sysclk_get_main_hz+0x14>)
  400460:	4798      	blx	r3
  400462:	4603      	mov	r3, r0
  400464:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400466:	4618      	mov	r0, r3
  400468:	bd80      	pop	{r7, pc}
  40046a:	bf00      	nop
  40046c:	004003e5 	.word	0x004003e5

00400470 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400470:	b580      	push	{r7, lr}
  400472:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400474:	4b02      	ldr	r3, [pc, #8]	; (400480 <sysclk_get_peripheral_hz+0x10>)
  400476:	4798      	blx	r3
  400478:	4603      	mov	r3, r0
  40047a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40047c:	4618      	mov	r0, r3
  40047e:	bd80      	pop	{r7, pc}
  400480:	00400459 	.word	0x00400459

00400484 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400484:	b580      	push	{r7, lr}
  400486:	b082      	sub	sp, #8
  400488:	af00      	add	r7, sp, #0
  40048a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40048c:	6878      	ldr	r0, [r7, #4]
  40048e:	4b02      	ldr	r3, [pc, #8]	; (400498 <sysclk_enable_peripheral_clock+0x14>)
  400490:	4798      	blx	r3
}
  400492:	3708      	adds	r7, #8
  400494:	46bd      	mov	sp, r7
  400496:	bd80      	pop	{r7, pc}
  400498:	00403641 	.word	0x00403641

0040049c <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40049c:	b580      	push	{r7, lr}
  40049e:	b08c      	sub	sp, #48	; 0x30
  4004a0:	af00      	add	r7, sp, #0
  4004a2:	6078      	str	r0, [r7, #4]
  4004a4:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4004a6:	4b31      	ldr	r3, [pc, #196]	; (40056c <usart_serial_init+0xd0>)
  4004a8:	4798      	blx	r3
  4004aa:	4603      	mov	r3, r0
  4004ac:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  4004ae:	683b      	ldr	r3, [r7, #0]
  4004b0:	681b      	ldr	r3, [r3, #0]
  4004b2:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  4004b4:	683b      	ldr	r3, [r7, #0]
  4004b6:	689b      	ldr	r3, [r3, #8]
  4004b8:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  4004ba:	683b      	ldr	r3, [r7, #0]
  4004bc:	681b      	ldr	r3, [r3, #0]
  4004be:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  4004c0:	683b      	ldr	r3, [r7, #0]
  4004c2:	685b      	ldr	r3, [r3, #4]
  4004c4:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  4004c6:	683b      	ldr	r3, [r7, #0]
  4004c8:	689b      	ldr	r3, [r3, #8]
  4004ca:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  4004cc:	683b      	ldr	r3, [r7, #0]
  4004ce:	68db      	ldr	r3, [r3, #12]
  4004d0:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4004d2:	2300      	movs	r3, #0
  4004d4:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4004d6:	687a      	ldr	r2, [r7, #4]
  4004d8:	4b25      	ldr	r3, [pc, #148]	; (400570 <usart_serial_init+0xd4>)
  4004da:	429a      	cmp	r2, r3
  4004dc:	d108      	bne.n	4004f0 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  4004de:	2008      	movs	r0, #8
  4004e0:	4b24      	ldr	r3, [pc, #144]	; (400574 <usart_serial_init+0xd8>)
  4004e2:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4004e8:	6878      	ldr	r0, [r7, #4]
  4004ea:	4619      	mov	r1, r3
  4004ec:	4b22      	ldr	r3, [pc, #136]	; (400578 <usart_serial_init+0xdc>)
  4004ee:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4004f0:	687a      	ldr	r2, [r7, #4]
  4004f2:	4b22      	ldr	r3, [pc, #136]	; (40057c <usart_serial_init+0xe0>)
  4004f4:	429a      	cmp	r2, r3
  4004f6:	d108      	bne.n	40050a <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4004f8:	2009      	movs	r0, #9
  4004fa:	4b1e      	ldr	r3, [pc, #120]	; (400574 <usart_serial_init+0xd8>)
  4004fc:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4004fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400502:	6878      	ldr	r0, [r7, #4]
  400504:	4619      	mov	r1, r3
  400506:	4b1c      	ldr	r3, [pc, #112]	; (400578 <usart_serial_init+0xdc>)
  400508:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40050a:	687a      	ldr	r2, [r7, #4]
  40050c:	4b1c      	ldr	r3, [pc, #112]	; (400580 <usart_serial_init+0xe4>)
  40050e:	429a      	cmp	r2, r3
  400510:	d112      	bne.n	400538 <usart_serial_init+0x9c>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  400512:	200e      	movs	r0, #14
  400514:	4b17      	ldr	r3, [pc, #92]	; (400574 <usart_serial_init+0xd8>)
  400516:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400518:	4b14      	ldr	r3, [pc, #80]	; (40056c <usart_serial_init+0xd0>)
  40051a:	4798      	blx	r3
  40051c:	4603      	mov	r3, r0
  40051e:	f107 020c 	add.w	r2, r7, #12
  400522:	6878      	ldr	r0, [r7, #4]
  400524:	4611      	mov	r1, r2
  400526:	461a      	mov	r2, r3
  400528:	4b16      	ldr	r3, [pc, #88]	; (400584 <usart_serial_init+0xe8>)
  40052a:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40052c:	6878      	ldr	r0, [r7, #4]
  40052e:	4b16      	ldr	r3, [pc, #88]	; (400588 <usart_serial_init+0xec>)
  400530:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400532:	6878      	ldr	r0, [r7, #4]
  400534:	4b15      	ldr	r3, [pc, #84]	; (40058c <usart_serial_init+0xf0>)
  400536:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400538:	687a      	ldr	r2, [r7, #4]
  40053a:	4b15      	ldr	r3, [pc, #84]	; (400590 <usart_serial_init+0xf4>)
  40053c:	429a      	cmp	r2, r3
  40053e:	d112      	bne.n	400566 <usart_serial_init+0xca>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  400540:	200f      	movs	r0, #15
  400542:	4b0c      	ldr	r3, [pc, #48]	; (400574 <usart_serial_init+0xd8>)
  400544:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  400546:	4b09      	ldr	r3, [pc, #36]	; (40056c <usart_serial_init+0xd0>)
  400548:	4798      	blx	r3
  40054a:	4603      	mov	r3, r0
  40054c:	f107 020c 	add.w	r2, r7, #12
  400550:	6878      	ldr	r0, [r7, #4]
  400552:	4611      	mov	r1, r2
  400554:	461a      	mov	r2, r3
  400556:	4b0b      	ldr	r3, [pc, #44]	; (400584 <usart_serial_init+0xe8>)
  400558:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40055a:	6878      	ldr	r0, [r7, #4]
  40055c:	4b0a      	ldr	r3, [pc, #40]	; (400588 <usart_serial_init+0xec>)
  40055e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  400560:	6878      	ldr	r0, [r7, #4]
  400562:	4b0a      	ldr	r3, [pc, #40]	; (40058c <usart_serial_init+0xf0>)
  400564:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  400566:	3730      	adds	r7, #48	; 0x30
  400568:	46bd      	mov	sp, r7
  40056a:	bd80      	pop	{r7, pc}
  40056c:	00400471 	.word	0x00400471
  400570:	400e0600 	.word	0x400e0600
  400574:	00400485 	.word	0x00400485
  400578:	00403b69 	.word	0x00403b69
  40057c:	400e0800 	.word	0x400e0800
  400580:	40024000 	.word	0x40024000
  400584:	00403d95 	.word	0x00403d95
  400588:	00403e19 	.word	0x00403e19
  40058c:	00403e49 	.word	0x00403e49
  400590:	40028000 	.word	0x40028000

00400594 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400594:	b580      	push	{r7, lr}
  400596:	b082      	sub	sp, #8
  400598:	af00      	add	r7, sp, #0
  40059a:	6078      	str	r0, [r7, #4]
  40059c:	460b      	mov	r3, r1
  40059e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4005a0:	687a      	ldr	r2, [r7, #4]
  4005a2:	4b20      	ldr	r3, [pc, #128]	; (400624 <usart_serial_putchar+0x90>)
  4005a4:	429a      	cmp	r2, r3
  4005a6:	d10a      	bne.n	4005be <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005a8:	bf00      	nop
  4005aa:	78fb      	ldrb	r3, [r7, #3]
  4005ac:	6878      	ldr	r0, [r7, #4]
  4005ae:	4619      	mov	r1, r3
  4005b0:	4b1d      	ldr	r3, [pc, #116]	; (400628 <usart_serial_putchar+0x94>)
  4005b2:	4798      	blx	r3
  4005b4:	4603      	mov	r3, r0
  4005b6:	2b00      	cmp	r3, #0
  4005b8:	d1f7      	bne.n	4005aa <usart_serial_putchar+0x16>
		return 1;
  4005ba:	2301      	movs	r3, #1
  4005bc:	e02d      	b.n	40061a <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4005be:	687a      	ldr	r2, [r7, #4]
  4005c0:	4b1a      	ldr	r3, [pc, #104]	; (40062c <usart_serial_putchar+0x98>)
  4005c2:	429a      	cmp	r2, r3
  4005c4:	d10a      	bne.n	4005dc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4005c6:	bf00      	nop
  4005c8:	78fb      	ldrb	r3, [r7, #3]
  4005ca:	6878      	ldr	r0, [r7, #4]
  4005cc:	4619      	mov	r1, r3
  4005ce:	4b16      	ldr	r3, [pc, #88]	; (400628 <usart_serial_putchar+0x94>)
  4005d0:	4798      	blx	r3
  4005d2:	4603      	mov	r3, r0
  4005d4:	2b00      	cmp	r3, #0
  4005d6:	d1f7      	bne.n	4005c8 <usart_serial_putchar+0x34>
		return 1;
  4005d8:	2301      	movs	r3, #1
  4005da:	e01e      	b.n	40061a <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4005dc:	687a      	ldr	r2, [r7, #4]
  4005de:	4b14      	ldr	r3, [pc, #80]	; (400630 <usart_serial_putchar+0x9c>)
  4005e0:	429a      	cmp	r2, r3
  4005e2:	d10a      	bne.n	4005fa <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4005e4:	bf00      	nop
  4005e6:	78fb      	ldrb	r3, [r7, #3]
  4005e8:	6878      	ldr	r0, [r7, #4]
  4005ea:	4619      	mov	r1, r3
  4005ec:	4b11      	ldr	r3, [pc, #68]	; (400634 <usart_serial_putchar+0xa0>)
  4005ee:	4798      	blx	r3
  4005f0:	4603      	mov	r3, r0
  4005f2:	2b00      	cmp	r3, #0
  4005f4:	d1f7      	bne.n	4005e6 <usart_serial_putchar+0x52>
		return 1;
  4005f6:	2301      	movs	r3, #1
  4005f8:	e00f      	b.n	40061a <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4005fa:	687a      	ldr	r2, [r7, #4]
  4005fc:	4b0e      	ldr	r3, [pc, #56]	; (400638 <usart_serial_putchar+0xa4>)
  4005fe:	429a      	cmp	r2, r3
  400600:	d10a      	bne.n	400618 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  400602:	bf00      	nop
  400604:	78fb      	ldrb	r3, [r7, #3]
  400606:	6878      	ldr	r0, [r7, #4]
  400608:	4619      	mov	r1, r3
  40060a:	4b0a      	ldr	r3, [pc, #40]	; (400634 <usart_serial_putchar+0xa0>)
  40060c:	4798      	blx	r3
  40060e:	4603      	mov	r3, r0
  400610:	2b00      	cmp	r3, #0
  400612:	d1f7      	bne.n	400604 <usart_serial_putchar+0x70>
		return 1;
  400614:	2301      	movs	r3, #1
  400616:	e000      	b.n	40061a <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400618:	2300      	movs	r3, #0
}
  40061a:	4618      	mov	r0, r3
  40061c:	3708      	adds	r7, #8
  40061e:	46bd      	mov	sp, r7
  400620:	bd80      	pop	{r7, pc}
  400622:	bf00      	nop
  400624:	400e0600 	.word	0x400e0600
  400628:	00403c51 	.word	0x00403c51
  40062c:	400e0800 	.word	0x400e0800
  400630:	40024000 	.word	0x40024000
  400634:	00403eb1 	.word	0x00403eb1
  400638:	40028000 	.word	0x40028000

0040063c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40063c:	b580      	push	{r7, lr}
  40063e:	b084      	sub	sp, #16
  400640:	af00      	add	r7, sp, #0
  400642:	6078      	str	r0, [r7, #4]
  400644:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400646:	2300      	movs	r3, #0
  400648:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40064a:	687a      	ldr	r2, [r7, #4]
  40064c:	4b1e      	ldr	r3, [pc, #120]	; (4006c8 <usart_serial_getchar+0x8c>)
  40064e:	429a      	cmp	r2, r3
  400650:	d107      	bne.n	400662 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400652:	bf00      	nop
  400654:	6878      	ldr	r0, [r7, #4]
  400656:	6839      	ldr	r1, [r7, #0]
  400658:	4b1c      	ldr	r3, [pc, #112]	; (4006cc <usart_serial_getchar+0x90>)
  40065a:	4798      	blx	r3
  40065c:	4603      	mov	r3, r0
  40065e:	2b00      	cmp	r3, #0
  400660:	d1f8      	bne.n	400654 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400662:	687a      	ldr	r2, [r7, #4]
  400664:	4b1a      	ldr	r3, [pc, #104]	; (4006d0 <usart_serial_getchar+0x94>)
  400666:	429a      	cmp	r2, r3
  400668:	d107      	bne.n	40067a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40066a:	bf00      	nop
  40066c:	6878      	ldr	r0, [r7, #4]
  40066e:	6839      	ldr	r1, [r7, #0]
  400670:	4b16      	ldr	r3, [pc, #88]	; (4006cc <usart_serial_getchar+0x90>)
  400672:	4798      	blx	r3
  400674:	4603      	mov	r3, r0
  400676:	2b00      	cmp	r3, #0
  400678:	d1f8      	bne.n	40066c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40067a:	687a      	ldr	r2, [r7, #4]
  40067c:	4b15      	ldr	r3, [pc, #84]	; (4006d4 <usart_serial_getchar+0x98>)
  40067e:	429a      	cmp	r2, r3
  400680:	d10d      	bne.n	40069e <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  400682:	bf00      	nop
  400684:	f107 030c 	add.w	r3, r7, #12
  400688:	6878      	ldr	r0, [r7, #4]
  40068a:	4619      	mov	r1, r3
  40068c:	4b12      	ldr	r3, [pc, #72]	; (4006d8 <usart_serial_getchar+0x9c>)
  40068e:	4798      	blx	r3
  400690:	4603      	mov	r3, r0
  400692:	2b00      	cmp	r3, #0
  400694:	d1f6      	bne.n	400684 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	b2da      	uxtb	r2, r3
  40069a:	683b      	ldr	r3, [r7, #0]
  40069c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40069e:	687a      	ldr	r2, [r7, #4]
  4006a0:	4b0e      	ldr	r3, [pc, #56]	; (4006dc <usart_serial_getchar+0xa0>)
  4006a2:	429a      	cmp	r2, r3
  4006a4:	d10d      	bne.n	4006c2 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  4006a6:	bf00      	nop
  4006a8:	f107 030c 	add.w	r3, r7, #12
  4006ac:	6878      	ldr	r0, [r7, #4]
  4006ae:	4619      	mov	r1, r3
  4006b0:	4b09      	ldr	r3, [pc, #36]	; (4006d8 <usart_serial_getchar+0x9c>)
  4006b2:	4798      	blx	r3
  4006b4:	4603      	mov	r3, r0
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d1f6      	bne.n	4006a8 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	b2da      	uxtb	r2, r3
  4006be:	683b      	ldr	r3, [r7, #0]
  4006c0:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4006c2:	3710      	adds	r7, #16
  4006c4:	46bd      	mov	sp, r7
  4006c6:	bd80      	pop	{r7, pc}
  4006c8:	400e0600 	.word	0x400e0600
  4006cc:	00403c81 	.word	0x00403c81
  4006d0:	400e0800 	.word	0x400e0800
  4006d4:	40024000 	.word	0x40024000
  4006d8:	00403ee5 	.word	0x00403ee5
  4006dc:	40028000 	.word	0x40028000

004006e0 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4006e0:	b580      	push	{r7, lr}
  4006e2:	b082      	sub	sp, #8
  4006e4:	af00      	add	r7, sp, #0
  4006e6:	6078      	str	r0, [r7, #4]
  4006e8:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4006ea:	4b0f      	ldr	r3, [pc, #60]	; (400728 <stdio_serial_init+0x48>)
  4006ec:	687a      	ldr	r2, [r7, #4]
  4006ee:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4006f0:	4b0e      	ldr	r3, [pc, #56]	; (40072c <stdio_serial_init+0x4c>)
  4006f2:	4a0f      	ldr	r2, [pc, #60]	; (400730 <stdio_serial_init+0x50>)
  4006f4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4006f6:	4b0f      	ldr	r3, [pc, #60]	; (400734 <stdio_serial_init+0x54>)
  4006f8:	4a0f      	ldr	r2, [pc, #60]	; (400738 <stdio_serial_init+0x58>)
  4006fa:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4006fc:	6878      	ldr	r0, [r7, #4]
  4006fe:	6839      	ldr	r1, [r7, #0]
  400700:	4b0e      	ldr	r3, [pc, #56]	; (40073c <stdio_serial_init+0x5c>)
  400702:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400704:	4b0e      	ldr	r3, [pc, #56]	; (400740 <stdio_serial_init+0x60>)
  400706:	681b      	ldr	r3, [r3, #0]
  400708:	689b      	ldr	r3, [r3, #8]
  40070a:	4618      	mov	r0, r3
  40070c:	2100      	movs	r1, #0
  40070e:	4b0d      	ldr	r3, [pc, #52]	; (400744 <stdio_serial_init+0x64>)
  400710:	4798      	blx	r3
	setbuf(stdin, NULL);
  400712:	4b0b      	ldr	r3, [pc, #44]	; (400740 <stdio_serial_init+0x60>)
  400714:	681b      	ldr	r3, [r3, #0]
  400716:	685b      	ldr	r3, [r3, #4]
  400718:	4618      	mov	r0, r3
  40071a:	2100      	movs	r1, #0
  40071c:	4b09      	ldr	r3, [pc, #36]	; (400744 <stdio_serial_init+0x64>)
  40071e:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  400720:	3708      	adds	r7, #8
  400722:	46bd      	mov	sp, r7
  400724:	bd80      	pop	{r7, pc}
  400726:	bf00      	nop
  400728:	20003fd8 	.word	0x20003fd8
  40072c:	20003fd4 	.word	0x20003fd4
  400730:	00400595 	.word	0x00400595
  400734:	20003fd0 	.word	0x20003fd0
  400738:	0040063d 	.word	0x0040063d
  40073c:	0040049d 	.word	0x0040049d
  400740:	20000560 	.word	0x20000560
  400744:	00408351 	.word	0x00408351

00400748 <printf_mux>:
#include <asf.h>
#include <stdarg.h>

xSemaphoreHandle xMux;

void printf_mux( const char * format, ... ){
  400748:	b40f      	push	{r0, r1, r2, r3}
  40074a:	b590      	push	{r4, r7, lr}
  40074c:	b083      	sub	sp, #12
  40074e:	af00      	add	r7, sp, #0
	xSemaphoreTake(xMux, 1000/portTICK_RATE_MS);
  400750:	4b10      	ldr	r3, [pc, #64]	; (400794 <printf_mux+0x4c>)
  400752:	681b      	ldr	r3, [r3, #0]
  400754:	4618      	mov	r0, r3
  400756:	2100      	movs	r1, #0
  400758:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40075c:	2300      	movs	r3, #0
  40075e:	4c0e      	ldr	r4, [pc, #56]	; (400798 <printf_mux+0x50>)
  400760:	47a0      	blx	r4
	va_list(args);
	va_start(args, format);
  400762:	f107 031c 	add.w	r3, r7, #28
  400766:	607b      	str	r3, [r7, #4]
	vprintf(format, args);
  400768:	69b8      	ldr	r0, [r7, #24]
  40076a:	6879      	ldr	r1, [r7, #4]
  40076c:	4b0b      	ldr	r3, [pc, #44]	; (40079c <printf_mux+0x54>)
  40076e:	4798      	blx	r3
	printf("\n");
  400770:	480b      	ldr	r0, [pc, #44]	; (4007a0 <printf_mux+0x58>)
  400772:	4b0c      	ldr	r3, [pc, #48]	; (4007a4 <printf_mux+0x5c>)
  400774:	4798      	blx	r3
	va_end(args);
	xSemaphoreGive(xMux);
  400776:	4b07      	ldr	r3, [pc, #28]	; (400794 <printf_mux+0x4c>)
  400778:	681b      	ldr	r3, [r3, #0]
  40077a:	4618      	mov	r0, r3
  40077c:	2100      	movs	r1, #0
  40077e:	2200      	movs	r2, #0
  400780:	2300      	movs	r3, #0
  400782:	4c09      	ldr	r4, [pc, #36]	; (4007a8 <printf_mux+0x60>)
  400784:	47a0      	blx	r4
}
  400786:	370c      	adds	r7, #12
  400788:	46bd      	mov	sp, r7
  40078a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  40078e:	b004      	add	sp, #16
  400790:	4770      	bx	lr
  400792:	bf00      	nop
  400794:	20003fcc 	.word	0x20003fcc
  400798:	00404cc5 	.word	0x00404cc5
  40079c:	0040a8b9 	.word	0x0040a8b9
  4007a0:	0040f650 	.word	0x0040f650
  4007a4:	00408141 	.word	0x00408141
  4007a8:	00404a99 	.word	0x00404a99

004007ac <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  4007ac:	b590      	push	{r4, r7, lr}
  4007ae:	b085      	sub	sp, #20
  4007b0:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
  4007b2:	4b0f      	ldr	r3, [pc, #60]	; (4007f0 <configure_console+0x44>)
  4007b4:	463c      	mov	r4, r7
  4007b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4007b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  4007bc:	2008      	movs	r0, #8
  4007be:	4b0d      	ldr	r3, [pc, #52]	; (4007f4 <configure_console+0x48>)
  4007c0:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  4007c2:	463b      	mov	r3, r7
  4007c4:	480c      	ldr	r0, [pc, #48]	; (4007f8 <configure_console+0x4c>)
  4007c6:	4619      	mov	r1, r3
  4007c8:	4b0c      	ldr	r3, [pc, #48]	; (4007fc <configure_console+0x50>)
  4007ca:	4798      	blx	r3
	
	xMux = xSemaphoreCreateMutex();
  4007cc:	2001      	movs	r0, #1
  4007ce:	4b0c      	ldr	r3, [pc, #48]	; (400800 <configure_console+0x54>)
  4007d0:	4798      	blx	r3
  4007d2:	4602      	mov	r2, r0
  4007d4:	4b0b      	ldr	r3, [pc, #44]	; (400804 <configure_console+0x58>)
  4007d6:	601a      	str	r2, [r3, #0]
	xSemaphoreGive(xMux);
  4007d8:	4b0a      	ldr	r3, [pc, #40]	; (400804 <configure_console+0x58>)
  4007da:	681b      	ldr	r3, [r3, #0]
  4007dc:	4618      	mov	r0, r3
  4007de:	2100      	movs	r1, #0
  4007e0:	2200      	movs	r2, #0
  4007e2:	2300      	movs	r3, #0
  4007e4:	4c08      	ldr	r4, [pc, #32]	; (400808 <configure_console+0x5c>)
  4007e6:	47a0      	blx	r4
  4007e8:	3714      	adds	r7, #20
  4007ea:	46bd      	mov	sp, r7
  4007ec:	bd90      	pop	{r4, r7, pc}
  4007ee:	bf00      	nop
  4007f0:	0040f654 	.word	0x0040f654
  4007f4:	00400485 	.word	0x00400485
  4007f8:	400e0600 	.word	0x400e0600
  4007fc:	004006e1 	.word	0x004006e1
  400800:	004049f5 	.word	0x004049f5
  400804:	20003fcc 	.word	0x20003fcc
  400808:	00404a99 	.word	0x00404a99

0040080c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  40080c:	b580      	push	{r7, lr}
  40080e:	b082      	sub	sp, #8
  400810:	af00      	add	r7, sp, #0
  400812:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400814:	687b      	ldr	r3, [r7, #4]
  400816:	2b07      	cmp	r3, #7
  400818:	d830      	bhi.n	40087c <osc_enable+0x70>
  40081a:	a201      	add	r2, pc, #4	; (adr r2, 400820 <osc_enable+0x14>)
  40081c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400820:	0040087d 	.word	0x0040087d
  400824:	00400841 	.word	0x00400841
  400828:	00400849 	.word	0x00400849
  40082c:	00400851 	.word	0x00400851
  400830:	00400859 	.word	0x00400859
  400834:	00400861 	.word	0x00400861
  400838:	00400869 	.word	0x00400869
  40083c:	00400873 	.word	0x00400873
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400840:	2000      	movs	r0, #0
  400842:	4b10      	ldr	r3, [pc, #64]	; (400884 <osc_enable+0x78>)
  400844:	4798      	blx	r3
		break;
  400846:	e019      	b.n	40087c <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400848:	2001      	movs	r0, #1
  40084a:	4b0e      	ldr	r3, [pc, #56]	; (400884 <osc_enable+0x78>)
  40084c:	4798      	blx	r3
		break;
  40084e:	e015      	b.n	40087c <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400850:	2000      	movs	r0, #0
  400852:	4b0d      	ldr	r3, [pc, #52]	; (400888 <osc_enable+0x7c>)
  400854:	4798      	blx	r3
		break;
  400856:	e011      	b.n	40087c <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400858:	2010      	movs	r0, #16
  40085a:	4b0b      	ldr	r3, [pc, #44]	; (400888 <osc_enable+0x7c>)
  40085c:	4798      	blx	r3
		break;
  40085e:	e00d      	b.n	40087c <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400860:	2020      	movs	r0, #32
  400862:	4b09      	ldr	r3, [pc, #36]	; (400888 <osc_enable+0x7c>)
  400864:	4798      	blx	r3
		break;
  400866:	e009      	b.n	40087c <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400868:	2000      	movs	r0, #0
  40086a:	213e      	movs	r1, #62	; 0x3e
  40086c:	4b07      	ldr	r3, [pc, #28]	; (40088c <osc_enable+0x80>)
  40086e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400870:	e004      	b.n	40087c <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400872:	2001      	movs	r0, #1
  400874:	213e      	movs	r1, #62	; 0x3e
  400876:	4b05      	ldr	r3, [pc, #20]	; (40088c <osc_enable+0x80>)
  400878:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40087a:	bf00      	nop
	}
}
  40087c:	3708      	adds	r7, #8
  40087e:	46bd      	mov	sp, r7
  400880:	bd80      	pop	{r7, pc}
  400882:	bf00      	nop
  400884:	0040349d 	.word	0x0040349d
  400888:	00403509 	.word	0x00403509
  40088c:	00403579 	.word	0x00403579

00400890 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400890:	b580      	push	{r7, lr}
  400892:	b082      	sub	sp, #8
  400894:	af00      	add	r7, sp, #0
  400896:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400898:	687b      	ldr	r3, [r7, #4]
  40089a:	2b07      	cmp	r3, #7
  40089c:	d826      	bhi.n	4008ec <osc_is_ready+0x5c>
  40089e:	a201      	add	r2, pc, #4	; (adr r2, 4008a4 <osc_is_ready+0x14>)
  4008a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4008a4:	004008c5 	.word	0x004008c5
  4008a8:	004008c9 	.word	0x004008c9
  4008ac:	004008c9 	.word	0x004008c9
  4008b0:	004008db 	.word	0x004008db
  4008b4:	004008db 	.word	0x004008db
  4008b8:	004008db 	.word	0x004008db
  4008bc:	004008db 	.word	0x004008db
  4008c0:	004008db 	.word	0x004008db
	case OSC_SLCK_32K_RC:
		return 1;
  4008c4:	2301      	movs	r3, #1
  4008c6:	e012      	b.n	4008ee <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4008c8:	4b0b      	ldr	r3, [pc, #44]	; (4008f8 <osc_is_ready+0x68>)
  4008ca:	4798      	blx	r3
  4008cc:	4603      	mov	r3, r0
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	bf0c      	ite	eq
  4008d2:	2300      	moveq	r3, #0
  4008d4:	2301      	movne	r3, #1
  4008d6:	b2db      	uxtb	r3, r3
  4008d8:	e009      	b.n	4008ee <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4008da:	4b08      	ldr	r3, [pc, #32]	; (4008fc <osc_is_ready+0x6c>)
  4008dc:	4798      	blx	r3
  4008de:	4603      	mov	r3, r0
  4008e0:	2b00      	cmp	r3, #0
  4008e2:	bf0c      	ite	eq
  4008e4:	2300      	moveq	r3, #0
  4008e6:	2301      	movne	r3, #1
  4008e8:	b2db      	uxtb	r3, r3
  4008ea:	e000      	b.n	4008ee <osc_is_ready+0x5e>
	}

	return 0;
  4008ec:	2300      	movs	r3, #0
}
  4008ee:	4618      	mov	r0, r3
  4008f0:	3708      	adds	r7, #8
  4008f2:	46bd      	mov	sp, r7
  4008f4:	bd80      	pop	{r7, pc}
  4008f6:	bf00      	nop
  4008f8:	004034d5 	.word	0x004034d5
  4008fc:	004035f1 	.word	0x004035f1

00400900 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400900:	b480      	push	{r7}
  400902:	b083      	sub	sp, #12
  400904:	af00      	add	r7, sp, #0
  400906:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	2b07      	cmp	r3, #7
  40090c:	d825      	bhi.n	40095a <osc_get_rate+0x5a>
  40090e:	a201      	add	r2, pc, #4	; (adr r2, 400914 <osc_get_rate+0x14>)
  400910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400914:	00400935 	.word	0x00400935
  400918:	0040093b 	.word	0x0040093b
  40091c:	00400941 	.word	0x00400941
  400920:	00400947 	.word	0x00400947
  400924:	0040094b 	.word	0x0040094b
  400928:	0040094f 	.word	0x0040094f
  40092c:	00400953 	.word	0x00400953
  400930:	00400957 	.word	0x00400957
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400934:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400938:	e010      	b.n	40095c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40093a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40093e:	e00d      	b.n	40095c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400940:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400944:	e00a      	b.n	40095c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400946:	4b08      	ldr	r3, [pc, #32]	; (400968 <osc_get_rate+0x68>)
  400948:	e008      	b.n	40095c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40094a:	4b08      	ldr	r3, [pc, #32]	; (40096c <osc_get_rate+0x6c>)
  40094c:	e006      	b.n	40095c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40094e:	4b08      	ldr	r3, [pc, #32]	; (400970 <osc_get_rate+0x70>)
  400950:	e004      	b.n	40095c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400952:	4b07      	ldr	r3, [pc, #28]	; (400970 <osc_get_rate+0x70>)
  400954:	e002      	b.n	40095c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400956:	4b06      	ldr	r3, [pc, #24]	; (400970 <osc_get_rate+0x70>)
  400958:	e000      	b.n	40095c <osc_get_rate+0x5c>
	}

	return 0;
  40095a:	2300      	movs	r3, #0
}
  40095c:	4618      	mov	r0, r3
  40095e:	370c      	adds	r7, #12
  400960:	46bd      	mov	sp, r7
  400962:	f85d 7b04 	ldr.w	r7, [sp], #4
  400966:	4770      	bx	lr
  400968:	003d0900 	.word	0x003d0900
  40096c:	007a1200 	.word	0x007a1200
  400970:	00b71b00 	.word	0x00b71b00

00400974 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400974:	b580      	push	{r7, lr}
  400976:	b082      	sub	sp, #8
  400978:	af00      	add	r7, sp, #0
  40097a:	4603      	mov	r3, r0
  40097c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40097e:	bf00      	nop
  400980:	79fb      	ldrb	r3, [r7, #7]
  400982:	4618      	mov	r0, r3
  400984:	4b05      	ldr	r3, [pc, #20]	; (40099c <osc_wait_ready+0x28>)
  400986:	4798      	blx	r3
  400988:	4603      	mov	r3, r0
  40098a:	f083 0301 	eor.w	r3, r3, #1
  40098e:	b2db      	uxtb	r3, r3
  400990:	2b00      	cmp	r3, #0
  400992:	d1f5      	bne.n	400980 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400994:	3708      	adds	r7, #8
  400996:	46bd      	mov	sp, r7
  400998:	bd80      	pop	{r7, pc}
  40099a:	bf00      	nop
  40099c:	00400891 	.word	0x00400891

004009a0 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4009a0:	b580      	push	{r7, lr}
  4009a2:	b086      	sub	sp, #24
  4009a4:	af00      	add	r7, sp, #0
  4009a6:	60f8      	str	r0, [r7, #12]
  4009a8:	607a      	str	r2, [r7, #4]
  4009aa:	603b      	str	r3, [r7, #0]
  4009ac:	460b      	mov	r3, r1
  4009ae:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4009b0:	7afb      	ldrb	r3, [r7, #11]
  4009b2:	4618      	mov	r0, r3
  4009b4:	4b0d      	ldr	r3, [pc, #52]	; (4009ec <pll_config_init+0x4c>)
  4009b6:	4798      	blx	r3
  4009b8:	4602      	mov	r2, r0
  4009ba:	687b      	ldr	r3, [r7, #4]
  4009bc:	fbb2 f3f3 	udiv	r3, r2, r3
  4009c0:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4009c2:	697b      	ldr	r3, [r7, #20]
  4009c4:	683a      	ldr	r2, [r7, #0]
  4009c6:	fb02 f303 	mul.w	r3, r2, r3
  4009ca:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4009cc:	683b      	ldr	r3, [r7, #0]
  4009ce:	3b01      	subs	r3, #1
  4009d0:	041a      	lsls	r2, r3, #16
  4009d2:	4b07      	ldr	r3, [pc, #28]	; (4009f0 <pll_config_init+0x50>)
  4009d4:	4013      	ands	r3, r2
  4009d6:	687a      	ldr	r2, [r7, #4]
  4009d8:	b2d2      	uxtb	r2, r2
  4009da:	4313      	orrs	r3, r2
  4009dc:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4009e0:	68fb      	ldr	r3, [r7, #12]
  4009e2:	601a      	str	r2, [r3, #0]
}
  4009e4:	3718      	adds	r7, #24
  4009e6:	46bd      	mov	sp, r7
  4009e8:	bd80      	pop	{r7, pc}
  4009ea:	bf00      	nop
  4009ec:	00400901 	.word	0x00400901
  4009f0:	07ff0000 	.word	0x07ff0000

004009f4 <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4009f4:	b580      	push	{r7, lr}
  4009f6:	b082      	sub	sp, #8
  4009f8:	af00      	add	r7, sp, #0
  4009fa:	6078      	str	r0, [r7, #4]
  4009fc:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4009fe:	683b      	ldr	r3, [r7, #0]
  400a00:	2b00      	cmp	r3, #0
  400a02:	d107      	bne.n	400a14 <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  400a04:	4b05      	ldr	r3, [pc, #20]	; (400a1c <pll_enable+0x28>)
  400a06:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400a08:	4b05      	ldr	r3, [pc, #20]	; (400a20 <pll_enable+0x2c>)
  400a0a:	687a      	ldr	r2, [r7, #4]
  400a0c:	6812      	ldr	r2, [r2, #0]
  400a0e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  400a12:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  400a14:	3708      	adds	r7, #8
  400a16:	46bd      	mov	sp, r7
  400a18:	bd80      	pop	{r7, pc}
  400a1a:	bf00      	nop
  400a1c:	0040360d 	.word	0x0040360d
  400a20:	400e0400 	.word	0x400e0400

00400a24 <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400a24:	b580      	push	{r7, lr}
  400a26:	b082      	sub	sp, #8
  400a28:	af00      	add	r7, sp, #0
  400a2a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400a2c:	687b      	ldr	r3, [r7, #4]
  400a2e:	2b00      	cmp	r3, #0
  400a30:	d103      	bne.n	400a3a <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400a32:	4b04      	ldr	r3, [pc, #16]	; (400a44 <pll_is_locked+0x20>)
  400a34:	4798      	blx	r3
  400a36:	4603      	mov	r3, r0
  400a38:	e000      	b.n	400a3c <pll_is_locked+0x18>
	}
	else {
		return 0;
  400a3a:	2300      	movs	r3, #0
	}
}
  400a3c:	4618      	mov	r0, r3
  400a3e:	3708      	adds	r7, #8
  400a40:	46bd      	mov	sp, r7
  400a42:	bd80      	pop	{r7, pc}
  400a44:	00403625 	.word	0x00403625

00400a48 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400a48:	b580      	push	{r7, lr}
  400a4a:	b082      	sub	sp, #8
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	4603      	mov	r3, r0
  400a50:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400a52:	79fb      	ldrb	r3, [r7, #7]
  400a54:	3b03      	subs	r3, #3
  400a56:	2b04      	cmp	r3, #4
  400a58:	d808      	bhi.n	400a6c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400a5a:	79fb      	ldrb	r3, [r7, #7]
  400a5c:	4618      	mov	r0, r3
  400a5e:	4b05      	ldr	r3, [pc, #20]	; (400a74 <pll_enable_source+0x2c>)
  400a60:	4798      	blx	r3
		osc_wait_ready(e_src);
  400a62:	79fb      	ldrb	r3, [r7, #7]
  400a64:	4618      	mov	r0, r3
  400a66:	4b04      	ldr	r3, [pc, #16]	; (400a78 <pll_enable_source+0x30>)
  400a68:	4798      	blx	r3
		break;
  400a6a:	e000      	b.n	400a6e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400a6c:	bf00      	nop
	}
}
  400a6e:	3708      	adds	r7, #8
  400a70:	46bd      	mov	sp, r7
  400a72:	bd80      	pop	{r7, pc}
  400a74:	0040080d 	.word	0x0040080d
  400a78:	00400975 	.word	0x00400975

00400a7c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400a7c:	b580      	push	{r7, lr}
  400a7e:	b082      	sub	sp, #8
  400a80:	af00      	add	r7, sp, #0
  400a82:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a84:	bf00      	nop
  400a86:	6878      	ldr	r0, [r7, #4]
  400a88:	4b04      	ldr	r3, [pc, #16]	; (400a9c <pll_wait_for_lock+0x20>)
  400a8a:	4798      	blx	r3
  400a8c:	4603      	mov	r3, r0
  400a8e:	2b00      	cmp	r3, #0
  400a90:	d0f9      	beq.n	400a86 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400a92:	2300      	movs	r3, #0
}
  400a94:	4618      	mov	r0, r3
  400a96:	3708      	adds	r7, #8
  400a98:	46bd      	mov	sp, r7
  400a9a:	bd80      	pop	{r7, pc}
  400a9c:	00400a25 	.word	0x00400a25

00400aa0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400aa0:	b580      	push	{r7, lr}
  400aa2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400aa4:	2006      	movs	r0, #6
  400aa6:	4b03      	ldr	r3, [pc, #12]	; (400ab4 <sysclk_get_main_hz+0x14>)
  400aa8:	4798      	blx	r3
  400aaa:	4603      	mov	r3, r0
  400aac:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400aae:	4618      	mov	r0, r3
  400ab0:	bd80      	pop	{r7, pc}
  400ab2:	bf00      	nop
  400ab4:	00400901 	.word	0x00400901

00400ab8 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400ab8:	b580      	push	{r7, lr}
  400aba:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400abc:	4b02      	ldr	r3, [pc, #8]	; (400ac8 <sysclk_get_cpu_hz+0x10>)
  400abe:	4798      	blx	r3
  400ac0:	4603      	mov	r3, r0
  400ac2:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400ac4:	4618      	mov	r0, r3
  400ac6:	bd80      	pop	{r7, pc}
  400ac8:	00400aa1 	.word	0x00400aa1

00400acc <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400acc:	b590      	push	{r4, r7, lr}
  400ace:	b083      	sub	sp, #12
  400ad0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400ad2:	4811      	ldr	r0, [pc, #68]	; (400b18 <sysclk_init+0x4c>)
  400ad4:	4b11      	ldr	r3, [pc, #68]	; (400b1c <sysclk_init+0x50>)
  400ad6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400ad8:	2006      	movs	r0, #6
  400ada:	4b11      	ldr	r3, [pc, #68]	; (400b20 <sysclk_init+0x54>)
  400adc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400ade:	1d3b      	adds	r3, r7, #4
  400ae0:	4618      	mov	r0, r3
  400ae2:	2106      	movs	r1, #6
  400ae4:	2201      	movs	r2, #1
  400ae6:	2308      	movs	r3, #8
  400ae8:	4c0e      	ldr	r4, [pc, #56]	; (400b24 <sysclk_init+0x58>)
  400aea:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400aec:	1d3b      	adds	r3, r7, #4
  400aee:	4618      	mov	r0, r3
  400af0:	2100      	movs	r1, #0
  400af2:	4b0d      	ldr	r3, [pc, #52]	; (400b28 <sysclk_init+0x5c>)
  400af4:	4798      	blx	r3
		pll_wait_for_lock(0);
  400af6:	2000      	movs	r0, #0
  400af8:	4b0c      	ldr	r3, [pc, #48]	; (400b2c <sysclk_init+0x60>)
  400afa:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400afc:	2010      	movs	r0, #16
  400afe:	4b0c      	ldr	r3, [pc, #48]	; (400b30 <sysclk_init+0x64>)
  400b00:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b02:	4b0c      	ldr	r3, [pc, #48]	; (400b34 <sysclk_init+0x68>)
  400b04:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b06:	4b0c      	ldr	r3, [pc, #48]	; (400b38 <sysclk_init+0x6c>)
  400b08:	4798      	blx	r3
  400b0a:	4603      	mov	r3, r0
  400b0c:	4618      	mov	r0, r3
  400b0e:	4b03      	ldr	r3, [pc, #12]	; (400b1c <sysclk_init+0x50>)
  400b10:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400b12:	370c      	adds	r7, #12
  400b14:	46bd      	mov	sp, r7
  400b16:	bd90      	pop	{r4, r7, pc}
  400b18:	02dc6c00 	.word	0x02dc6c00
  400b1c:	200000c5 	.word	0x200000c5
  400b20:	00400a49 	.word	0x00400a49
  400b24:	004009a1 	.word	0x004009a1
  400b28:	004009f5 	.word	0x004009f5
  400b2c:	00400a7d 	.word	0x00400a7d
  400b30:	00403419 	.word	0x00403419
  400b34:	00403fe9 	.word	0x00403fe9
  400b38:	00400ab9 	.word	0x00400ab9

00400b3c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  400b3c:	b480      	push	{r7}
  400b3e:	b083      	sub	sp, #12
  400b40:	af00      	add	r7, sp, #0
  400b42:	4603      	mov	r3, r0
  400b44:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400b46:	4b08      	ldr	r3, [pc, #32]	; (400b68 <NVIC_EnableIRQ+0x2c>)
  400b48:	f997 2007 	ldrsb.w	r2, [r7, #7]
  400b4c:	0952      	lsrs	r2, r2, #5
  400b4e:	79f9      	ldrb	r1, [r7, #7]
  400b50:	f001 011f 	and.w	r1, r1, #31
  400b54:	2001      	movs	r0, #1
  400b56:	fa00 f101 	lsl.w	r1, r0, r1
  400b5a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400b5e:	370c      	adds	r7, #12
  400b60:	46bd      	mov	sp, r7
  400b62:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b66:	4770      	bx	lr
  400b68:	e000e100 	.word	0xe000e100

00400b6c <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400b6c:	b480      	push	{r7}
  400b6e:	b083      	sub	sp, #12
  400b70:	af00      	add	r7, sp, #0
  400b72:	4603      	mov	r3, r0
  400b74:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400b76:	4b09      	ldr	r3, [pc, #36]	; (400b9c <NVIC_ClearPendingIRQ+0x30>)
  400b78:	f997 2007 	ldrsb.w	r2, [r7, #7]
  400b7c:	0952      	lsrs	r2, r2, #5
  400b7e:	79f9      	ldrb	r1, [r7, #7]
  400b80:	f001 011f 	and.w	r1, r1, #31
  400b84:	2001      	movs	r0, #1
  400b86:	fa00 f101 	lsl.w	r1, r0, r1
  400b8a:	3260      	adds	r2, #96	; 0x60
  400b8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400b90:	370c      	adds	r7, #12
  400b92:	46bd      	mov	sp, r7
  400b94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b98:	4770      	bx	lr
  400b9a:	bf00      	nop
  400b9c:	e000e100 	.word	0xe000e100

00400ba0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400ba0:	b480      	push	{r7}
  400ba2:	b083      	sub	sp, #12
  400ba4:	af00      	add	r7, sp, #0
  400ba6:	4603      	mov	r3, r0
  400ba8:	6039      	str	r1, [r7, #0]
  400baa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  400bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bb0:	2b00      	cmp	r3, #0
  400bb2:	da0b      	bge.n	400bcc <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400bb4:	490d      	ldr	r1, [pc, #52]	; (400bec <NVIC_SetPriority+0x4c>)
  400bb6:	79fb      	ldrb	r3, [r7, #7]
  400bb8:	f003 030f 	and.w	r3, r3, #15
  400bbc:	3b04      	subs	r3, #4
  400bbe:	683a      	ldr	r2, [r7, #0]
  400bc0:	b2d2      	uxtb	r2, r2
  400bc2:	0112      	lsls	r2, r2, #4
  400bc4:	b2d2      	uxtb	r2, r2
  400bc6:	440b      	add	r3, r1
  400bc8:	761a      	strb	r2, [r3, #24]
  400bca:	e009      	b.n	400be0 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400bcc:	4908      	ldr	r1, [pc, #32]	; (400bf0 <NVIC_SetPriority+0x50>)
  400bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400bd2:	683a      	ldr	r2, [r7, #0]
  400bd4:	b2d2      	uxtb	r2, r2
  400bd6:	0112      	lsls	r2, r2, #4
  400bd8:	b2d2      	uxtb	r2, r2
  400bda:	440b      	add	r3, r1
  400bdc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  400be0:	370c      	adds	r7, #12
  400be2:	46bd      	mov	sp, r7
  400be4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400be8:	4770      	bx	lr
  400bea:	bf00      	nop
  400bec:	e000ed00 	.word	0xe000ed00
  400bf0:	e000e100 	.word	0xe000e100

00400bf4 <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  400bf4:	b480      	push	{r7}
  400bf6:	b087      	sub	sp, #28
  400bf8:	af00      	add	r7, sp, #0
  400bfa:	60f8      	str	r0, [r7, #12]
  400bfc:	60b9      	str	r1, [r7, #8]
  400bfe:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  400c00:	2300      	movs	r3, #0
  400c02:	617b      	str	r3, [r7, #20]
  400c04:	e00b      	b.n	400c1e <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  400c06:	697b      	ldr	r3, [r7, #20]
  400c08:	011b      	lsls	r3, r3, #4
  400c0a:	68fa      	ldr	r2, [r7, #12]
  400c0c:	4413      	add	r3, r2
  400c0e:	681a      	ldr	r2, [r3, #0]
  400c10:	687b      	ldr	r3, [r7, #4]
  400c12:	429a      	cmp	r2, r3
  400c14:	d100      	bne.n	400c18 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  400c16:	e006      	b.n	400c26 <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  400c18:	697b      	ldr	r3, [r7, #20]
  400c1a:	3301      	adds	r3, #1
  400c1c:	617b      	str	r3, [r7, #20]
  400c1e:	697a      	ldr	r2, [r7, #20]
  400c20:	68bb      	ldr	r3, [r7, #8]
  400c22:	429a      	cmp	r2, r3
  400c24:	d3ef      	bcc.n	400c06 <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  400c26:	697b      	ldr	r3, [r7, #20]
}
  400c28:	4618      	mov	r0, r3
  400c2a:	371c      	adds	r7, #28
  400c2c:	46bd      	mov	sp, r7
  400c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c32:	4770      	bx	lr

00400c34 <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  400c34:	b480      	push	{r7}
  400c36:	b087      	sub	sp, #28
  400c38:	af00      	add	r7, sp, #0
  400c3a:	4603      	mov	r3, r0
  400c3c:	60b9      	str	r1, [r7, #8]
  400c3e:	607a      	str	r2, [r7, #4]
  400c40:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  400c42:	2300      	movs	r3, #0
  400c44:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  400c46:	2300      	movs	r3, #0
  400c48:	613b      	str	r3, [r7, #16]
  400c4a:	e00c      	b.n	400c66 <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  400c4c:	693b      	ldr	r3, [r7, #16]
  400c4e:	68ba      	ldr	r2, [r7, #8]
  400c50:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  400c52:	781b      	ldrb	r3, [r3, #0]
  400c54:	7bfa      	ldrb	r2, [r7, #15]
  400c56:	429a      	cmp	r2, r3
  400c58:	d102      	bne.n	400c60 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  400c5a:	2301      	movs	r3, #1
  400c5c:	75fb      	strb	r3, [r7, #23]
			break;
  400c5e:	e006      	b.n	400c6e <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  400c60:	693b      	ldr	r3, [r7, #16]
  400c62:	3301      	adds	r3, #1
  400c64:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  400c66:	693a      	ldr	r2, [r7, #16]
  400c68:	687b      	ldr	r3, [r7, #4]
  400c6a:	429a      	cmp	r2, r3
  400c6c:	dbee      	blt.n	400c4c <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  400c6e:	7dfb      	ldrb	r3, [r7, #23]
}
  400c70:	4618      	mov	r0, r3
  400c72:	371c      	adds	r7, #28
  400c74:	46bd      	mov	sp, r7
  400c76:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c7a:	4770      	bx	lr

00400c7c <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  400c7c:	b590      	push	{r4, r7, lr}
  400c7e:	b085      	sub	sp, #20
  400c80:	af00      	add	r7, sp, #0
  400c82:	4603      	mov	r3, r0
  400c84:	60b9      	str	r1, [r7, #8]
  400c86:	607a      	str	r2, [r7, #4]
  400c88:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  400c8a:	7bfb      	ldrb	r3, [r7, #15]
  400c8c:	f003 0301 	and.w	r3, r3, #1
  400c90:	2b00      	cmp	r3, #0
  400c92:	d00d      	beq.n	400cb0 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  400c94:	2001      	movs	r0, #1
  400c96:	4b36      	ldr	r3, [pc, #216]	; (400d70 <create_peripheral_control_semaphores+0xf4>)
  400c98:	4798      	blx	r3
  400c9a:	4602      	mov	r2, r0
  400c9c:	68bb      	ldr	r3, [r7, #8]
  400c9e:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  400ca0:	68bb      	ldr	r3, [r7, #8]
  400ca2:	685b      	ldr	r3, [r3, #4]
  400ca4:	2b00      	cmp	r3, #0
  400ca6:	d103      	bne.n	400cb0 <create_peripheral_control_semaphores+0x34>
  400ca8:	4b32      	ldr	r3, [pc, #200]	; (400d74 <create_peripheral_control_semaphores+0xf8>)
  400caa:	4798      	blx	r3
  400cac:	bf00      	nop
  400cae:	e7fd      	b.n	400cac <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  400cb0:	7bfb      	ldrb	r3, [r7, #15]
  400cb2:	f003 0304 	and.w	r3, r3, #4
  400cb6:	2b00      	cmp	r3, #0
  400cb8:	d024      	beq.n	400d04 <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  400cba:	2001      	movs	r0, #1
  400cbc:	2100      	movs	r1, #0
  400cbe:	2203      	movs	r2, #3
  400cc0:	4b2d      	ldr	r3, [pc, #180]	; (400d78 <create_peripheral_control_semaphores+0xfc>)
  400cc2:	4798      	blx	r3
  400cc4:	4602      	mov	r2, r0
  400cc6:	68bb      	ldr	r3, [r7, #8]
  400cc8:	601a      	str	r2, [r3, #0]
  400cca:	68bb      	ldr	r3, [r7, #8]
  400ccc:	681b      	ldr	r3, [r3, #0]
  400cce:	2b00      	cmp	r3, #0
  400cd0:	d007      	beq.n	400ce2 <create_peripheral_control_semaphores+0x66>
  400cd2:	68bb      	ldr	r3, [r7, #8]
  400cd4:	681b      	ldr	r3, [r3, #0]
  400cd6:	4618      	mov	r0, r3
  400cd8:	2100      	movs	r1, #0
  400cda:	2200      	movs	r2, #0
  400cdc:	2300      	movs	r3, #0
  400cde:	4c27      	ldr	r4, [pc, #156]	; (400d7c <create_peripheral_control_semaphores+0x100>)
  400ce0:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  400ce2:	68bb      	ldr	r3, [r7, #8]
  400ce4:	681b      	ldr	r3, [r3, #0]
  400ce6:	2b00      	cmp	r3, #0
  400ce8:	d103      	bne.n	400cf2 <create_peripheral_control_semaphores+0x76>
  400cea:	4b22      	ldr	r3, [pc, #136]	; (400d74 <create_peripheral_control_semaphores+0xf8>)
  400cec:	4798      	blx	r3
  400cee:	bf00      	nop
  400cf0:	e7fd      	b.n	400cee <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  400cf2:	68bb      	ldr	r3, [r7, #8]
  400cf4:	681b      	ldr	r3, [r3, #0]
  400cf6:	4618      	mov	r0, r3
  400cf8:	2100      	movs	r1, #0
  400cfa:	2200      	movs	r2, #0
  400cfc:	2300      	movs	r3, #0
  400cfe:	4c20      	ldr	r4, [pc, #128]	; (400d80 <create_peripheral_control_semaphores+0x104>)
  400d00:	47a0      	blx	r4
  400d02:	e002      	b.n	400d0a <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  400d04:	68bb      	ldr	r3, [r7, #8]
  400d06:	2200      	movs	r2, #0
  400d08:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  400d0a:	7bfb      	ldrb	r3, [r7, #15]
  400d0c:	f003 0308 	and.w	r3, r3, #8
  400d10:	2b00      	cmp	r3, #0
  400d12:	d027      	beq.n	400d64 <create_peripheral_control_semaphores+0xe8>
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	2b00      	cmp	r3, #0
  400d18:	d024      	beq.n	400d64 <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  400d1a:	2001      	movs	r0, #1
  400d1c:	2100      	movs	r1, #0
  400d1e:	2203      	movs	r2, #3
  400d20:	4b15      	ldr	r3, [pc, #84]	; (400d78 <create_peripheral_control_semaphores+0xfc>)
  400d22:	4798      	blx	r3
  400d24:	4602      	mov	r2, r0
  400d26:	687b      	ldr	r3, [r7, #4]
  400d28:	601a      	str	r2, [r3, #0]
  400d2a:	687b      	ldr	r3, [r7, #4]
  400d2c:	681b      	ldr	r3, [r3, #0]
  400d2e:	2b00      	cmp	r3, #0
  400d30:	d007      	beq.n	400d42 <create_peripheral_control_semaphores+0xc6>
  400d32:	687b      	ldr	r3, [r7, #4]
  400d34:	681b      	ldr	r3, [r3, #0]
  400d36:	4618      	mov	r0, r3
  400d38:	2100      	movs	r1, #0
  400d3a:	2200      	movs	r2, #0
  400d3c:	2300      	movs	r3, #0
  400d3e:	4c0f      	ldr	r4, [pc, #60]	; (400d7c <create_peripheral_control_semaphores+0x100>)
  400d40:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  400d42:	687b      	ldr	r3, [r7, #4]
  400d44:	681b      	ldr	r3, [r3, #0]
  400d46:	2b00      	cmp	r3, #0
  400d48:	d103      	bne.n	400d52 <create_peripheral_control_semaphores+0xd6>
  400d4a:	4b0a      	ldr	r3, [pc, #40]	; (400d74 <create_peripheral_control_semaphores+0xf8>)
  400d4c:	4798      	blx	r3
  400d4e:	bf00      	nop
  400d50:	e7fd      	b.n	400d4e <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  400d52:	687b      	ldr	r3, [r7, #4]
  400d54:	681b      	ldr	r3, [r3, #0]
  400d56:	4618      	mov	r0, r3
  400d58:	2100      	movs	r1, #0
  400d5a:	2200      	movs	r2, #0
  400d5c:	2300      	movs	r3, #0
  400d5e:	4c08      	ldr	r4, [pc, #32]	; (400d80 <create_peripheral_control_semaphores+0x104>)
  400d60:	47a0      	blx	r4
  400d62:	e002      	b.n	400d6a <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	2200      	movs	r2, #0
  400d68:	601a      	str	r2, [r3, #0]
	}
}
  400d6a:	3714      	adds	r7, #20
  400d6c:	46bd      	mov	sp, r7
  400d6e:	bd90      	pop	{r4, r7, pc}
  400d70:	004049f5 	.word	0x004049f5
  400d74:	00404539 	.word	0x00404539
  400d78:	0040495d 	.word	0x0040495d
  400d7c:	00404a99 	.word	0x00404a99
  400d80:	00404cc5 	.word	0x00404cc5

00400d84 <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  400d84:	b580      	push	{r7, lr}
  400d86:	b082      	sub	sp, #8
  400d88:	af00      	add	r7, sp, #0
  400d8a:	4603      	mov	r3, r0
  400d8c:	6039      	str	r1, [r7, #0]
  400d8e:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  400d90:	683b      	ldr	r3, [r7, #0]
  400d92:	2b0f      	cmp	r3, #15
  400d94:	d903      	bls.n	400d9e <configure_interrupt_controller+0x1a>
  400d96:	4b0f      	ldr	r3, [pc, #60]	; (400dd4 <configure_interrupt_controller+0x50>)
  400d98:	4798      	blx	r3
  400d9a:	bf00      	nop
  400d9c:	e7fd      	b.n	400d9a <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  400d9e:	683b      	ldr	r3, [r7, #0]
  400da0:	2b09      	cmp	r3, #9
  400da2:	d803      	bhi.n	400dac <configure_interrupt_controller+0x28>
  400da4:	4b0b      	ldr	r3, [pc, #44]	; (400dd4 <configure_interrupt_controller+0x50>)
  400da6:	4798      	blx	r3
  400da8:	bf00      	nop
  400daa:	e7fd      	b.n	400da8 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  400dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400db0:	4618      	mov	r0, r3
  400db2:	4b09      	ldr	r3, [pc, #36]	; (400dd8 <configure_interrupt_controller+0x54>)
  400db4:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  400db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400dba:	4618      	mov	r0, r3
  400dbc:	6839      	ldr	r1, [r7, #0]
  400dbe:	4b07      	ldr	r3, [pc, #28]	; (400ddc <configure_interrupt_controller+0x58>)
  400dc0:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  400dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400dc6:	4618      	mov	r0, r3
  400dc8:	4b05      	ldr	r3, [pc, #20]	; (400de0 <configure_interrupt_controller+0x5c>)
  400dca:	4798      	blx	r3
}
  400dcc:	3708      	adds	r7, #8
  400dce:	46bd      	mov	sp, r7
  400dd0:	bd80      	pop	{r7, pc}
  400dd2:	bf00      	nop
  400dd4:	00404539 	.word	0x00404539
  400dd8:	00400b6d 	.word	0x00400b6d
  400ddc:	00400ba1 	.word	0x00400ba1
  400de0:	00400b3d 	.word	0x00400b3d

00400de4 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  400de4:	b590      	push	{r4, r7, lr}
  400de6:	b087      	sub	sp, #28
  400de8:	af00      	add	r7, sp, #0
  400dea:	6078      	str	r0, [r7, #4]
  400dec:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  400dee:	2300      	movs	r3, #0
  400df0:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  400df2:	687b      	ldr	r3, [r7, #4]
  400df4:	685b      	ldr	r3, [r3, #4]
  400df6:	2b00      	cmp	r3, #0
  400df8:	d020      	beq.n	400e3c <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  400dfa:	f107 030c 	add.w	r3, r7, #12
  400dfe:	4618      	mov	r0, r3
  400e00:	4b11      	ldr	r3, [pc, #68]	; (400e48 <freertos_obtain_peripheral_access_mutex+0x64>)
  400e02:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  400e04:	687b      	ldr	r3, [r7, #4]
  400e06:	685a      	ldr	r2, [r3, #4]
  400e08:	683b      	ldr	r3, [r7, #0]
  400e0a:	681b      	ldr	r3, [r3, #0]
  400e0c:	4610      	mov	r0, r2
  400e0e:	2100      	movs	r1, #0
  400e10:	461a      	mov	r2, r3
  400e12:	2300      	movs	r3, #0
  400e14:	4c0d      	ldr	r4, [pc, #52]	; (400e4c <freertos_obtain_peripheral_access_mutex+0x68>)
  400e16:	47a0      	blx	r4
  400e18:	4603      	mov	r3, r0
  400e1a:	2b00      	cmp	r3, #0
  400e1c:	d102      	bne.n	400e24 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  400e1e:	23fd      	movs	r3, #253	; 0xfd
  400e20:	75fb      	strb	r3, [r7, #23]
  400e22:	e00b      	b.n	400e3c <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  400e24:	f107 030c 	add.w	r3, r7, #12
  400e28:	4618      	mov	r0, r3
  400e2a:	6839      	ldr	r1, [r7, #0]
  400e2c:	4b08      	ldr	r3, [pc, #32]	; (400e50 <freertos_obtain_peripheral_access_mutex+0x6c>)
  400e2e:	4798      	blx	r3
  400e30:	4603      	mov	r3, r0
  400e32:	2b01      	cmp	r3, #1
  400e34:	d102      	bne.n	400e3c <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  400e36:	683b      	ldr	r3, [r7, #0]
  400e38:	2200      	movs	r2, #0
  400e3a:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  400e3c:	7dfb      	ldrb	r3, [r7, #23]
  400e3e:	b25b      	sxtb	r3, r3
}
  400e40:	4618      	mov	r0, r3
  400e42:	371c      	adds	r7, #28
  400e44:	46bd      	mov	sp, r7
  400e46:	bd90      	pop	{r4, r7, pc}
  400e48:	00405aad 	.word	0x00405aad
  400e4c:	00404cc5 	.word	0x00404cc5
  400e50:	00405ae5 	.word	0x00405ae5

00400e54 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  400e54:	b590      	push	{r4, r7, lr}
  400e56:	b087      	sub	sp, #28
  400e58:	af00      	add	r7, sp, #0
  400e5a:	60f8      	str	r0, [r7, #12]
  400e5c:	60b9      	str	r1, [r7, #8]
  400e5e:	607a      	str	r2, [r7, #4]
  400e60:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  400e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400e64:	2b00      	cmp	r3, #0
  400e66:	d002      	beq.n	400e6e <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  400e68:	68fb      	ldr	r3, [r7, #12]
  400e6a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  400e6c:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  400e6e:	68fb      	ldr	r3, [r7, #12]
  400e70:	681b      	ldr	r3, [r3, #0]
  400e72:	2b00      	cmp	r3, #0
  400e74:	d007      	beq.n	400e86 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  400e76:	68fb      	ldr	r3, [r7, #12]
  400e78:	681b      	ldr	r3, [r3, #0]
  400e7a:	4618      	mov	r0, r3
  400e7c:	2100      	movs	r1, #0
  400e7e:	2200      	movs	r2, #0
  400e80:	2300      	movs	r3, #0
  400e82:	4c17      	ldr	r4, [pc, #92]	; (400ee0 <freertos_start_pdc_transfer+0x8c>)
  400e84:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  400e86:	68bb      	ldr	r3, [r7, #8]
  400e88:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  400e8a:	687b      	ldr	r3, [r7, #4]
  400e8c:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  400e8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  400e92:	2b00      	cmp	r3, #0
  400e94:	d011      	beq.n	400eba <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  400e96:	6838      	ldr	r0, [r7, #0]
  400e98:	f44f 7100 	mov.w	r1, #512	; 0x200
  400e9c:	4b11      	ldr	r3, [pc, #68]	; (400ee4 <freertos_start_pdc_transfer+0x90>)
  400e9e:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  400ea0:	f107 0310 	add.w	r3, r7, #16
  400ea4:	6838      	ldr	r0, [r7, #0]
  400ea6:	4619      	mov	r1, r3
  400ea8:	2200      	movs	r2, #0
  400eaa:	4b0f      	ldr	r3, [pc, #60]	; (400ee8 <freertos_start_pdc_transfer+0x94>)
  400eac:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  400eae:	6838      	ldr	r0, [r7, #0]
  400eb0:	f44f 7180 	mov.w	r1, #256	; 0x100
  400eb4:	4b0d      	ldr	r3, [pc, #52]	; (400eec <freertos_start_pdc_transfer+0x98>)
  400eb6:	4798      	blx	r3
  400eb8:	e00e      	b.n	400ed8 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  400eba:	6838      	ldr	r0, [r7, #0]
  400ebc:	2102      	movs	r1, #2
  400ebe:	4b09      	ldr	r3, [pc, #36]	; (400ee4 <freertos_start_pdc_transfer+0x90>)
  400ec0:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  400ec2:	f107 0310 	add.w	r3, r7, #16
  400ec6:	6838      	ldr	r0, [r7, #0]
  400ec8:	4619      	mov	r1, r3
  400eca:	2200      	movs	r2, #0
  400ecc:	4b08      	ldr	r3, [pc, #32]	; (400ef0 <freertos_start_pdc_transfer+0x9c>)
  400ece:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  400ed0:	6838      	ldr	r0, [r7, #0]
  400ed2:	2101      	movs	r1, #1
  400ed4:	4b05      	ldr	r3, [pc, #20]	; (400eec <freertos_start_pdc_transfer+0x98>)
  400ed6:	4798      	blx	r3
	}
}
  400ed8:	371c      	adds	r7, #28
  400eda:	46bd      	mov	sp, r7
  400edc:	bd90      	pop	{r4, r7, pc}
  400ede:	bf00      	nop
  400ee0:	00404cc5 	.word	0x00404cc5
  400ee4:	00402ce9 	.word	0x00402ce9
  400ee8:	00402c41 	.word	0x00402c41
  400eec:	00402cc9 	.word	0x00402cc9
  400ef0:	00402c85 	.word	0x00402c85

00400ef4 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  400ef4:	b590      	push	{r4, r7, lr}
  400ef6:	b087      	sub	sp, #28
  400ef8:	af00      	add	r7, sp, #0
  400efa:	60f8      	str	r0, [r7, #12]
  400efc:	60b9      	str	r1, [r7, #8]
  400efe:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  400f00:	2300      	movs	r3, #0
  400f02:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  400f04:	68bb      	ldr	r3, [r7, #8]
  400f06:	2b00      	cmp	r3, #0
  400f08:	d110      	bne.n	400f2c <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  400f0a:	68fb      	ldr	r3, [r7, #12]
  400f0c:	681b      	ldr	r3, [r3, #0]
  400f0e:	2b00      	cmp	r3, #0
  400f10:	d00c      	beq.n	400f2c <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  400f12:	68fb      	ldr	r3, [r7, #12]
  400f14:	681b      	ldr	r3, [r3, #0]
  400f16:	4618      	mov	r0, r3
  400f18:	2100      	movs	r1, #0
  400f1a:	687a      	ldr	r2, [r7, #4]
  400f1c:	2300      	movs	r3, #0
  400f1e:	4c06      	ldr	r4, [pc, #24]	; (400f38 <freertos_optionally_wait_transfer_completion+0x44>)
  400f20:	47a0      	blx	r4
  400f22:	4603      	mov	r3, r0
  400f24:	2b01      	cmp	r3, #1
  400f26:	d001      	beq.n	400f2c <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  400f28:	23fd      	movs	r3, #253	; 0xfd
  400f2a:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  400f2c:	7dfb      	ldrb	r3, [r7, #23]
  400f2e:	b25b      	sxtb	r3, r3
}
  400f30:	4618      	mov	r0, r3
  400f32:	371c      	adds	r7, #28
  400f34:	46bd      	mov	sp, r7
  400f36:	bd90      	pop	{r4, r7, pc}
  400f38:	00404cc5 	.word	0x00404cc5

00400f3c <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  400f3c:	b580      	push	{r7, lr}
  400f3e:	b086      	sub	sp, #24
  400f40:	af00      	add	r7, sp, #0
  400f42:	6078      	str	r0, [r7, #4]
  400f44:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  400f46:	2303      	movs	r3, #3
  400f48:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  400f4a:	484d      	ldr	r0, [pc, #308]	; (401080 <freertos_twi_master_init+0x144>)
  400f4c:	2101      	movs	r1, #1
  400f4e:	687a      	ldr	r2, [r7, #4]
  400f50:	4b4c      	ldr	r3, [pc, #304]	; (401084 <freertos_twi_master_init+0x148>)
  400f52:	4798      	blx	r3
  400f54:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  400f56:	683b      	ldr	r3, [r7, #0]
  400f58:	7b1a      	ldrb	r2, [r3, #12]
  400f5a:	f107 030c 	add.w	r3, r7, #12
  400f5e:	4610      	mov	r0, r2
  400f60:	4619      	mov	r1, r3
  400f62:	2201      	movs	r2, #1
  400f64:	4b48      	ldr	r3, [pc, #288]	; (401088 <freertos_twi_master_init+0x14c>)
  400f66:	4798      	blx	r3
  400f68:	4603      	mov	r3, r0
  400f6a:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  400f6c:	693b      	ldr	r3, [r7, #16]
  400f6e:	2b00      	cmp	r3, #0
  400f70:	dc7e      	bgt.n	401070 <freertos_twi_master_init+0x134>
  400f72:	7bfb      	ldrb	r3, [r7, #15]
  400f74:	2b00      	cmp	r3, #0
  400f76:	d07b      	beq.n	401070 <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  400f78:	693b      	ldr	r3, [r7, #16]
  400f7a:	00da      	lsls	r2, r3, #3
  400f7c:	4b43      	ldr	r3, [pc, #268]	; (40108c <freertos_twi_master_init+0x150>)
  400f7e:	4413      	add	r3, r2
  400f80:	4618      	mov	r0, r3
  400f82:	4943      	ldr	r1, [pc, #268]	; (401090 <freertos_twi_master_init+0x154>)
  400f84:	2208      	movs	r2, #8
  400f86:	4b43      	ldr	r3, [pc, #268]	; (401094 <freertos_twi_master_init+0x158>)
  400f88:	4798      	blx	r3
  400f8a:	4603      	mov	r3, r0
  400f8c:	2b00      	cmp	r3, #0
  400f8e:	d003      	beq.n	400f98 <freertos_twi_master_init+0x5c>
  400f90:	4b41      	ldr	r3, [pc, #260]	; (401098 <freertos_twi_master_init+0x15c>)
  400f92:	4798      	blx	r3
  400f94:	bf00      	nop
  400f96:	e7fd      	b.n	400f94 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  400f98:	693b      	ldr	r3, [r7, #16]
  400f9a:	00da      	lsls	r2, r3, #3
  400f9c:	4b3f      	ldr	r3, [pc, #252]	; (40109c <freertos_twi_master_init+0x160>)
  400f9e:	4413      	add	r3, r2
  400fa0:	4618      	mov	r0, r3
  400fa2:	493b      	ldr	r1, [pc, #236]	; (401090 <freertos_twi_master_init+0x154>)
  400fa4:	2208      	movs	r2, #8
  400fa6:	4b3b      	ldr	r3, [pc, #236]	; (401094 <freertos_twi_master_init+0x158>)
  400fa8:	4798      	blx	r3
  400faa:	4603      	mov	r3, r0
  400fac:	2b00      	cmp	r3, #0
  400fae:	d003      	beq.n	400fb8 <freertos_twi_master_init+0x7c>
  400fb0:	4b39      	ldr	r3, [pc, #228]	; (401098 <freertos_twi_master_init+0x15c>)
  400fb2:	4798      	blx	r3
  400fb4:	bf00      	nop
  400fb6:	e7fd      	b.n	400fb4 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  400fb8:	4a31      	ldr	r2, [pc, #196]	; (401080 <freertos_twi_master_init+0x144>)
  400fba:	693b      	ldr	r3, [r7, #16]
  400fbc:	011b      	lsls	r3, r3, #4
  400fbe:	4413      	add	r3, r2
  400fc0:	3308      	adds	r3, #8
  400fc2:	681b      	ldr	r3, [r3, #0]
  400fc4:	4618      	mov	r0, r3
  400fc6:	4b36      	ldr	r3, [pc, #216]	; (4010a0 <freertos_twi_master_init+0x164>)
  400fc8:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  400fca:	4a2d      	ldr	r2, [pc, #180]	; (401080 <freertos_twi_master_init+0x144>)
  400fcc:	693b      	ldr	r3, [r7, #16]
  400fce:	011b      	lsls	r3, r3, #4
  400fd0:	4413      	add	r3, r2
  400fd2:	685b      	ldr	r3, [r3, #4]
  400fd4:	4618      	mov	r0, r3
  400fd6:	f240 2102 	movw	r1, #514	; 0x202
  400fda:	4b32      	ldr	r3, [pc, #200]	; (4010a4 <freertos_twi_master_init+0x168>)
  400fdc:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  400fde:	4a28      	ldr	r2, [pc, #160]	; (401080 <freertos_twi_master_init+0x144>)
  400fe0:	693b      	ldr	r3, [r7, #16]
  400fe2:	011b      	lsls	r3, r3, #4
  400fe4:	4413      	add	r3, r2
  400fe6:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  400fe8:	4618      	mov	r0, r3
  400fea:	f04f 31ff 	mov.w	r1, #4294967295
  400fee:	4b2e      	ldr	r3, [pc, #184]	; (4010a8 <freertos_twi_master_init+0x16c>)
  400ff0:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  400ff2:	4a23      	ldr	r2, [pc, #140]	; (401080 <freertos_twi_master_init+0x144>)
  400ff4:	693b      	ldr	r3, [r7, #16]
  400ff6:	011b      	lsls	r3, r3, #4
  400ff8:	4413      	add	r3, r2
  400ffa:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  400ffc:	4618      	mov	r0, r3
  400ffe:	4b2b      	ldr	r3, [pc, #172]	; (4010ac <freertos_twi_master_init+0x170>)
  401000:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  401002:	683b      	ldr	r3, [r7, #0]
  401004:	7b1b      	ldrb	r3, [r3, #12]
  401006:	2b03      	cmp	r3, #3
  401008:	d000      	beq.n	40100c <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  40100a:	e008      	b.n	40101e <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  40100c:	4a1c      	ldr	r2, [pc, #112]	; (401080 <freertos_twi_master_init+0x144>)
  40100e:	693b      	ldr	r3, [r7, #16]
  401010:	011b      	lsls	r3, r3, #4
  401012:	4413      	add	r3, r2
  401014:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  401016:	4618      	mov	r0, r3
  401018:	4b25      	ldr	r3, [pc, #148]	; (4010b0 <freertos_twi_master_init+0x174>)
  40101a:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  40101c:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  40101e:	683b      	ldr	r3, [r7, #0]
  401020:	7b59      	ldrb	r1, [r3, #13]
  401022:	693b      	ldr	r3, [r7, #16]
  401024:	00da      	lsls	r2, r3, #3
  401026:	4b19      	ldr	r3, [pc, #100]	; (40108c <freertos_twi_master_init+0x150>)
  401028:	441a      	add	r2, r3
  40102a:	693b      	ldr	r3, [r7, #16]
  40102c:	00d8      	lsls	r0, r3, #3
  40102e:	4b1b      	ldr	r3, [pc, #108]	; (40109c <freertos_twi_master_init+0x160>)
  401030:	4403      	add	r3, r0
  401032:	4608      	mov	r0, r1
  401034:	4611      	mov	r1, r2
  401036:	461a      	mov	r2, r3
  401038:	4b1e      	ldr	r3, [pc, #120]	; (4010b4 <freertos_twi_master_init+0x178>)
  40103a:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  40103c:	4a10      	ldr	r2, [pc, #64]	; (401080 <freertos_twi_master_init+0x144>)
  40103e:	693b      	ldr	r3, [r7, #16]
  401040:	011b      	lsls	r3, r3, #4
  401042:	4413      	add	r3, r2
  401044:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  401046:	4618      	mov	r0, r3
  401048:	f44f 7150 	mov.w	r1, #832	; 0x340
  40104c:	4b1a      	ldr	r3, [pc, #104]	; (4010b8 <freertos_twi_master_init+0x17c>)
  40104e:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  401050:	4a0b      	ldr	r2, [pc, #44]	; (401080 <freertos_twi_master_init+0x144>)
  401052:	693b      	ldr	r3, [r7, #16]
  401054:	011b      	lsls	r3, r3, #4
  401056:	4413      	add	r3, r2
  401058:	3308      	adds	r3, #8
  40105a:	791a      	ldrb	r2, [r3, #4]
  40105c:	683b      	ldr	r3, [r7, #0]
  40105e:	689b      	ldr	r3, [r3, #8]
  401060:	b252      	sxtb	r2, r2
  401062:	4610      	mov	r0, r2
  401064:	4619      	mov	r1, r3
  401066:	4b15      	ldr	r3, [pc, #84]	; (4010bc <freertos_twi_master_init+0x180>)
  401068:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  40106a:	687b      	ldr	r3, [r7, #4]
  40106c:	617b      	str	r3, [r7, #20]
  40106e:	e001      	b.n	401074 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  401070:	2300      	movs	r3, #0
  401072:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  401074:	697b      	ldr	r3, [r7, #20]
}
  401076:	4618      	mov	r0, r3
  401078:	3718      	adds	r7, #24
  40107a:	46bd      	mov	sp, r7
  40107c:	bd80      	pop	{r7, pc}
  40107e:	bf00      	nop
  401080:	0040f66c 	.word	0x0040f66c
  401084:	00400bf5 	.word	0x00400bf5
  401088:	00400c35 	.word	0x00400c35
  40108c:	200009f4 	.word	0x200009f4
  401090:	0040f664 	.word	0x0040f664
  401094:	00408169 	.word	0x00408169
  401098:	00404539 	.word	0x00404539
  40109c:	200009fc 	.word	0x200009fc
  4010a0:	00403641 	.word	0x00403641
  4010a4:	00402ce9 	.word	0x00402ce9
  4010a8:	00403ae1 	.word	0x00403ae1
  4010ac:	00403b4d 	.word	0x00403b4d
  4010b0:	00403a31 	.word	0x00403a31
  4010b4:	00400c7d 	.word	0x00400c7d
  4010b8:	00403ac5 	.word	0x00403ac5
  4010bc:	00400d85 	.word	0x00400d85

004010c0 <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4010c0:	b590      	push	{r4, r7, lr}
  4010c2:	b08d      	sub	sp, #52	; 0x34
  4010c4:	af02      	add	r7, sp, #8
  4010c6:	60f8      	str	r0, [r7, #12]
  4010c8:	60b9      	str	r1, [r7, #8]
  4010ca:	607a      	str	r2, [r7, #4]
  4010cc:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  4010ce:	2300      	movs	r3, #0
  4010d0:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  4010d2:	68fb      	ldr	r3, [r7, #12]
  4010d4:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4010d6:	4881      	ldr	r0, [pc, #516]	; (4012dc <freertos_twi_write_packet_async+0x21c>)
  4010d8:	2101      	movs	r1, #1
  4010da:	69ba      	ldr	r2, [r7, #24]
  4010dc:	4b80      	ldr	r3, [pc, #512]	; (4012e0 <freertos_twi_write_packet_async+0x220>)
  4010de:	4798      	blx	r3
  4010e0:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  4010e2:	697b      	ldr	r3, [r7, #20]
  4010e4:	2b00      	cmp	r3, #0
  4010e6:	f300 80ef 	bgt.w	4012c8 <freertos_twi_write_packet_async+0x208>
  4010ea:	68bb      	ldr	r3, [r7, #8]
  4010ec:	68db      	ldr	r3, [r3, #12]
  4010ee:	2b00      	cmp	r3, #0
  4010f0:	f000 80ea 	beq.w	4012c8 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  4010f4:	697b      	ldr	r3, [r7, #20]
  4010f6:	00da      	lsls	r2, r3, #3
  4010f8:	4b7a      	ldr	r3, [pc, #488]	; (4012e4 <freertos_twi_write_packet_async+0x224>)
  4010fa:	441a      	add	r2, r3
  4010fc:	1d3b      	adds	r3, r7, #4
  4010fe:	4610      	mov	r0, r2
  401100:	4619      	mov	r1, r3
  401102:	4b79      	ldr	r3, [pc, #484]	; (4012e8 <freertos_twi_write_packet_async+0x228>)
  401104:	4798      	blx	r3
  401106:	4603      	mov	r3, r0
  401108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  40110c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  401110:	2b00      	cmp	r3, #0
  401112:	f040 80d8 	bne.w	4012c6 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  401116:	69bb      	ldr	r3, [r7, #24]
  401118:	2200      	movs	r2, #0
  40111a:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40111c:	68bb      	ldr	r3, [r7, #8]
  40111e:	7c1b      	ldrb	r3, [r3, #16]
  401120:	041b      	lsls	r3, r3, #16
  401122:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401126:	68bb      	ldr	r3, [r7, #8]
  401128:	685b      	ldr	r3, [r3, #4]
  40112a:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  40112c:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401130:	431a      	orrs	r2, r3
  401132:	69bb      	ldr	r3, [r7, #24]
  401134:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  401136:	68bb      	ldr	r3, [r7, #8]
  401138:	685b      	ldr	r3, [r3, #4]
  40113a:	2b00      	cmp	r3, #0
  40113c:	d01a      	beq.n	401174 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  40113e:	68bb      	ldr	r3, [r7, #8]
  401140:	781b      	ldrb	r3, [r3, #0]
  401142:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  401144:	68bb      	ldr	r3, [r7, #8]
  401146:	685b      	ldr	r3, [r3, #4]
  401148:	2b01      	cmp	r3, #1
  40114a:	d907      	bls.n	40115c <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  40114c:	6a3b      	ldr	r3, [r7, #32]
  40114e:	021b      	lsls	r3, r3, #8
  401150:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  401152:	68bb      	ldr	r3, [r7, #8]
  401154:	785b      	ldrb	r3, [r3, #1]
  401156:	6a3a      	ldr	r2, [r7, #32]
  401158:	4313      	orrs	r3, r2
  40115a:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  40115c:	68bb      	ldr	r3, [r7, #8]
  40115e:	685b      	ldr	r3, [r3, #4]
  401160:	2b02      	cmp	r3, #2
  401162:	d907      	bls.n	401174 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  401164:	6a3b      	ldr	r3, [r7, #32]
  401166:	021b      	lsls	r3, r3, #8
  401168:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  40116a:	68bb      	ldr	r3, [r7, #8]
  40116c:	789b      	ldrb	r3, [r3, #2]
  40116e:	6a3a      	ldr	r2, [r7, #32]
  401170:	4313      	orrs	r3, r2
  401172:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  401174:	69bb      	ldr	r3, [r7, #24]
  401176:	6a3a      	ldr	r2, [r7, #32]
  401178:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  40117a:	68bb      	ldr	r3, [r7, #8]
  40117c:	68db      	ldr	r3, [r3, #12]
  40117e:	2b01      	cmp	r3, #1
  401180:	d16d      	bne.n	40125e <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  401182:	2300      	movs	r3, #0
  401184:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401186:	4a55      	ldr	r2, [pc, #340]	; (4012dc <freertos_twi_write_packet_async+0x21c>)
  401188:	697b      	ldr	r3, [r7, #20]
  40118a:	011b      	lsls	r3, r3, #4
  40118c:	4413      	add	r3, r2
  40118e:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  401190:	4618      	mov	r0, r3
  401192:	f44f 7150 	mov.w	r1, #832	; 0x340
  401196:	4b55      	ldr	r3, [pc, #340]	; (4012ec <freertos_twi_write_packet_async+0x22c>)
  401198:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  40119a:	68bb      	ldr	r3, [r7, #8]
  40119c:	689b      	ldr	r3, [r3, #8]
  40119e:	781b      	ldrb	r3, [r3, #0]
  4011a0:	461a      	mov	r2, r3
  4011a2:	69bb      	ldr	r3, [r7, #24]
  4011a4:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  4011a6:	69bb      	ldr	r3, [r7, #24]
  4011a8:	6a1b      	ldr	r3, [r3, #32]
  4011aa:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  4011ac:	693b      	ldr	r3, [r7, #16]
  4011ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4011b2:	2b00      	cmp	r3, #0
  4011b4:	d016      	beq.n	4011e4 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  4011b6:	4a49      	ldr	r2, [pc, #292]	; (4012dc <freertos_twi_write_packet_async+0x21c>)
  4011b8:	697b      	ldr	r3, [r7, #20]
  4011ba:	011b      	lsls	r3, r3, #4
  4011bc:	4413      	add	r3, r2
  4011be:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  4011c0:	4618      	mov	r0, r3
  4011c2:	f44f 7150 	mov.w	r1, #832	; 0x340
  4011c6:	4b4a      	ldr	r3, [pc, #296]	; (4012f0 <freertos_twi_write_packet_async+0x230>)
  4011c8:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4011ca:	4a46      	ldr	r2, [pc, #280]	; (4012e4 <freertos_twi_write_packet_async+0x224>)
  4011cc:	697b      	ldr	r3, [r7, #20]
  4011ce:	00db      	lsls	r3, r3, #3
  4011d0:	4413      	add	r3, r2
  4011d2:	685b      	ldr	r3, [r3, #4]
  4011d4:	4618      	mov	r0, r3
  4011d6:	2100      	movs	r1, #0
  4011d8:	2200      	movs	r2, #0
  4011da:	2300      	movs	r3, #0
  4011dc:	4c45      	ldr	r4, [pc, #276]	; (4012f4 <freertos_twi_write_packet_async+0x234>)
  4011de:	47a0      	blx	r4
						return ERR_BUSY;
  4011e0:	23f6      	movs	r3, #246	; 0xf6
  4011e2:	e076      	b.n	4012d2 <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  4011e4:	693b      	ldr	r3, [r7, #16]
  4011e6:	f003 0304 	and.w	r3, r3, #4
  4011ea:	2b00      	cmp	r3, #0
  4011ec:	d000      	beq.n	4011f0 <freertos_twi_write_packet_async+0x130>
						break;
  4011ee:	e00b      	b.n	401208 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4011f0:	69fb      	ldr	r3, [r7, #28]
  4011f2:	3301      	adds	r3, #1
  4011f4:	61fb      	str	r3, [r7, #28]
  4011f6:	69fb      	ldr	r3, [r7, #28]
  4011f8:	f1b3 3fff 	cmp.w	r3, #4294967295
  4011fc:	d103      	bne.n	401206 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  4011fe:	23fd      	movs	r3, #253	; 0xfd
  401200:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  401204:	e000      	b.n	401208 <freertos_twi_write_packet_async+0x148>
					}
				}
  401206:	e7ce      	b.n	4011a6 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  401208:	69bb      	ldr	r3, [r7, #24]
  40120a:	2202      	movs	r2, #2
  40120c:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  40120e:	e00a      	b.n	401226 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401210:	69fb      	ldr	r3, [r7, #28]
  401212:	3301      	adds	r3, #1
  401214:	61fb      	str	r3, [r7, #28]
  401216:	69fb      	ldr	r3, [r7, #28]
  401218:	f1b3 3fff 	cmp.w	r3, #4294967295
  40121c:	d103      	bne.n	401226 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  40121e:	23fd      	movs	r3, #253	; 0xfd
  401220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  401224:	e005      	b.n	401232 <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  401226:	69bb      	ldr	r3, [r7, #24]
  401228:	6a1b      	ldr	r3, [r3, #32]
  40122a:	f003 0301 	and.w	r3, r3, #1
  40122e:	2b00      	cmp	r3, #0
  401230:	d0ee      	beq.n	401210 <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401232:	4a2a      	ldr	r2, [pc, #168]	; (4012dc <freertos_twi_write_packet_async+0x21c>)
  401234:	697b      	ldr	r3, [r7, #20]
  401236:	011b      	lsls	r3, r3, #4
  401238:	4413      	add	r3, r2
  40123a:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  40123c:	4618      	mov	r0, r3
  40123e:	f44f 7150 	mov.w	r1, #832	; 0x340
  401242:	4b2b      	ldr	r3, [pc, #172]	; (4012f0 <freertos_twi_write_packet_async+0x230>)
  401244:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401246:	4a27      	ldr	r2, [pc, #156]	; (4012e4 <freertos_twi_write_packet_async+0x224>)
  401248:	697b      	ldr	r3, [r7, #20]
  40124a:	00db      	lsls	r3, r3, #3
  40124c:	4413      	add	r3, r2
  40124e:	685b      	ldr	r3, [r3, #4]
  401250:	4618      	mov	r0, r3
  401252:	2100      	movs	r1, #0
  401254:	2200      	movs	r2, #0
  401256:	2300      	movs	r3, #0
  401258:	4c26      	ldr	r4, [pc, #152]	; (4012f4 <freertos_twi_write_packet_async+0x234>)
  40125a:	47a0      	blx	r4
  40125c:	e033      	b.n	4012c6 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  40125e:	68bb      	ldr	r3, [r7, #8]
  401260:	6899      	ldr	r1, [r3, #8]
  401262:	4b25      	ldr	r3, [pc, #148]	; (4012f8 <freertos_twi_write_packet_async+0x238>)
  401264:	697a      	ldr	r2, [r7, #20]
  401266:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  40126a:	68bb      	ldr	r3, [r7, #8]
  40126c:	68da      	ldr	r2, [r3, #12]
  40126e:	4922      	ldr	r1, [pc, #136]	; (4012f8 <freertos_twi_write_packet_async+0x238>)
  401270:	697b      	ldr	r3, [r7, #20]
  401272:	00db      	lsls	r3, r3, #3
  401274:	440b      	add	r3, r1
  401276:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  401278:	697b      	ldr	r3, [r7, #20]
  40127a:	00da      	lsls	r2, r3, #3
  40127c:	4b19      	ldr	r3, [pc, #100]	; (4012e4 <freertos_twi_write_packet_async+0x224>)
  40127e:	18d0      	adds	r0, r2, r3
  401280:	68bb      	ldr	r3, [r7, #8]
  401282:	6899      	ldr	r1, [r3, #8]
  401284:	68bb      	ldr	r3, [r7, #8]
  401286:	68db      	ldr	r3, [r3, #12]
  401288:	1e5a      	subs	r2, r3, #1
  40128a:	4c14      	ldr	r4, [pc, #80]	; (4012dc <freertos_twi_write_packet_async+0x21c>)
  40128c:	697b      	ldr	r3, [r7, #20]
  40128e:	011b      	lsls	r3, r3, #4
  401290:	4423      	add	r3, r4
  401292:	685b      	ldr	r3, [r3, #4]
  401294:	683c      	ldr	r4, [r7, #0]
  401296:	9400      	str	r4, [sp, #0]
  401298:	2401      	movs	r4, #1
  40129a:	9401      	str	r4, [sp, #4]
  40129c:	4c17      	ldr	r4, [pc, #92]	; (4012fc <freertos_twi_write_packet_async+0x23c>)
  40129e:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  4012a0:	69b8      	ldr	r0, [r7, #24]
  4012a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  4012a6:	4b12      	ldr	r3, [pc, #72]	; (4012f0 <freertos_twi_write_packet_async+0x230>)
  4012a8:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  4012aa:	697b      	ldr	r3, [r7, #20]
  4012ac:	00da      	lsls	r2, r3, #3
  4012ae:	4b0d      	ldr	r3, [pc, #52]	; (4012e4 <freertos_twi_write_packet_async+0x224>)
  4012b0:	441a      	add	r2, r3
  4012b2:	687b      	ldr	r3, [r7, #4]
  4012b4:	4610      	mov	r0, r2
  4012b6:	6839      	ldr	r1, [r7, #0]
  4012b8:	461a      	mov	r2, r3
  4012ba:	4b11      	ldr	r3, [pc, #68]	; (401300 <freertos_twi_write_packet_async+0x240>)
  4012bc:	4798      	blx	r3
  4012be:	4603      	mov	r3, r0
  4012c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  4012c4:	e003      	b.n	4012ce <freertos_twi_write_packet_async+0x20e>
  4012c6:	e002      	b.n	4012ce <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  4012c8:	23f8      	movs	r3, #248	; 0xf8
  4012ca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  4012ce:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  4012d2:	b25b      	sxtb	r3, r3
}
  4012d4:	4618      	mov	r0, r3
  4012d6:	372c      	adds	r7, #44	; 0x2c
  4012d8:	46bd      	mov	sp, r7
  4012da:	bd90      	pop	{r4, r7, pc}
  4012dc:	0040f66c 	.word	0x0040f66c
  4012e0:	00400bf5 	.word	0x00400bf5
  4012e4:	200009f4 	.word	0x200009f4
  4012e8:	00400de5 	.word	0x00400de5
  4012ec:	00403ae1 	.word	0x00403ae1
  4012f0:	00403ac5 	.word	0x00403ac5
  4012f4:	00404a99 	.word	0x00404a99
  4012f8:	20000a04 	.word	0x20000a04
  4012fc:	00400e55 	.word	0x00400e55
  401300:	00400ef5 	.word	0x00400ef5

00401304 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  401304:	b590      	push	{r4, r7, lr}
  401306:	b091      	sub	sp, #68	; 0x44
  401308:	af02      	add	r7, sp, #8
  40130a:	60f8      	str	r0, [r7, #12]
  40130c:	60b9      	str	r1, [r7, #8]
  40130e:	607a      	str	r2, [r7, #4]
  401310:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  401312:	2300      	movs	r3, #0
  401314:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  401316:	68fb      	ldr	r3, [r7, #12]
  401318:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  40131a:	489b      	ldr	r0, [pc, #620]	; (401588 <freertos_twi_read_packet_async+0x284>)
  40131c:	2101      	movs	r1, #1
  40131e:	69fa      	ldr	r2, [r7, #28]
  401320:	4b9a      	ldr	r3, [pc, #616]	; (40158c <freertos_twi_read_packet_async+0x288>)
  401322:	4798      	blx	r3
  401324:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  401326:	69bb      	ldr	r3, [r7, #24]
  401328:	2b00      	cmp	r3, #0
  40132a:	f300 8123 	bgt.w	401574 <freertos_twi_read_packet_async+0x270>
  40132e:	68bb      	ldr	r3, [r7, #8]
  401330:	68db      	ldr	r3, [r3, #12]
  401332:	2b00      	cmp	r3, #0
  401334:	f000 811e 	beq.w	401574 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  401338:	69bb      	ldr	r3, [r7, #24]
  40133a:	00da      	lsls	r2, r3, #3
  40133c:	4b94      	ldr	r3, [pc, #592]	; (401590 <freertos_twi_read_packet_async+0x28c>)
  40133e:	441a      	add	r2, r3
  401340:	1d3b      	adds	r3, r7, #4
  401342:	4610      	mov	r0, r2
  401344:	4619      	mov	r1, r3
  401346:	4b93      	ldr	r3, [pc, #588]	; (401594 <freertos_twi_read_packet_async+0x290>)
  401348:	4798      	blx	r3
  40134a:	4603      	mov	r3, r0
  40134c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401350:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  401354:	2b00      	cmp	r3, #0
  401356:	f040 810c 	bne.w	401572 <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  40135a:	69f8      	ldr	r0, [r7, #28]
  40135c:	4b8e      	ldr	r3, [pc, #568]	; (401598 <freertos_twi_read_packet_async+0x294>)
  40135e:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  401360:	69fb      	ldr	r3, [r7, #28]
  401362:	2200      	movs	r2, #0
  401364:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401366:	68bb      	ldr	r3, [r7, #8]
  401368:	7c1b      	ldrb	r3, [r3, #16]
  40136a:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  40136c:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401370:	68bb      	ldr	r3, [r7, #8]
  401372:	685b      	ldr	r3, [r3, #4]
  401374:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  401376:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  40137a:	4313      	orrs	r3, r2
  40137c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401380:	69fb      	ldr	r3, [r7, #28]
  401382:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  401384:	68bb      	ldr	r3, [r7, #8]
  401386:	685b      	ldr	r3, [r3, #4]
  401388:	2b00      	cmp	r3, #0
  40138a:	d01a      	beq.n	4013c2 <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  40138c:	68bb      	ldr	r3, [r7, #8]
  40138e:	781b      	ldrb	r3, [r3, #0]
  401390:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  401392:	68bb      	ldr	r3, [r7, #8]
  401394:	685b      	ldr	r3, [r3, #4]
  401396:	2b01      	cmp	r3, #1
  401398:	d907      	bls.n	4013aa <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  40139a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40139c:	021b      	lsls	r3, r3, #8
  40139e:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  4013a0:	68bb      	ldr	r3, [r7, #8]
  4013a2:	785b      	ldrb	r3, [r3, #1]
  4013a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4013a6:	4313      	orrs	r3, r2
  4013a8:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  4013aa:	68bb      	ldr	r3, [r7, #8]
  4013ac:	685b      	ldr	r3, [r3, #4]
  4013ae:	2b02      	cmp	r3, #2
  4013b0:	d907      	bls.n	4013c2 <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  4013b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4013b4:	021b      	lsls	r3, r3, #8
  4013b6:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  4013b8:	68bb      	ldr	r3, [r7, #8]
  4013ba:	789b      	ldrb	r3, [r3, #2]
  4013bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4013be:	4313      	orrs	r3, r2
  4013c0:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  4013c2:	69fb      	ldr	r3, [r7, #28]
  4013c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  4013c6:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  4013c8:	68bb      	ldr	r3, [r7, #8]
  4013ca:	68db      	ldr	r3, [r3, #12]
  4013cc:	2b02      	cmp	r3, #2
  4013ce:	f200 8099 	bhi.w	401504 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4013d2:	4a6d      	ldr	r2, [pc, #436]	; (401588 <freertos_twi_read_packet_async+0x284>)
  4013d4:	69bb      	ldr	r3, [r7, #24]
  4013d6:	011b      	lsls	r3, r3, #4
  4013d8:	4413      	add	r3, r2
  4013da:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  4013dc:	4618      	mov	r0, r3
  4013de:	f44f 7150 	mov.w	r1, #832	; 0x340
  4013e2:	4b6e      	ldr	r3, [pc, #440]	; (40159c <freertos_twi_read_packet_async+0x298>)
  4013e4:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  4013e6:	2300      	movs	r3, #0
  4013e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  4013ec:	68bb      	ldr	r3, [r7, #8]
  4013ee:	68db      	ldr	r3, [r3, #12]
  4013f0:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  4013f2:	68bb      	ldr	r3, [r7, #8]
  4013f4:	689b      	ldr	r3, [r3, #8]
  4013f6:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  4013f8:	2300      	movs	r3, #0
  4013fa:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  4013fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4013fe:	2b01      	cmp	r3, #1
  401400:	d106      	bne.n	401410 <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  401402:	69fb      	ldr	r3, [r7, #28]
  401404:	2203      	movs	r2, #3
  401406:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  401408:	2301      	movs	r3, #1
  40140a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  40140e:	e04c      	b.n	4014aa <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  401410:	69fb      	ldr	r3, [r7, #28]
  401412:	2201      	movs	r2, #1
  401414:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  401416:	e048      	b.n	4014aa <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  401418:	69fb      	ldr	r3, [r7, #28]
  40141a:	6a1b      	ldr	r3, [r3, #32]
  40141c:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  40141e:	697b      	ldr	r3, [r7, #20]
  401420:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401424:	2b00      	cmp	r3, #0
  401426:	d016      	beq.n	401456 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  401428:	4a57      	ldr	r2, [pc, #348]	; (401588 <freertos_twi_read_packet_async+0x284>)
  40142a:	69bb      	ldr	r3, [r7, #24]
  40142c:	011b      	lsls	r3, r3, #4
  40142e:	4413      	add	r3, r2
  401430:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  401432:	4618      	mov	r0, r3
  401434:	f44f 7150 	mov.w	r1, #832	; 0x340
  401438:	4b59      	ldr	r3, [pc, #356]	; (4015a0 <freertos_twi_read_packet_async+0x29c>)
  40143a:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  40143c:	4a54      	ldr	r2, [pc, #336]	; (401590 <freertos_twi_read_packet_async+0x28c>)
  40143e:	69bb      	ldr	r3, [r7, #24]
  401440:	00db      	lsls	r3, r3, #3
  401442:	4413      	add	r3, r2
  401444:	685b      	ldr	r3, [r3, #4]
  401446:	4618      	mov	r0, r3
  401448:	2100      	movs	r1, #0
  40144a:	2200      	movs	r2, #0
  40144c:	2300      	movs	r3, #0
  40144e:	4c55      	ldr	r4, [pc, #340]	; (4015a4 <freertos_twi_read_packet_async+0x2a0>)
  401450:	47a0      	blx	r4
						return ERR_BUSY;
  401452:	23f6      	movs	r3, #246	; 0xf6
  401454:	e093      	b.n	40157e <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  401456:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401458:	2b01      	cmp	r3, #1
  40145a:	d109      	bne.n	401470 <freertos_twi_read_packet_async+0x16c>
  40145c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  401460:	2b00      	cmp	r3, #0
  401462:	d105      	bne.n	401470 <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  401464:	69fb      	ldr	r3, [r7, #28]
  401466:	2202      	movs	r2, #2
  401468:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  40146a:	2301      	movs	r3, #1
  40146c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  401470:	697b      	ldr	r3, [r7, #20]
  401472:	f003 0302 	and.w	r3, r3, #2
  401476:	2b00      	cmp	r3, #0
  401478:	d10b      	bne.n	401492 <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40147a:	6a3b      	ldr	r3, [r7, #32]
  40147c:	3301      	adds	r3, #1
  40147e:	623b      	str	r3, [r7, #32]
  401480:	6a3b      	ldr	r3, [r7, #32]
  401482:	f1b3 3fff 	cmp.w	r3, #4294967295
  401486:	d103      	bne.n	401490 <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  401488:	23fd      	movs	r3, #253	; 0xfd
  40148a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  40148e:	e00f      	b.n	4014b0 <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  401490:	e00b      	b.n	4014aa <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  401492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401494:	1c5a      	adds	r2, r3, #1
  401496:	627a      	str	r2, [r7, #36]	; 0x24
  401498:	69fa      	ldr	r2, [r7, #28]
  40149a:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40149c:	b2d2      	uxtb	r2, r2
  40149e:	701a      	strb	r2, [r3, #0]
					cnt--;
  4014a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4014a2:	3b01      	subs	r3, #1
  4014a4:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  4014a6:	2300      	movs	r3, #0
  4014a8:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  4014aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4014ac:	2b00      	cmp	r3, #0
  4014ae:	d1b3      	bne.n	401418 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  4014b0:	2300      	movs	r3, #0
  4014b2:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4014b4:	e00a      	b.n	4014cc <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4014b6:	6a3b      	ldr	r3, [r7, #32]
  4014b8:	3301      	adds	r3, #1
  4014ba:	623b      	str	r3, [r7, #32]
  4014bc:	6a3b      	ldr	r3, [r7, #32]
  4014be:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014c2:	d103      	bne.n	4014cc <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  4014c4:	23fd      	movs	r3, #253	; 0xfd
  4014c6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  4014ca:	e005      	b.n	4014d8 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  4014cc:	69fb      	ldr	r3, [r7, #28]
  4014ce:	6a1b      	ldr	r3, [r3, #32]
  4014d0:	f003 0301 	and.w	r3, r3, #1
  4014d4:	2b00      	cmp	r3, #0
  4014d6:	d0ee      	beq.n	4014b6 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  4014d8:	4a2b      	ldr	r2, [pc, #172]	; (401588 <freertos_twi_read_packet_async+0x284>)
  4014da:	69bb      	ldr	r3, [r7, #24]
  4014dc:	011b      	lsls	r3, r3, #4
  4014de:	4413      	add	r3, r2
  4014e0:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  4014e2:	4618      	mov	r0, r3
  4014e4:	f44f 7150 	mov.w	r1, #832	; 0x340
  4014e8:	4b2d      	ldr	r3, [pc, #180]	; (4015a0 <freertos_twi_read_packet_async+0x29c>)
  4014ea:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  4014ec:	4a28      	ldr	r2, [pc, #160]	; (401590 <freertos_twi_read_packet_async+0x28c>)
  4014ee:	69bb      	ldr	r3, [r7, #24]
  4014f0:	00db      	lsls	r3, r3, #3
  4014f2:	4413      	add	r3, r2
  4014f4:	685b      	ldr	r3, [r3, #4]
  4014f6:	4618      	mov	r0, r3
  4014f8:	2100      	movs	r1, #0
  4014fa:	2200      	movs	r2, #0
  4014fc:	2300      	movs	r3, #0
  4014fe:	4c29      	ldr	r4, [pc, #164]	; (4015a4 <freertos_twi_read_packet_async+0x2a0>)
  401500:	47a0      	blx	r4
  401502:	e036      	b.n	401572 <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  401504:	68bb      	ldr	r3, [r7, #8]
  401506:	6899      	ldr	r1, [r3, #8]
  401508:	4b27      	ldr	r3, [pc, #156]	; (4015a8 <freertos_twi_read_packet_async+0x2a4>)
  40150a:	69ba      	ldr	r2, [r7, #24]
  40150c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  401510:	68bb      	ldr	r3, [r7, #8]
  401512:	68da      	ldr	r2, [r3, #12]
  401514:	4924      	ldr	r1, [pc, #144]	; (4015a8 <freertos_twi_read_packet_async+0x2a4>)
  401516:	69bb      	ldr	r3, [r7, #24]
  401518:	00db      	lsls	r3, r3, #3
  40151a:	440b      	add	r3, r1
  40151c:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  40151e:	69bb      	ldr	r3, [r7, #24]
  401520:	00da      	lsls	r2, r3, #3
  401522:	4b22      	ldr	r3, [pc, #136]	; (4015ac <freertos_twi_read_packet_async+0x2a8>)
  401524:	18d0      	adds	r0, r2, r3
  401526:	68bb      	ldr	r3, [r7, #8]
  401528:	6899      	ldr	r1, [r3, #8]
  40152a:	68bb      	ldr	r3, [r7, #8]
  40152c:	68db      	ldr	r3, [r3, #12]
  40152e:	1e9a      	subs	r2, r3, #2
  401530:	4c15      	ldr	r4, [pc, #84]	; (401588 <freertos_twi_read_packet_async+0x284>)
  401532:	69bb      	ldr	r3, [r7, #24]
  401534:	011b      	lsls	r3, r3, #4
  401536:	4423      	add	r3, r4
  401538:	685b      	ldr	r3, [r3, #4]
  40153a:	683c      	ldr	r4, [r7, #0]
  40153c:	9400      	str	r4, [sp, #0]
  40153e:	2400      	movs	r4, #0
  401540:	9401      	str	r4, [sp, #4]
  401542:	4c1b      	ldr	r4, [pc, #108]	; (4015b0 <freertos_twi_read_packet_async+0x2ac>)
  401544:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  401546:	69fb      	ldr	r3, [r7, #28]
  401548:	2201      	movs	r2, #1
  40154a:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  40154c:	69f8      	ldr	r0, [r7, #28]
  40154e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401552:	4b13      	ldr	r3, [pc, #76]	; (4015a0 <freertos_twi_read_packet_async+0x29c>)
  401554:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  401556:	69bb      	ldr	r3, [r7, #24]
  401558:	00da      	lsls	r2, r3, #3
  40155a:	4b14      	ldr	r3, [pc, #80]	; (4015ac <freertos_twi_read_packet_async+0x2a8>)
  40155c:	441a      	add	r2, r3
  40155e:	687b      	ldr	r3, [r7, #4]
  401560:	4610      	mov	r0, r2
  401562:	6839      	ldr	r1, [r7, #0]
  401564:	461a      	mov	r2, r3
  401566:	4b13      	ldr	r3, [pc, #76]	; (4015b4 <freertos_twi_read_packet_async+0x2b0>)
  401568:	4798      	blx	r3
  40156a:	4603      	mov	r3, r0
  40156c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401570:	e003      	b.n	40157a <freertos_twi_read_packet_async+0x276>
  401572:	e002      	b.n	40157a <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  401574:	23f8      	movs	r3, #248	; 0xf8
  401576:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  40157a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  40157e:	b25b      	sxtb	r3, r3
}
  401580:	4618      	mov	r0, r3
  401582:	373c      	adds	r7, #60	; 0x3c
  401584:	46bd      	mov	sp, r7
  401586:	bd90      	pop	{r4, r7, pc}
  401588:	0040f66c 	.word	0x0040f66c
  40158c:	00400bf5 	.word	0x00400bf5
  401590:	200009f4 	.word	0x200009f4
  401594:	00400de5 	.word	0x00400de5
  401598:	00403b31 	.word	0x00403b31
  40159c:	00403ae1 	.word	0x00403ae1
  4015a0:	00403ac5 	.word	0x00403ac5
  4015a4:	00404a99 	.word	0x00404a99
  4015a8:	20000a04 	.word	0x20000a04
  4015ac:	200009fc 	.word	0x200009fc
  4015b0:	00400e55 	.word	0x00400e55
  4015b4:	00400ef5 	.word	0x00400ef5

004015b8 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  4015b8:	b590      	push	{r4, r7, lr}
  4015ba:	b08b      	sub	sp, #44	; 0x2c
  4015bc:	af00      	add	r7, sp, #0
  4015be:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4015c0:	2300      	movs	r3, #0
  4015c2:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  4015c4:	2300      	movs	r3, #0
  4015c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  4015ca:	4a81      	ldr	r2, [pc, #516]	; (4017d0 <local_twi_handler+0x218>)
  4015cc:	687b      	ldr	r3, [r7, #4]
  4015ce:	011b      	lsls	r3, r3, #4
  4015d0:	4413      	add	r3, r2
  4015d2:	681b      	ldr	r3, [r3, #0]
  4015d4:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  4015d6:	69b8      	ldr	r0, [r7, #24]
  4015d8:	4b7e      	ldr	r3, [pc, #504]	; (4017d4 <local_twi_handler+0x21c>)
  4015da:	4798      	blx	r3
  4015dc:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  4015de:	69b8      	ldr	r0, [r7, #24]
  4015e0:	4b7d      	ldr	r3, [pc, #500]	; (4017d8 <local_twi_handler+0x220>)
  4015e2:	4798      	blx	r3
  4015e4:	4603      	mov	r3, r0
  4015e6:	697a      	ldr	r2, [r7, #20]
  4015e8:	4013      	ands	r3, r2
  4015ea:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  4015ec:	697b      	ldr	r3, [r7, #20]
  4015ee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  4015f2:	2b00      	cmp	r3, #0
  4015f4:	d076      	beq.n	4016e4 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  4015f6:	4a76      	ldr	r2, [pc, #472]	; (4017d0 <local_twi_handler+0x218>)
  4015f8:	687b      	ldr	r3, [r7, #4]
  4015fa:	011b      	lsls	r3, r3, #4
  4015fc:	4413      	add	r3, r2
  4015fe:	685b      	ldr	r3, [r3, #4]
  401600:	4618      	mov	r0, r3
  401602:	f44f 7100 	mov.w	r1, #512	; 0x200
  401606:	4b75      	ldr	r3, [pc, #468]	; (4017dc <local_twi_handler+0x224>)
  401608:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  40160a:	69b8      	ldr	r0, [r7, #24]
  40160c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401610:	4b73      	ldr	r3, [pc, #460]	; (4017e0 <local_twi_handler+0x228>)
  401612:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  401614:	2300      	movs	r3, #0
  401616:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401618:	69bb      	ldr	r3, [r7, #24]
  40161a:	6a1b      	ldr	r3, [r3, #32]
  40161c:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  40161e:	7cfb      	ldrb	r3, [r7, #19]
  401620:	f003 0304 	and.w	r3, r3, #4
  401624:	2b00      	cmp	r3, #0
  401626:	d000      	beq.n	40162a <local_twi_handler+0x72>
				break;
  401628:	e00b      	b.n	401642 <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40162a:	6a3b      	ldr	r3, [r7, #32]
  40162c:	3301      	adds	r3, #1
  40162e:	623b      	str	r3, [r7, #32]
  401630:	6a3b      	ldr	r3, [r7, #32]
  401632:	f1b3 3fff 	cmp.w	r3, #4294967295
  401636:	d103      	bne.n	401640 <local_twi_handler+0x88>
				transfer_timeout = true;
  401638:	2301      	movs	r3, #1
  40163a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  40163e:	e000      	b.n	401642 <local_twi_handler+0x8a>
			}
		}
  401640:	e7ea      	b.n	401618 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  401642:	69bb      	ldr	r3, [r7, #24]
  401644:	2202      	movs	r2, #2
  401646:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  401648:	4b66      	ldr	r3, [pc, #408]	; (4017e4 <local_twi_handler+0x22c>)
  40164a:	687a      	ldr	r2, [r7, #4]
  40164c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401650:	4964      	ldr	r1, [pc, #400]	; (4017e4 <local_twi_handler+0x22c>)
  401652:	687b      	ldr	r3, [r7, #4]
  401654:	00db      	lsls	r3, r3, #3
  401656:	440b      	add	r3, r1
  401658:	685b      	ldr	r3, [r3, #4]
  40165a:	3b01      	subs	r3, #1
  40165c:	4413      	add	r3, r2
  40165e:	781b      	ldrb	r3, [r3, #0]
  401660:	461a      	mov	r2, r3
  401662:	69bb      	ldr	r3, [r7, #24]
  401664:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  401666:	69bb      	ldr	r3, [r7, #24]
  401668:	6a1b      	ldr	r3, [r3, #32]
  40166a:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  40166c:	7cfb      	ldrb	r3, [r7, #19]
  40166e:	f003 0301 	and.w	r3, r3, #1
  401672:	2b00      	cmp	r3, #0
  401674:	d000      	beq.n	401678 <local_twi_handler+0xc0>
				break;
  401676:	e00b      	b.n	401690 <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401678:	6a3b      	ldr	r3, [r7, #32]
  40167a:	3301      	adds	r3, #1
  40167c:	623b      	str	r3, [r7, #32]
  40167e:	6a3b      	ldr	r3, [r7, #32]
  401680:	f1b3 3fff 	cmp.w	r3, #4294967295
  401684:	d103      	bne.n	40168e <local_twi_handler+0xd6>
				transfer_timeout = true;
  401686:	2301      	movs	r3, #1
  401688:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  40168c:	e000      	b.n	401690 <local_twi_handler+0xd8>
			}
		}
  40168e:	e7ea      	b.n	401666 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401690:	4a55      	ldr	r2, [pc, #340]	; (4017e8 <local_twi_handler+0x230>)
  401692:	687b      	ldr	r3, [r7, #4]
  401694:	00db      	lsls	r3, r3, #3
  401696:	4413      	add	r3, r2
  401698:	685b      	ldr	r3, [r3, #4]
  40169a:	2b00      	cmp	r3, #0
  40169c:	d00c      	beq.n	4016b8 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  40169e:	4a52      	ldr	r2, [pc, #328]	; (4017e8 <local_twi_handler+0x230>)
  4016a0:	687b      	ldr	r3, [r7, #4]
  4016a2:	00db      	lsls	r3, r3, #3
  4016a4:	4413      	add	r3, r2
  4016a6:	685a      	ldr	r2, [r3, #4]
  4016a8:	f107 0308 	add.w	r3, r7, #8
  4016ac:	4610      	mov	r0, r2
  4016ae:	2100      	movs	r1, #0
  4016b0:	461a      	mov	r2, r3
  4016b2:	2300      	movs	r3, #0
  4016b4:	4c4d      	ldr	r4, [pc, #308]	; (4017ec <local_twi_handler+0x234>)
  4016b6:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  4016b8:	6a3b      	ldr	r3, [r7, #32]
  4016ba:	f1b3 3fff 	cmp.w	r3, #4294967295
  4016be:	d011      	beq.n	4016e4 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  4016c0:	4b49      	ldr	r3, [pc, #292]	; (4017e8 <local_twi_handler+0x230>)
  4016c2:	687a      	ldr	r2, [r7, #4]
  4016c4:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  4016c8:	2b00      	cmp	r3, #0
  4016ca:	d00b      	beq.n	4016e4 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  4016cc:	4b46      	ldr	r3, [pc, #280]	; (4017e8 <local_twi_handler+0x230>)
  4016ce:	687a      	ldr	r2, [r7, #4]
  4016d0:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4016d4:	f107 0308 	add.w	r3, r7, #8
  4016d8:	4610      	mov	r0, r2
  4016da:	2100      	movs	r1, #0
  4016dc:	461a      	mov	r2, r3
  4016de:	2300      	movs	r3, #0
  4016e0:	4c42      	ldr	r4, [pc, #264]	; (4017ec <local_twi_handler+0x234>)
  4016e2:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  4016e4:	697b      	ldr	r3, [r7, #20]
  4016e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  4016ea:	2b00      	cmp	r3, #0
  4016ec:	f000 80aa 	beq.w	401844 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  4016f0:	2300      	movs	r3, #0
  4016f2:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  4016f4:	4a36      	ldr	r2, [pc, #216]	; (4017d0 <local_twi_handler+0x218>)
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	011b      	lsls	r3, r3, #4
  4016fa:	4413      	add	r3, r2
  4016fc:	685b      	ldr	r3, [r3, #4]
  4016fe:	4618      	mov	r0, r3
  401700:	2102      	movs	r1, #2
  401702:	4b36      	ldr	r3, [pc, #216]	; (4017dc <local_twi_handler+0x224>)
  401704:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  401706:	69b8      	ldr	r0, [r7, #24]
  401708:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40170c:	4b34      	ldr	r3, [pc, #208]	; (4017e0 <local_twi_handler+0x228>)
  40170e:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401710:	69bb      	ldr	r3, [r7, #24]
  401712:	6a1b      	ldr	r3, [r3, #32]
  401714:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  401716:	68fb      	ldr	r3, [r7, #12]
  401718:	f003 0302 	and.w	r3, r3, #2
  40171c:	2b00      	cmp	r3, #0
  40171e:	d000      	beq.n	401722 <local_twi_handler+0x16a>
				break;
  401720:	e008      	b.n	401734 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401722:	69fb      	ldr	r3, [r7, #28]
  401724:	3301      	adds	r3, #1
  401726:	61fb      	str	r3, [r7, #28]
  401728:	69fb      	ldr	r3, [r7, #28]
  40172a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40172e:	d100      	bne.n	401732 <local_twi_handler+0x17a>
				break;
  401730:	e000      	b.n	401734 <local_twi_handler+0x17c>
			}
		}
  401732:	e7ed      	b.n	401710 <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  401734:	69bb      	ldr	r3, [r7, #24]
  401736:	2202      	movs	r2, #2
  401738:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  40173a:	4b2a      	ldr	r3, [pc, #168]	; (4017e4 <local_twi_handler+0x22c>)
  40173c:	687a      	ldr	r2, [r7, #4]
  40173e:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401742:	4928      	ldr	r1, [pc, #160]	; (4017e4 <local_twi_handler+0x22c>)
  401744:	687b      	ldr	r3, [r7, #4]
  401746:	00db      	lsls	r3, r3, #3
  401748:	440b      	add	r3, r1
  40174a:	685b      	ldr	r3, [r3, #4]
  40174c:	3b02      	subs	r3, #2
  40174e:	4413      	add	r3, r2
  401750:	69ba      	ldr	r2, [r7, #24]
  401752:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401754:	b2d2      	uxtb	r2, r2
  401756:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401758:	69bb      	ldr	r3, [r7, #24]
  40175a:	6a1b      	ldr	r3, [r3, #32]
  40175c:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  40175e:	68fb      	ldr	r3, [r7, #12]
  401760:	f003 0302 	and.w	r3, r3, #2
  401764:	2b00      	cmp	r3, #0
  401766:	d000      	beq.n	40176a <local_twi_handler+0x1b2>
				break;
  401768:	e008      	b.n	40177c <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40176a:	69fb      	ldr	r3, [r7, #28]
  40176c:	3301      	adds	r3, #1
  40176e:	61fb      	str	r3, [r7, #28]
  401770:	69fb      	ldr	r3, [r7, #28]
  401772:	f1b3 3fff 	cmp.w	r3, #4294967295
  401776:	d100      	bne.n	40177a <local_twi_handler+0x1c2>
				break;
  401778:	e000      	b.n	40177c <local_twi_handler+0x1c4>
			}
		}
  40177a:	e7ed      	b.n	401758 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  40177c:	69fb      	ldr	r3, [r7, #28]
  40177e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401782:	d035      	beq.n	4017f0 <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  401784:	4b17      	ldr	r3, [pc, #92]	; (4017e4 <local_twi_handler+0x22c>)
  401786:	687a      	ldr	r2, [r7, #4]
  401788:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  40178c:	4915      	ldr	r1, [pc, #84]	; (4017e4 <local_twi_handler+0x22c>)
  40178e:	687b      	ldr	r3, [r7, #4]
  401790:	00db      	lsls	r3, r3, #3
  401792:	440b      	add	r3, r1
  401794:	685b      	ldr	r3, [r3, #4]
  401796:	3b01      	subs	r3, #1
  401798:	4413      	add	r3, r2
  40179a:	69ba      	ldr	r2, [r7, #24]
  40179c:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40179e:	b2d2      	uxtb	r2, r2
  4017a0:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  4017a2:	2300      	movs	r3, #0
  4017a4:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  4017a6:	69bb      	ldr	r3, [r7, #24]
  4017a8:	6a1b      	ldr	r3, [r3, #32]
  4017aa:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  4017ac:	68fb      	ldr	r3, [r7, #12]
  4017ae:	f003 0301 	and.w	r3, r3, #1
  4017b2:	2b00      	cmp	r3, #0
  4017b4:	d000      	beq.n	4017b8 <local_twi_handler+0x200>
					break;
  4017b6:	e01b      	b.n	4017f0 <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4017b8:	69fb      	ldr	r3, [r7, #28]
  4017ba:	3301      	adds	r3, #1
  4017bc:	61fb      	str	r3, [r7, #28]
  4017be:	69fb      	ldr	r3, [r7, #28]
  4017c0:	f1b3 3fff 	cmp.w	r3, #4294967295
  4017c4:	d103      	bne.n	4017ce <local_twi_handler+0x216>
					transfer_timeout = true;
  4017c6:	2301      	movs	r3, #1
  4017c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  4017cc:	e010      	b.n	4017f0 <local_twi_handler+0x238>
				}
			}
  4017ce:	e7ea      	b.n	4017a6 <local_twi_handler+0x1ee>
  4017d0:	0040f66c 	.word	0x0040f66c
  4017d4:	00403b01 	.word	0x00403b01
  4017d8:	00403b19 	.word	0x00403b19
  4017dc:	00402ce9 	.word	0x00402ce9
  4017e0:	00403ae1 	.word	0x00403ae1
  4017e4:	20000a04 	.word	0x20000a04
  4017e8:	200009f4 	.word	0x200009f4
  4017ec:	00404c09 	.word	0x00404c09
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4017f0:	4a35      	ldr	r2, [pc, #212]	; (4018c8 <local_twi_handler+0x310>)
  4017f2:	687b      	ldr	r3, [r7, #4]
  4017f4:	00db      	lsls	r3, r3, #3
  4017f6:	4413      	add	r3, r2
  4017f8:	685b      	ldr	r3, [r3, #4]
  4017fa:	2b00      	cmp	r3, #0
  4017fc:	d00c      	beq.n	401818 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  4017fe:	4a32      	ldr	r2, [pc, #200]	; (4018c8 <local_twi_handler+0x310>)
  401800:	687b      	ldr	r3, [r7, #4]
  401802:	00db      	lsls	r3, r3, #3
  401804:	4413      	add	r3, r2
  401806:	685a      	ldr	r2, [r3, #4]
  401808:	f107 0308 	add.w	r3, r7, #8
  40180c:	4610      	mov	r0, r2
  40180e:	2100      	movs	r1, #0
  401810:	461a      	mov	r2, r3
  401812:	2300      	movs	r3, #0
  401814:	4c2d      	ldr	r4, [pc, #180]	; (4018cc <local_twi_handler+0x314>)
  401816:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401818:	69fb      	ldr	r3, [r7, #28]
  40181a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40181e:	d011      	beq.n	401844 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  401820:	4b2b      	ldr	r3, [pc, #172]	; (4018d0 <local_twi_handler+0x318>)
  401822:	687a      	ldr	r2, [r7, #4]
  401824:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  401828:	2b00      	cmp	r3, #0
  40182a:	d00b      	beq.n	401844 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  40182c:	4b28      	ldr	r3, [pc, #160]	; (4018d0 <local_twi_handler+0x318>)
  40182e:	687a      	ldr	r2, [r7, #4]
  401830:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401834:	f107 0308 	add.w	r3, r7, #8
  401838:	4610      	mov	r0, r2
  40183a:	2100      	movs	r1, #0
  40183c:	461a      	mov	r2, r3
  40183e:	2300      	movs	r3, #0
  401840:	4c22      	ldr	r4, [pc, #136]	; (4018cc <local_twi_handler+0x314>)
  401842:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  401844:	697b      	ldr	r3, [r7, #20]
  401846:	f403 7350 	and.w	r3, r3, #832	; 0x340
  40184a:	2b00      	cmp	r3, #0
  40184c:	d103      	bne.n	401856 <local_twi_handler+0x29e>
  40184e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  401852:	2b00      	cmp	r3, #0
  401854:	d02f      	beq.n	4018b6 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  401856:	4a1f      	ldr	r2, [pc, #124]	; (4018d4 <local_twi_handler+0x31c>)
  401858:	687b      	ldr	r3, [r7, #4]
  40185a:	011b      	lsls	r3, r3, #4
  40185c:	4413      	add	r3, r2
  40185e:	685b      	ldr	r3, [r3, #4]
  401860:	4618      	mov	r0, r3
  401862:	f240 2102 	movw	r1, #514	; 0x202
  401866:	4b1c      	ldr	r3, [pc, #112]	; (4018d8 <local_twi_handler+0x320>)
  401868:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  40186a:	697b      	ldr	r3, [r7, #20]
  40186c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401870:	2b00      	cmp	r3, #0
  401872:	d102      	bne.n	40187a <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  401874:	69bb      	ldr	r3, [r7, #24]
  401876:	2202      	movs	r2, #2
  401878:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  40187a:	69b8      	ldr	r0, [r7, #24]
  40187c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401880:	4b16      	ldr	r3, [pc, #88]	; (4018dc <local_twi_handler+0x324>)
  401882:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  401884:	69b8      	ldr	r0, [r7, #24]
  401886:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40188a:	4b14      	ldr	r3, [pc, #80]	; (4018dc <local_twi_handler+0x324>)
  40188c:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  40188e:	4a0e      	ldr	r2, [pc, #56]	; (4018c8 <local_twi_handler+0x310>)
  401890:	687b      	ldr	r3, [r7, #4]
  401892:	00db      	lsls	r3, r3, #3
  401894:	4413      	add	r3, r2
  401896:	685b      	ldr	r3, [r3, #4]
  401898:	2b00      	cmp	r3, #0
  40189a:	d00c      	beq.n	4018b6 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  40189c:	4a0a      	ldr	r2, [pc, #40]	; (4018c8 <local_twi_handler+0x310>)
  40189e:	687b      	ldr	r3, [r7, #4]
  4018a0:	00db      	lsls	r3, r3, #3
  4018a2:	4413      	add	r3, r2
  4018a4:	685a      	ldr	r2, [r3, #4]
  4018a6:	f107 0308 	add.w	r3, r7, #8
  4018aa:	4610      	mov	r0, r2
  4018ac:	2100      	movs	r1, #0
  4018ae:	461a      	mov	r2, r3
  4018b0:	2300      	movs	r3, #0
  4018b2:	4c06      	ldr	r4, [pc, #24]	; (4018cc <local_twi_handler+0x314>)
  4018b4:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4018b6:	68bb      	ldr	r3, [r7, #8]
  4018b8:	2b00      	cmp	r3, #0
  4018ba:	d001      	beq.n	4018c0 <local_twi_handler+0x308>
  4018bc:	4b08      	ldr	r3, [pc, #32]	; (4018e0 <local_twi_handler+0x328>)
  4018be:	4798      	blx	r3
}
  4018c0:	372c      	adds	r7, #44	; 0x2c
  4018c2:	46bd      	mov	sp, r7
  4018c4:	bd90      	pop	{r4, r7, pc}
  4018c6:	bf00      	nop
  4018c8:	200009f4 	.word	0x200009f4
  4018cc:	00404c09 	.word	0x00404c09
  4018d0:	200009fc 	.word	0x200009fc
  4018d4:	0040f66c 	.word	0x0040f66c
  4018d8:	00402ce9 	.word	0x00402ce9
  4018dc:	00403ae1 	.word	0x00403ae1
  4018e0:	004044dd 	.word	0x004044dd

004018e4 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  4018e4:	b580      	push	{r7, lr}
  4018e6:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  4018e8:	2000      	movs	r0, #0
  4018ea:	4b01      	ldr	r3, [pc, #4]	; (4018f0 <TWI0_Handler+0xc>)
  4018ec:	4798      	blx	r3
}
  4018ee:	bd80      	pop	{r7, pc}
  4018f0:	004015b9 	.word	0x004015b9

004018f4 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  4018f4:	b580      	push	{r7, lr}
  4018f6:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  4018f8:	2001      	movs	r0, #1
  4018fa:	4b01      	ldr	r3, [pc, #4]	; (401900 <TWI1_Handler+0xc>)
  4018fc:	4798      	blx	r3
}
  4018fe:	bd80      	pop	{r7, pc}
  401900:	004015b9 	.word	0x004015b9

00401904 <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  401904:	b580      	push	{r7, lr}
  401906:	b084      	sub	sp, #16
  401908:	af00      	add	r7, sp, #0
  40190a:	6078      	str	r0, [r7, #4]
  40190c:	460b      	mov	r3, r1
  40190e:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  401910:	687a      	ldr	r2, [r7, #4]
  401912:	4613      	mov	r3, r2
  401914:	00db      	lsls	r3, r3, #3
  401916:	1a9b      	subs	r3, r3, r2
  401918:	009b      	lsls	r3, r3, #2
  40191a:	4a36      	ldr	r2, [pc, #216]	; (4019f4 <configure_rx_dma+0xf0>)
  40191c:	4413      	add	r3, r2
  40191e:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  401920:	68fb      	ldr	r3, [r7, #12]
  401922:	699b      	ldr	r3, [r3, #24]
  401924:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  401926:	68fb      	ldr	r3, [r7, #12]
  401928:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  40192a:	429a      	cmp	r2, r3
  40192c:	d10e      	bne.n	40194c <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  40192e:	78fb      	ldrb	r3, [r7, #3]
  401930:	2b00      	cmp	r3, #0
  401932:	d103      	bne.n	40193c <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  401934:	68fb      	ldr	r3, [r7, #12]
  401936:	2200      	movs	r2, #0
  401938:	60da      	str	r2, [r3, #12]
  40193a:	e01e      	b.n	40197a <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  40193c:	68fb      	ldr	r3, [r7, #12]
  40193e:	685a      	ldr	r2, [r3, #4]
  401940:	68fb      	ldr	r3, [r7, #12]
  401942:	689b      	ldr	r3, [r3, #8]
  401944:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  401946:	68fb      	ldr	r3, [r7, #12]
  401948:	60da      	str	r2, [r3, #12]
  40194a:	e016      	b.n	40197a <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  40194c:	68fb      	ldr	r3, [r7, #12]
  40194e:	699b      	ldr	r3, [r3, #24]
  401950:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  401952:	68fb      	ldr	r3, [r7, #12]
  401954:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  401956:	429a      	cmp	r2, r3
  401958:	d908      	bls.n	40196c <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  40195a:	68fb      	ldr	r3, [r7, #12]
  40195c:	699b      	ldr	r3, [r3, #24]
  40195e:	461a      	mov	r2, r3
  401960:	68fb      	ldr	r3, [r7, #12]
  401962:	689b      	ldr	r3, [r3, #8]
  401964:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  401966:	68fb      	ldr	r3, [r7, #12]
  401968:	60da      	str	r2, [r3, #12]
  40196a:	e006      	b.n	40197a <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  40196c:	68fb      	ldr	r3, [r7, #12]
  40196e:	685a      	ldr	r2, [r3, #4]
  401970:	68fb      	ldr	r3, [r7, #12]
  401972:	689b      	ldr	r3, [r3, #8]
  401974:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  401976:	68fb      	ldr	r3, [r7, #12]
  401978:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  40197a:	68fb      	ldr	r3, [r7, #12]
  40197c:	689a      	ldr	r2, [r3, #8]
  40197e:	68fb      	ldr	r3, [r7, #12]
  401980:	68db      	ldr	r3, [r3, #12]
  401982:	441a      	add	r2, r3
  401984:	68fb      	ldr	r3, [r7, #12]
  401986:	685b      	ldr	r3, [r3, #4]
  401988:	429a      	cmp	r2, r3
  40198a:	d903      	bls.n	401994 <configure_rx_dma+0x90>
  40198c:	4b1a      	ldr	r3, [pc, #104]	; (4019f8 <configure_rx_dma+0xf4>)
  40198e:	4798      	blx	r3
  401990:	bf00      	nop
  401992:	e7fd      	b.n	401990 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  401994:	68fb      	ldr	r3, [r7, #12]
  401996:	68db      	ldr	r3, [r3, #12]
  401998:	2b00      	cmp	r3, #0
  40199a:	d01e      	beq.n	4019da <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  40199c:	4a17      	ldr	r2, [pc, #92]	; (4019fc <configure_rx_dma+0xf8>)
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	011b      	lsls	r3, r3, #4
  4019a2:	4413      	add	r3, r2
  4019a4:	685a      	ldr	r2, [r3, #4]
  4019a6:	68fb      	ldr	r3, [r7, #12]
  4019a8:	3308      	adds	r3, #8
  4019aa:	4610      	mov	r0, r2
  4019ac:	4619      	mov	r1, r3
  4019ae:	2200      	movs	r2, #0
  4019b0:	4b13      	ldr	r3, [pc, #76]	; (401a00 <configure_rx_dma+0xfc>)
  4019b2:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  4019b4:	4a11      	ldr	r2, [pc, #68]	; (4019fc <configure_rx_dma+0xf8>)
  4019b6:	687b      	ldr	r3, [r7, #4]
  4019b8:	011b      	lsls	r3, r3, #4
  4019ba:	4413      	add	r3, r2
  4019bc:	685b      	ldr	r3, [r3, #4]
  4019be:	4618      	mov	r0, r3
  4019c0:	2101      	movs	r1, #1
  4019c2:	4b10      	ldr	r3, [pc, #64]	; (401a04 <configure_rx_dma+0x100>)
  4019c4:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4019c6:	4a0d      	ldr	r2, [pc, #52]	; (4019fc <configure_rx_dma+0xf8>)
  4019c8:	687b      	ldr	r3, [r7, #4]
  4019ca:	011b      	lsls	r3, r3, #4
  4019cc:	4413      	add	r3, r2
  4019ce:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  4019d0:	4618      	mov	r0, r3
  4019d2:	2109      	movs	r1, #9
  4019d4:	4b0c      	ldr	r3, [pc, #48]	; (401a08 <configure_rx_dma+0x104>)
  4019d6:	4798      	blx	r3
  4019d8:	e008      	b.n	4019ec <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  4019da:	4a08      	ldr	r2, [pc, #32]	; (4019fc <configure_rx_dma+0xf8>)
  4019dc:	687b      	ldr	r3, [r7, #4]
  4019de:	011b      	lsls	r3, r3, #4
  4019e0:	4413      	add	r3, r2
  4019e2:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  4019e4:	4618      	mov	r0, r3
  4019e6:	2109      	movs	r1, #9
  4019e8:	4b08      	ldr	r3, [pc, #32]	; (401a0c <configure_rx_dma+0x108>)
  4019ea:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  4019ec:	3710      	adds	r7, #16
  4019ee:	46bd      	mov	sp, r7
  4019f0:	bd80      	pop	{r7, pc}
  4019f2:	bf00      	nop
  4019f4:	20000a0c 	.word	0x20000a0c
  4019f8:	00404539 	.word	0x00404539
  4019fc:	0040f67c 	.word	0x0040f67c
  401a00:	00402c85 	.word	0x00402c85
  401a04:	00402cc9 	.word	0x00402cc9
  401a08:	00403bcd 	.word	0x00403bcd
  401a0c:	00403be9 	.word	0x00403be9

00401a10 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  401a10:	b590      	push	{r4, r7, lr}
  401a12:	b087      	sub	sp, #28
  401a14:	af00      	add	r7, sp, #0
  401a16:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  401a18:	2300      	movs	r3, #0
  401a1a:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  401a1c:	4a61      	ldr	r2, [pc, #388]	; (401ba4 <local_uart_handler+0x194>)
  401a1e:	687b      	ldr	r3, [r7, #4]
  401a20:	011b      	lsls	r3, r3, #4
  401a22:	4413      	add	r3, r2
  401a24:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  401a26:	4618      	mov	r0, r3
  401a28:	4b5f      	ldr	r3, [pc, #380]	; (401ba8 <local_uart_handler+0x198>)
  401a2a:	4798      	blx	r3
  401a2c:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  401a2e:	4a5d      	ldr	r2, [pc, #372]	; (401ba4 <local_uart_handler+0x194>)
  401a30:	687b      	ldr	r3, [r7, #4]
  401a32:	011b      	lsls	r3, r3, #4
  401a34:	4413      	add	r3, r2
  401a36:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  401a38:	4618      	mov	r0, r3
  401a3a:	4b5c      	ldr	r3, [pc, #368]	; (401bac <local_uart_handler+0x19c>)
  401a3c:	4798      	blx	r3
  401a3e:	4603      	mov	r3, r0
  401a40:	697a      	ldr	r2, [r7, #20]
  401a42:	4013      	ands	r3, r2
  401a44:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  401a46:	687a      	ldr	r2, [r7, #4]
  401a48:	4613      	mov	r3, r2
  401a4a:	00db      	lsls	r3, r3, #3
  401a4c:	1a9b      	subs	r3, r3, r2
  401a4e:	009b      	lsls	r3, r3, #2
  401a50:	4a57      	ldr	r2, [pc, #348]	; (401bb0 <local_uart_handler+0x1a0>)
  401a52:	4413      	add	r3, r2
  401a54:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  401a56:	697b      	ldr	r3, [r7, #20]
  401a58:	f003 0310 	and.w	r3, r3, #16
  401a5c:	2b00      	cmp	r3, #0
  401a5e:	d02e      	beq.n	401abe <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  401a60:	4a50      	ldr	r2, [pc, #320]	; (401ba4 <local_uart_handler+0x194>)
  401a62:	687b      	ldr	r3, [r7, #4]
  401a64:	011b      	lsls	r3, r3, #4
  401a66:	4413      	add	r3, r2
  401a68:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  401a6a:	4618      	mov	r0, r3
  401a6c:	2110      	movs	r1, #16
  401a6e:	4b51      	ldr	r3, [pc, #324]	; (401bb4 <local_uart_handler+0x1a4>)
  401a70:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  401a72:	4a51      	ldr	r2, [pc, #324]	; (401bb8 <local_uart_handler+0x1a8>)
  401a74:	687b      	ldr	r3, [r7, #4]
  401a76:	00db      	lsls	r3, r3, #3
  401a78:	4413      	add	r3, r2
  401a7a:	685b      	ldr	r3, [r3, #4]
  401a7c:	2b00      	cmp	r3, #0
  401a7e:	d00c      	beq.n	401a9a <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  401a80:	4a4d      	ldr	r2, [pc, #308]	; (401bb8 <local_uart_handler+0x1a8>)
  401a82:	687b      	ldr	r3, [r7, #4]
  401a84:	00db      	lsls	r3, r3, #3
  401a86:	4413      	add	r3, r2
  401a88:	685a      	ldr	r2, [r3, #4]
  401a8a:	f107 030c 	add.w	r3, r7, #12
  401a8e:	4610      	mov	r0, r2
  401a90:	2100      	movs	r1, #0
  401a92:	461a      	mov	r2, r3
  401a94:	2300      	movs	r3, #0
  401a96:	4c49      	ldr	r4, [pc, #292]	; (401bbc <local_uart_handler+0x1ac>)
  401a98:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  401a9a:	4b47      	ldr	r3, [pc, #284]	; (401bb8 <local_uart_handler+0x1a8>)
  401a9c:	687a      	ldr	r2, [r7, #4]
  401a9e:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  401aa2:	2b00      	cmp	r3, #0
  401aa4:	d00b      	beq.n	401abe <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  401aa6:	4b44      	ldr	r3, [pc, #272]	; (401bb8 <local_uart_handler+0x1a8>)
  401aa8:	687a      	ldr	r2, [r7, #4]
  401aaa:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401aae:	f107 030c 	add.w	r3, r7, #12
  401ab2:	4610      	mov	r0, r2
  401ab4:	2100      	movs	r1, #0
  401ab6:	461a      	mov	r2, r3
  401ab8:	2300      	movs	r3, #0
  401aba:	4c40      	ldr	r4, [pc, #256]	; (401bbc <local_uart_handler+0x1ac>)
  401abc:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  401abe:	697b      	ldr	r3, [r7, #20]
  401ac0:	f003 0308 	and.w	r3, r3, #8
  401ac4:	2b00      	cmp	r3, #0
  401ac6:	d033      	beq.n	401b30 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  401ac8:	693b      	ldr	r3, [r7, #16]
  401aca:	699b      	ldr	r3, [r3, #24]
  401acc:	2b00      	cmp	r3, #0
  401ace:	d103      	bne.n	401ad8 <local_uart_handler+0xc8>
  401ad0:	4b3b      	ldr	r3, [pc, #236]	; (401bc0 <local_uart_handler+0x1b0>)
  401ad2:	4798      	blx	r3
  401ad4:	bf00      	nop
  401ad6:	e7fd      	b.n	401ad4 <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  401ad8:	693b      	ldr	r3, [r7, #16]
  401ada:	699b      	ldr	r3, [r3, #24]
  401adc:	2b01      	cmp	r3, #1
  401ade:	d103      	bne.n	401ae8 <local_uart_handler+0xd8>
  401ae0:	4b37      	ldr	r3, [pc, #220]	; (401bc0 <local_uart_handler+0x1b0>)
  401ae2:	4798      	blx	r3
  401ae4:	bf00      	nop
  401ae6:	e7fd      	b.n	401ae4 <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  401ae8:	693b      	ldr	r3, [r7, #16]
  401aea:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  401aec:	693b      	ldr	r3, [r7, #16]
  401aee:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  401af0:	441a      	add	r2, r3
  401af2:	693b      	ldr	r3, [r7, #16]
  401af4:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  401af6:	693b      	ldr	r3, [r7, #16]
  401af8:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  401afa:	693b      	ldr	r3, [r7, #16]
  401afc:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  401afe:	429a      	cmp	r2, r3
  401b00:	d303      	bcc.n	401b0a <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  401b02:	693b      	ldr	r3, [r7, #16]
  401b04:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  401b06:	693b      	ldr	r3, [r7, #16]
  401b08:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  401b0a:	687b      	ldr	r3, [r7, #4]
  401b0c:	4618      	mov	r0, r3
  401b0e:	2100      	movs	r1, #0
  401b10:	4b2c      	ldr	r3, [pc, #176]	; (401bc4 <local_uart_handler+0x1b4>)
  401b12:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  401b14:	693b      	ldr	r3, [r7, #16]
  401b16:	691b      	ldr	r3, [r3, #16]
  401b18:	2b00      	cmp	r3, #0
  401b1a:	d009      	beq.n	401b30 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  401b1c:	693b      	ldr	r3, [r7, #16]
  401b1e:	691a      	ldr	r2, [r3, #16]
  401b20:	f107 030c 	add.w	r3, r7, #12
  401b24:	4610      	mov	r0, r2
  401b26:	2100      	movs	r1, #0
  401b28:	461a      	mov	r2, r3
  401b2a:	2300      	movs	r3, #0
  401b2c:	4c23      	ldr	r4, [pc, #140]	; (401bbc <local_uart_handler+0x1ac>)
  401b2e:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  401b30:	697b      	ldr	r3, [r7, #20]
  401b32:	2b00      	cmp	r3, #0
  401b34:	d10d      	bne.n	401b52 <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  401b36:	693b      	ldr	r3, [r7, #16]
  401b38:	691b      	ldr	r3, [r3, #16]
  401b3a:	2b00      	cmp	r3, #0
  401b3c:	d009      	beq.n	401b52 <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  401b3e:	693b      	ldr	r3, [r7, #16]
  401b40:	691a      	ldr	r2, [r3, #16]
  401b42:	f107 030c 	add.w	r3, r7, #12
  401b46:	4610      	mov	r0, r2
  401b48:	2100      	movs	r1, #0
  401b4a:	461a      	mov	r2, r3
  401b4c:	2300      	movs	r3, #0
  401b4e:	4c1b      	ldr	r4, [pc, #108]	; (401bbc <local_uart_handler+0x1ac>)
  401b50:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  401b52:	697b      	ldr	r3, [r7, #20]
  401b54:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  401b58:	2b00      	cmp	r3, #0
  401b5a:	d01b      	beq.n	401b94 <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  401b5c:	4a11      	ldr	r2, [pc, #68]	; (401ba4 <local_uart_handler+0x194>)
  401b5e:	687b      	ldr	r3, [r7, #4]
  401b60:	011b      	lsls	r3, r3, #4
  401b62:	4413      	add	r3, r2
  401b64:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  401b66:	4618      	mov	r0, r3
  401b68:	4b17      	ldr	r3, [pc, #92]	; (401bc8 <local_uart_handler+0x1b8>)
  401b6a:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  401b6c:	4a12      	ldr	r2, [pc, #72]	; (401bb8 <local_uart_handler+0x1a8>)
  401b6e:	687b      	ldr	r3, [r7, #4]
  401b70:	00db      	lsls	r3, r3, #3
  401b72:	4413      	add	r3, r2
  401b74:	685b      	ldr	r3, [r3, #4]
  401b76:	2b00      	cmp	r3, #0
  401b78:	d00c      	beq.n	401b94 <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  401b7a:	4a0f      	ldr	r2, [pc, #60]	; (401bb8 <local_uart_handler+0x1a8>)
  401b7c:	687b      	ldr	r3, [r7, #4]
  401b7e:	00db      	lsls	r3, r3, #3
  401b80:	4413      	add	r3, r2
  401b82:	685a      	ldr	r2, [r3, #4]
  401b84:	f107 030c 	add.w	r3, r7, #12
  401b88:	4610      	mov	r0, r2
  401b8a:	2100      	movs	r1, #0
  401b8c:	461a      	mov	r2, r3
  401b8e:	2300      	movs	r3, #0
  401b90:	4c0a      	ldr	r4, [pc, #40]	; (401bbc <local_uart_handler+0x1ac>)
  401b92:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  401b94:	68fb      	ldr	r3, [r7, #12]
  401b96:	2b00      	cmp	r3, #0
  401b98:	d001      	beq.n	401b9e <local_uart_handler+0x18e>
  401b9a:	4b0c      	ldr	r3, [pc, #48]	; (401bcc <local_uart_handler+0x1bc>)
  401b9c:	4798      	blx	r3
}
  401b9e:	371c      	adds	r7, #28
  401ba0:	46bd      	mov	sp, r7
  401ba2:	bd90      	pop	{r4, r7, pc}
  401ba4:	0040f67c 	.word	0x0040f67c
  401ba8:	00403c1d 	.word	0x00403c1d
  401bac:	00403c05 	.word	0x00403c05
  401bb0:	20000a0c 	.word	0x20000a0c
  401bb4:	00403be9 	.word	0x00403be9
  401bb8:	20000a28 	.word	0x20000a28
  401bbc:	00404c09 	.word	0x00404c09
  401bc0:	00404539 	.word	0x00404539
  401bc4:	00401905 	.word	0x00401905
  401bc8:	00403c35 	.word	0x00403c35
  401bcc:	004044dd 	.word	0x004044dd

00401bd0 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  401bd0:	b580      	push	{r7, lr}
  401bd2:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  401bd4:	2000      	movs	r0, #0
  401bd6:	4b01      	ldr	r3, [pc, #4]	; (401bdc <UART0_Handler+0xc>)
  401bd8:	4798      	blx	r3
}
  401bda:	bd80      	pop	{r7, pc}
  401bdc:	00401a11 	.word	0x00401a11

00401be0 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  401be0:	b580      	push	{r7, lr}
  401be2:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  401be4:	2001      	movs	r0, #1
  401be6:	4b01      	ldr	r3, [pc, #4]	; (401bec <UART1_Handler+0xc>)
  401be8:	4798      	blx	r3
}
  401bea:	bd80      	pop	{r7, pc}
  401bec:	00401a11 	.word	0x00401a11

00401bf0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401bf0:	b480      	push	{r7}
  401bf2:	b083      	sub	sp, #12
  401bf4:	af00      	add	r7, sp, #0
  401bf6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401bf8:	687b      	ldr	r3, [r7, #4]
  401bfa:	2b07      	cmp	r3, #7
  401bfc:	d825      	bhi.n	401c4a <osc_get_rate+0x5a>
  401bfe:	a201      	add	r2, pc, #4	; (adr r2, 401c04 <osc_get_rate+0x14>)
  401c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401c04:	00401c25 	.word	0x00401c25
  401c08:	00401c2b 	.word	0x00401c2b
  401c0c:	00401c31 	.word	0x00401c31
  401c10:	00401c37 	.word	0x00401c37
  401c14:	00401c3b 	.word	0x00401c3b
  401c18:	00401c3f 	.word	0x00401c3f
  401c1c:	00401c43 	.word	0x00401c43
  401c20:	00401c47 	.word	0x00401c47
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401c24:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401c28:	e010      	b.n	401c4c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401c2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401c2e:	e00d      	b.n	401c4c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401c30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401c34:	e00a      	b.n	401c4c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401c36:	4b08      	ldr	r3, [pc, #32]	; (401c58 <osc_get_rate+0x68>)
  401c38:	e008      	b.n	401c4c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401c3a:	4b08      	ldr	r3, [pc, #32]	; (401c5c <osc_get_rate+0x6c>)
  401c3c:	e006      	b.n	401c4c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401c3e:	4b08      	ldr	r3, [pc, #32]	; (401c60 <osc_get_rate+0x70>)
  401c40:	e004      	b.n	401c4c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401c42:	4b07      	ldr	r3, [pc, #28]	; (401c60 <osc_get_rate+0x70>)
  401c44:	e002      	b.n	401c4c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401c46:	4b06      	ldr	r3, [pc, #24]	; (401c60 <osc_get_rate+0x70>)
  401c48:	e000      	b.n	401c4c <osc_get_rate+0x5c>
	}

	return 0;
  401c4a:	2300      	movs	r3, #0
}
  401c4c:	4618      	mov	r0, r3
  401c4e:	370c      	adds	r7, #12
  401c50:	46bd      	mov	sp, r7
  401c52:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c56:	4770      	bx	lr
  401c58:	003d0900 	.word	0x003d0900
  401c5c:	007a1200 	.word	0x007a1200
  401c60:	00b71b00 	.word	0x00b71b00

00401c64 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  401c68:	2006      	movs	r0, #6
  401c6a:	4b03      	ldr	r3, [pc, #12]	; (401c78 <sysclk_get_main_hz+0x14>)
  401c6c:	4798      	blx	r3
  401c6e:	4603      	mov	r3, r0
  401c70:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  401c72:	4618      	mov	r0, r3
  401c74:	bd80      	pop	{r7, pc}
  401c76:	bf00      	nop
  401c78:	00401bf1 	.word	0x00401bf1

00401c7c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  401c7c:	b580      	push	{r7, lr}
  401c7e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401c80:	4b02      	ldr	r3, [pc, #8]	; (401c8c <sysclk_get_cpu_hz+0x10>)
  401c82:	4798      	blx	r3
  401c84:	4603      	mov	r3, r0
  401c86:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  401c88:	4618      	mov	r0, r3
  401c8a:	bd80      	pop	{r7, pc}
  401c8c:	00401c65 	.word	0x00401c65

00401c90 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  401c90:	b480      	push	{r7}
  401c92:	b083      	sub	sp, #12
  401c94:	af00      	add	r7, sp, #0
  401c96:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401c98:	687b      	ldr	r3, [r7, #4]
  401c9a:	2280      	movs	r2, #128	; 0x80
  401c9c:	601a      	str	r2, [r3, #0]
}
  401c9e:	370c      	adds	r7, #12
  401ca0:	46bd      	mov	sp, r7
  401ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ca6:	4770      	bx	lr

00401ca8 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  401ca8:	b480      	push	{r7}
  401caa:	b083      	sub	sp, #12
  401cac:	af00      	add	r7, sp, #0
  401cae:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  401cb0:	687b      	ldr	r3, [r7, #4]
  401cb2:	685b      	ldr	r3, [r3, #4]
  401cb4:	f043 0201 	orr.w	r2, r3, #1
  401cb8:	687b      	ldr	r3, [r7, #4]
  401cba:	605a      	str	r2, [r3, #4]
}
  401cbc:	370c      	adds	r7, #12
  401cbe:	46bd      	mov	sp, r7
  401cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cc4:	4770      	bx	lr
  401cc6:	bf00      	nop

00401cc8 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  401cc8:	b480      	push	{r7}
  401cca:	b083      	sub	sp, #12
  401ccc:	af00      	add	r7, sp, #0
  401cce:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401cd0:	687b      	ldr	r3, [r7, #4]
  401cd2:	685b      	ldr	r3, [r3, #4]
  401cd4:	f023 0202 	bic.w	r2, r3, #2
  401cd8:	687b      	ldr	r3, [r7, #4]
  401cda:	605a      	str	r2, [r3, #4]
}
  401cdc:	370c      	adds	r7, #12
  401cde:	46bd      	mov	sp, r7
  401ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ce4:	4770      	bx	lr
  401ce6:	bf00      	nop

00401ce8 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  401ce8:	b480      	push	{r7}
  401cea:	b083      	sub	sp, #12
  401cec:	af00      	add	r7, sp, #0
  401cee:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	685b      	ldr	r3, [r3, #4]
  401cf4:	f023 0204 	bic.w	r2, r3, #4
  401cf8:	687b      	ldr	r3, [r7, #4]
  401cfa:	605a      	str	r2, [r3, #4]
}
  401cfc:	370c      	adds	r7, #12
  401cfe:	46bd      	mov	sp, r7
  401d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d04:	4770      	bx	lr
  401d06:	bf00      	nop

00401d08 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  401d08:	b480      	push	{r7}
  401d0a:	b083      	sub	sp, #12
  401d0c:	af00      	add	r7, sp, #0
  401d0e:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  401d10:	687b      	ldr	r3, [r7, #4]
  401d12:	685b      	ldr	r3, [r3, #4]
  401d14:	f003 0304 	and.w	r3, r3, #4
  401d18:	2b00      	cmp	r3, #0
  401d1a:	d001      	beq.n	401d20 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  401d1c:	2301      	movs	r3, #1
  401d1e:	e000      	b.n	401d22 <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  401d20:	2300      	movs	r3, #0
	}
}
  401d22:	4618      	mov	r0, r3
  401d24:	370c      	adds	r7, #12
  401d26:	46bd      	mov	sp, r7
  401d28:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d2c:	4770      	bx	lr
  401d2e:	bf00      	nop

00401d30 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  401d30:	b480      	push	{r7}
  401d32:	b083      	sub	sp, #12
  401d34:	af00      	add	r7, sp, #0
  401d36:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401d38:	687b      	ldr	r3, [r7, #4]
  401d3a:	685b      	ldr	r3, [r3, #4]
  401d3c:	f043 0210 	orr.w	r2, r3, #16
  401d40:	687b      	ldr	r3, [r7, #4]
  401d42:	605a      	str	r2, [r3, #4]
}
  401d44:	370c      	adds	r7, #12
  401d46:	46bd      	mov	sp, r7
  401d48:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d4c:	4770      	bx	lr
  401d4e:	bf00      	nop

00401d50 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  401d50:	b480      	push	{r7}
  401d52:	b083      	sub	sp, #12
  401d54:	af00      	add	r7, sp, #0
  401d56:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401d58:	687b      	ldr	r3, [r7, #4]
  401d5a:	685b      	ldr	r3, [r3, #4]
  401d5c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  401d60:	687b      	ldr	r3, [r7, #4]
  401d62:	605a      	str	r2, [r3, #4]
}
  401d64:	370c      	adds	r7, #12
  401d66:	46bd      	mov	sp, r7
  401d68:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d6c:	4770      	bx	lr
  401d6e:	bf00      	nop

00401d70 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  401d70:	b580      	push	{r7, lr}
  401d72:	b082      	sub	sp, #8
  401d74:	af00      	add	r7, sp, #0
  401d76:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  401d78:	6878      	ldr	r0, [r7, #4]
  401d7a:	4b0f      	ldr	r3, [pc, #60]	; (401db8 <spi_master_init+0x48>)
  401d7c:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  401d7e:	6878      	ldr	r0, [r7, #4]
  401d80:	4b0e      	ldr	r3, [pc, #56]	; (401dbc <spi_master_init+0x4c>)
  401d82:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  401d84:	6878      	ldr	r0, [r7, #4]
  401d86:	4b0e      	ldr	r3, [pc, #56]	; (401dc0 <spi_master_init+0x50>)
  401d88:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  401d8a:	6878      	ldr	r0, [r7, #4]
  401d8c:	4b0d      	ldr	r3, [pc, #52]	; (401dc4 <spi_master_init+0x54>)
  401d8e:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  401d90:	6878      	ldr	r0, [r7, #4]
  401d92:	4b0d      	ldr	r3, [pc, #52]	; (401dc8 <spi_master_init+0x58>)
  401d94:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  401d96:	6878      	ldr	r0, [r7, #4]
  401d98:	2100      	movs	r1, #0
  401d9a:	4b0c      	ldr	r3, [pc, #48]	; (401dcc <spi_master_init+0x5c>)
  401d9c:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  401d9e:	6878      	ldr	r0, [r7, #4]
  401da0:	4b0b      	ldr	r3, [pc, #44]	; (401dd0 <spi_master_init+0x60>)
  401da2:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  401da4:	6878      	ldr	r0, [r7, #4]
  401da6:	4b0b      	ldr	r3, [pc, #44]	; (401dd4 <spi_master_init+0x64>)
  401da8:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  401daa:	6878      	ldr	r0, [r7, #4]
  401dac:	2100      	movs	r1, #0
  401dae:	4b0a      	ldr	r3, [pc, #40]	; (401dd8 <spi_master_init+0x68>)
  401db0:	4798      	blx	r3
}
  401db2:	3708      	adds	r7, #8
  401db4:	46bd      	mov	sp, r7
  401db6:	bd80      	pop	{r7, pc}
  401db8:	004036d1 	.word	0x004036d1
  401dbc:	00401c91 	.word	0x00401c91
  401dc0:	00401ca9 	.word	0x00401ca9
  401dc4:	00401d31 	.word	0x00401d31
  401dc8:	00401d51 	.word	0x00401d51
  401dcc:	004036e9 	.word	0x004036e9
  401dd0:	00401cc9 	.word	0x00401cc9
  401dd4:	00401ce9 	.word	0x00401ce9
  401dd8:	0040371d 	.word	0x0040371d

00401ddc <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  401ddc:	b590      	push	{r4, r7, lr}
  401dde:	b087      	sub	sp, #28
  401de0:	af00      	add	r7, sp, #0
  401de2:	60f8      	str	r0, [r7, #12]
  401de4:	60b9      	str	r1, [r7, #8]
  401de6:	603b      	str	r3, [r7, #0]
  401de8:	4613      	mov	r3, r2
  401dea:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  401dec:	4b21      	ldr	r3, [pc, #132]	; (401e74 <spi_master_setup_device+0x98>)
  401dee:	4798      	blx	r3
  401df0:	4603      	mov	r3, r0
  401df2:	6838      	ldr	r0, [r7, #0]
  401df4:	4619      	mov	r1, r3
  401df6:	4b20      	ldr	r3, [pc, #128]	; (401e78 <spi_master_setup_device+0x9c>)
  401df8:	4798      	blx	r3
  401dfa:	4603      	mov	r3, r0
  401dfc:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  401dfe:	68bb      	ldr	r3, [r7, #8]
  401e00:	681b      	ldr	r3, [r3, #0]
  401e02:	68f8      	ldr	r0, [r7, #12]
  401e04:	4619      	mov	r1, r3
  401e06:	2200      	movs	r2, #0
  401e08:	2300      	movs	r3, #0
  401e0a:	4c1c      	ldr	r4, [pc, #112]	; (401e7c <spi_master_setup_device+0xa0>)
  401e0c:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  401e0e:	68bb      	ldr	r3, [r7, #8]
  401e10:	681b      	ldr	r3, [r3, #0]
  401e12:	68f8      	ldr	r0, [r7, #12]
  401e14:	4619      	mov	r1, r3
  401e16:	2208      	movs	r2, #8
  401e18:	4b19      	ldr	r3, [pc, #100]	; (401e80 <spi_master_setup_device+0xa4>)
  401e1a:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  401e1c:	68bb      	ldr	r3, [r7, #8]
  401e1e:	681a      	ldr	r2, [r3, #0]
  401e20:	8afb      	ldrh	r3, [r7, #22]
  401e22:	b2db      	uxtb	r3, r3
  401e24:	68f8      	ldr	r0, [r7, #12]
  401e26:	4611      	mov	r1, r2
  401e28:	461a      	mov	r2, r3
  401e2a:	4b16      	ldr	r3, [pc, #88]	; (401e84 <spi_master_setup_device+0xa8>)
  401e2c:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  401e2e:	68bb      	ldr	r3, [r7, #8]
  401e30:	681b      	ldr	r3, [r3, #0]
  401e32:	68f8      	ldr	r0, [r7, #12]
  401e34:	4619      	mov	r1, r3
  401e36:	2208      	movs	r2, #8
  401e38:	4b13      	ldr	r3, [pc, #76]	; (401e88 <spi_master_setup_device+0xac>)
  401e3a:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  401e3c:	68bb      	ldr	r3, [r7, #8]
  401e3e:	681a      	ldr	r2, [r3, #0]
  401e40:	79fb      	ldrb	r3, [r7, #7]
  401e42:	085b      	lsrs	r3, r3, #1
  401e44:	b2db      	uxtb	r3, r3
  401e46:	68f8      	ldr	r0, [r7, #12]
  401e48:	4611      	mov	r1, r2
  401e4a:	461a      	mov	r2, r3
  401e4c:	4b0f      	ldr	r3, [pc, #60]	; (401e8c <spi_master_setup_device+0xb0>)
  401e4e:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  401e50:	68bb      	ldr	r3, [r7, #8]
  401e52:	681a      	ldr	r2, [r3, #0]
  401e54:	79fb      	ldrb	r3, [r7, #7]
  401e56:	f003 0301 	and.w	r3, r3, #1
  401e5a:	2b00      	cmp	r3, #0
  401e5c:	bf14      	ite	ne
  401e5e:	2300      	movne	r3, #0
  401e60:	2301      	moveq	r3, #1
  401e62:	b2db      	uxtb	r3, r3
  401e64:	68f8      	ldr	r0, [r7, #12]
  401e66:	4611      	mov	r1, r2
  401e68:	461a      	mov	r2, r3
  401e6a:	4b09      	ldr	r3, [pc, #36]	; (401e90 <spi_master_setup_device+0xb4>)
  401e6c:	4798      	blx	r3
}
  401e6e:	371c      	adds	r7, #28
  401e70:	46bd      	mov	sp, r7
  401e72:	bd90      	pop	{r4, r7, pc}
  401e74:	00401c7d 	.word	0x00401c7d
  401e78:	0040394d 	.word	0x0040394d
  401e7c:	004039dd 	.word	0x004039dd
  401e80:	00403905 	.word	0x00403905
  401e84:	0040398d 	.word	0x0040398d
  401e88:	00403861 	.word	0x00403861
  401e8c:	004037c1 	.word	0x004037c1
  401e90:	00403811 	.word	0x00403811

00401e94 <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  401e94:	b580      	push	{r7, lr}
  401e96:	b082      	sub	sp, #8
  401e98:	af00      	add	r7, sp, #0
  401e9a:	6078      	str	r0, [r7, #4]
  401e9c:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  401e9e:	6878      	ldr	r0, [r7, #4]
  401ea0:	4b10      	ldr	r3, [pc, #64]	; (401ee4 <spi_select_device+0x50>)
  401ea2:	4798      	blx	r3
  401ea4:	4603      	mov	r3, r0
  401ea6:	2b00      	cmp	r3, #0
  401ea8:	d00a      	beq.n	401ec0 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  401eaa:	683b      	ldr	r3, [r7, #0]
  401eac:	681b      	ldr	r3, [r3, #0]
  401eae:	2b0f      	cmp	r3, #15
  401eb0:	d814      	bhi.n	401edc <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  401eb2:	683b      	ldr	r3, [r7, #0]
  401eb4:	681b      	ldr	r3, [r3, #0]
  401eb6:	6878      	ldr	r0, [r7, #4]
  401eb8:	4619      	mov	r1, r3
  401eba:	4b0b      	ldr	r3, [pc, #44]	; (401ee8 <spi_select_device+0x54>)
  401ebc:	4798      	blx	r3
  401ebe:	e00d      	b.n	401edc <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  401ec0:	683b      	ldr	r3, [r7, #0]
  401ec2:	681b      	ldr	r3, [r3, #0]
  401ec4:	2b03      	cmp	r3, #3
  401ec6:	d809      	bhi.n	401edc <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  401ec8:	683b      	ldr	r3, [r7, #0]
  401eca:	681b      	ldr	r3, [r3, #0]
  401ecc:	2201      	movs	r2, #1
  401ece:	fa02 f303 	lsl.w	r3, r2, r3
  401ed2:	43db      	mvns	r3, r3
  401ed4:	6878      	ldr	r0, [r7, #4]
  401ed6:	4619      	mov	r1, r3
  401ed8:	4b03      	ldr	r3, [pc, #12]	; (401ee8 <spi_select_device+0x54>)
  401eda:	4798      	blx	r3
		}
	}
}
  401edc:	3708      	adds	r7, #8
  401ede:	46bd      	mov	sp, r7
  401ee0:	bd80      	pop	{r7, pc}
  401ee2:	bf00      	nop
  401ee4:	00401d09 	.word	0x00401d09
  401ee8:	004036e9 	.word	0x004036e9

00401eec <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  401eec:	b580      	push	{r7, lr}
  401eee:	b086      	sub	sp, #24
  401ef0:	af00      	add	r7, sp, #0
  401ef2:	60f8      	str	r0, [r7, #12]
  401ef4:	60b9      	str	r1, [r7, #8]
  401ef6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401ef8:	2300      	movs	r3, #0
  401efa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  401efc:	68fb      	ldr	r3, [r7, #12]
  401efe:	2b00      	cmp	r3, #0
  401f00:	d002      	beq.n	401f08 <_read+0x1c>
		return -1;
  401f02:	f04f 33ff 	mov.w	r3, #4294967295
  401f06:	e014      	b.n	401f32 <_read+0x46>
	}

	for (; len > 0; --len) {
  401f08:	e00f      	b.n	401f2a <_read+0x3e>
		ptr_get(stdio_base, ptr);
  401f0a:	4b0c      	ldr	r3, [pc, #48]	; (401f3c <_read+0x50>)
  401f0c:	681b      	ldr	r3, [r3, #0]
  401f0e:	4a0c      	ldr	r2, [pc, #48]	; (401f40 <_read+0x54>)
  401f10:	6812      	ldr	r2, [r2, #0]
  401f12:	4610      	mov	r0, r2
  401f14:	68b9      	ldr	r1, [r7, #8]
  401f16:	4798      	blx	r3
		ptr++;
  401f18:	68bb      	ldr	r3, [r7, #8]
  401f1a:	3301      	adds	r3, #1
  401f1c:	60bb      	str	r3, [r7, #8]
		nChars++;
  401f1e:	697b      	ldr	r3, [r7, #20]
  401f20:	3301      	adds	r3, #1
  401f22:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  401f24:	687b      	ldr	r3, [r7, #4]
  401f26:	3b01      	subs	r3, #1
  401f28:	607b      	str	r3, [r7, #4]
  401f2a:	687b      	ldr	r3, [r7, #4]
  401f2c:	2b00      	cmp	r3, #0
  401f2e:	dcec      	bgt.n	401f0a <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  401f30:	697b      	ldr	r3, [r7, #20]
}
  401f32:	4618      	mov	r0, r3
  401f34:	3718      	adds	r7, #24
  401f36:	46bd      	mov	sp, r7
  401f38:	bd80      	pop	{r7, pc}
  401f3a:	bf00      	nop
  401f3c:	20003fd0 	.word	0x20003fd0
  401f40:	20003fd8 	.word	0x20003fd8

00401f44 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401f44:	b580      	push	{r7, lr}
  401f46:	b086      	sub	sp, #24
  401f48:	af00      	add	r7, sp, #0
  401f4a:	60f8      	str	r0, [r7, #12]
  401f4c:	60b9      	str	r1, [r7, #8]
  401f4e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  401f50:	2300      	movs	r3, #0
  401f52:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  401f54:	68fb      	ldr	r3, [r7, #12]
  401f56:	2b01      	cmp	r3, #1
  401f58:	d008      	beq.n	401f6c <_write+0x28>
  401f5a:	68fb      	ldr	r3, [r7, #12]
  401f5c:	2b02      	cmp	r3, #2
  401f5e:	d005      	beq.n	401f6c <_write+0x28>
  401f60:	68fb      	ldr	r3, [r7, #12]
  401f62:	2b03      	cmp	r3, #3
  401f64:	d002      	beq.n	401f6c <_write+0x28>
		return -1;
  401f66:	f04f 33ff 	mov.w	r3, #4294967295
  401f6a:	e01b      	b.n	401fa4 <_write+0x60>
	}

	for (; len != 0; --len) {
  401f6c:	e016      	b.n	401f9c <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  401f6e:	4b0f      	ldr	r3, [pc, #60]	; (401fac <_write+0x68>)
  401f70:	681a      	ldr	r2, [r3, #0]
  401f72:	4b0f      	ldr	r3, [pc, #60]	; (401fb0 <_write+0x6c>)
  401f74:	6819      	ldr	r1, [r3, #0]
  401f76:	68bb      	ldr	r3, [r7, #8]
  401f78:	1c58      	adds	r0, r3, #1
  401f7a:	60b8      	str	r0, [r7, #8]
  401f7c:	781b      	ldrb	r3, [r3, #0]
  401f7e:	4608      	mov	r0, r1
  401f80:	4619      	mov	r1, r3
  401f82:	4790      	blx	r2
  401f84:	4603      	mov	r3, r0
  401f86:	2b00      	cmp	r3, #0
  401f88:	da02      	bge.n	401f90 <_write+0x4c>
			return -1;
  401f8a:	f04f 33ff 	mov.w	r3, #4294967295
  401f8e:	e009      	b.n	401fa4 <_write+0x60>
		}
		++nChars;
  401f90:	697b      	ldr	r3, [r7, #20]
  401f92:	3301      	adds	r3, #1
  401f94:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  401f96:	687b      	ldr	r3, [r7, #4]
  401f98:	3b01      	subs	r3, #1
  401f9a:	607b      	str	r3, [r7, #4]
  401f9c:	687b      	ldr	r3, [r7, #4]
  401f9e:	2b00      	cmp	r3, #0
  401fa0:	d1e5      	bne.n	401f6e <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  401fa2:	697b      	ldr	r3, [r7, #20]
}
  401fa4:	4618      	mov	r0, r3
  401fa6:	3718      	adds	r7, #24
  401fa8:	46bd      	mov	sp, r7
  401faa:	bd80      	pop	{r7, pc}
  401fac:	20003fd4 	.word	0x20003fd4
  401fb0:	20003fd8 	.word	0x20003fd8

00401fb4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401fb4:	b580      	push	{r7, lr}
  401fb6:	b082      	sub	sp, #8
  401fb8:	af00      	add	r7, sp, #0
  401fba:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401fbc:	6878      	ldr	r0, [r7, #4]
  401fbe:	4b02      	ldr	r3, [pc, #8]	; (401fc8 <sysclk_enable_peripheral_clock+0x14>)
  401fc0:	4798      	blx	r3
}
  401fc2:	3708      	adds	r7, #8
  401fc4:	46bd      	mov	sp, r7
  401fc6:	bd80      	pop	{r7, pc}
  401fc8:	00403641 	.word	0x00403641

00401fcc <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  401fcc:	b580      	push	{r7, lr}
  401fce:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  401fd0:	200b      	movs	r0, #11
  401fd2:	4b04      	ldr	r3, [pc, #16]	; (401fe4 <ioport_init+0x18>)
  401fd4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  401fd6:	200c      	movs	r0, #12
  401fd8:	4b02      	ldr	r3, [pc, #8]	; (401fe4 <ioport_init+0x18>)
  401fda:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  401fdc:	200d      	movs	r0, #13
  401fde:	4b01      	ldr	r3, [pc, #4]	; (401fe4 <ioport_init+0x18>)
  401fe0:	4798      	blx	r3
	arch_ioport_init();
}
  401fe2:	bd80      	pop	{r7, pc}
  401fe4:	00401fb5 	.word	0x00401fb5

00401fe8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  401fe8:	b580      	push	{r7, lr}
  401fea:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401fec:	4b35      	ldr	r3, [pc, #212]	; (4020c4 <board_init+0xdc>)
  401fee:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ff2:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  401ff4:	4b34      	ldr	r3, [pc, #208]	; (4020c8 <board_init+0xe0>)
  401ff6:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  401ff8:	2017      	movs	r0, #23
  401ffa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401ffe:	4b33      	ldr	r3, [pc, #204]	; (4020cc <board_init+0xe4>)
  402000:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  402002:	202e      	movs	r0, #46	; 0x2e
  402004:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402008:	4b30      	ldr	r3, [pc, #192]	; (4020cc <board_init+0xe4>)
  40200a:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  40200c:	2019      	movs	r0, #25
  40200e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402012:	4b2e      	ldr	r3, [pc, #184]	; (4020cc <board_init+0xe4>)
  402014:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  402016:	200f      	movs	r0, #15
  402018:	492d      	ldr	r1, [pc, #180]	; (4020d0 <board_init+0xe8>)
  40201a:	4b2c      	ldr	r3, [pc, #176]	; (4020cc <board_init+0xe4>)
  40201c:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40201e:	2010      	movs	r0, #16
  402020:	492c      	ldr	r1, [pc, #176]	; (4020d4 <board_init+0xec>)
  402022:	4b2a      	ldr	r3, [pc, #168]	; (4020cc <board_init+0xe4>)
  402024:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  402026:	482c      	ldr	r0, [pc, #176]	; (4020d8 <board_init+0xf0>)
  402028:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40202c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  402030:	4b2a      	ldr	r3, [pc, #168]	; (4020dc <board_init+0xf4>)
  402032:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  402034:	2000      	movs	r0, #0
  402036:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40203a:	4b24      	ldr	r3, [pc, #144]	; (4020cc <board_init+0xe4>)
  40203c:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  40203e:	2008      	movs	r0, #8
  402040:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402044:	4b21      	ldr	r3, [pc, #132]	; (4020cc <board_init+0xe4>)
  402046:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  402048:	200c      	movs	r0, #12
  40204a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40204e:	4b1f      	ldr	r3, [pc, #124]	; (4020cc <board_init+0xe4>)
  402050:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  402052:	200d      	movs	r0, #13
  402054:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402058:	4b1c      	ldr	r3, [pc, #112]	; (4020cc <board_init+0xe4>)
  40205a:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40205c:	200e      	movs	r0, #14
  40205e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402062:	4b1a      	ldr	r3, [pc, #104]	; (4020cc <board_init+0xe4>)
  402064:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  402066:	201f      	movs	r0, #31
  402068:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40206c:	4b17      	ldr	r3, [pc, #92]	; (4020cc <board_init+0xe4>)
  40206e:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  402070:	201e      	movs	r0, #30
  402072:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402076:	4b15      	ldr	r3, [pc, #84]	; (4020cc <board_init+0xe4>)
  402078:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  40207a:	200c      	movs	r0, #12
  40207c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402080:	4b12      	ldr	r3, [pc, #72]	; (4020cc <board_init+0xe4>)
  402082:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  402084:	200d      	movs	r0, #13
  402086:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40208a:	4b10      	ldr	r3, [pc, #64]	; (4020cc <board_init+0xe4>)
  40208c:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40208e:	200e      	movs	r0, #14
  402090:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402094:	4b0d      	ldr	r3, [pc, #52]	; (4020cc <board_init+0xe4>)
  402096:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  402098:	201e      	movs	r0, #30
  40209a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40209e:	4b0b      	ldr	r3, [pc, #44]	; (4020cc <board_init+0xe4>)
  4020a0:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  4020a2:	201c      	movs	r0, #28
  4020a4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4020a8:	4b08      	ldr	r3, [pc, #32]	; (4020cc <board_init+0xe4>)
  4020aa:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  4020ac:	201d      	movs	r0, #29
  4020ae:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4020b2:	4b06      	ldr	r3, [pc, #24]	; (4020cc <board_init+0xe4>)
  4020b4:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4020b6:	204d      	movs	r0, #77	; 0x4d
  4020b8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4020bc:	4b03      	ldr	r3, [pc, #12]	; (4020cc <board_init+0xe4>)
  4020be:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  4020c0:	bd80      	pop	{r7, pc}
  4020c2:	bf00      	nop
  4020c4:	400e1450 	.word	0x400e1450
  4020c8:	00401fcd 	.word	0x00401fcd
  4020cc:	00403021 	.word	0x00403021
  4020d0:	28000079 	.word	0x28000079
  4020d4:	28000059 	.word	0x28000059
  4020d8:	400e0e00 	.word	0x400e0e00
  4020dc:	004031d5 	.word	0x004031d5

004020e0 <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  4020e0:	b580      	push	{r7, lr}
  4020e2:	b084      	sub	sp, #16
  4020e4:	af00      	add	r7, sp, #0
  4020e6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  4020e8:	2300      	movs	r3, #0
  4020ea:	60fb      	str	r3, [r7, #12]
  4020ec:	e017      	b.n	40211e <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  4020ee:	4b0f      	ldr	r3, [pc, #60]	; (40212c <LED_On+0x4c>)
  4020f0:	68fa      	ldr	r2, [r7, #12]
  4020f2:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  4020f6:	687b      	ldr	r3, [r7, #4]
  4020f8:	429a      	cmp	r2, r3
  4020fa:	d10d      	bne.n	402118 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  4020fc:	4a0b      	ldr	r2, [pc, #44]	; (40212c <LED_On+0x4c>)
  4020fe:	68fb      	ldr	r3, [r7, #12]
  402100:	00db      	lsls	r3, r3, #3
  402102:	4413      	add	r3, r2
  402104:	685b      	ldr	r3, [r3, #4]
  402106:	2b01      	cmp	r3, #1
  402108:	d103      	bne.n	402112 <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  40210a:	6878      	ldr	r0, [r7, #4]
  40210c:	4b08      	ldr	r3, [pc, #32]	; (402130 <LED_On+0x50>)
  40210e:	4798      	blx	r3
  402110:	e002      	b.n	402118 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  402112:	6878      	ldr	r0, [r7, #4]
  402114:	4b07      	ldr	r3, [pc, #28]	; (402134 <LED_On+0x54>)
  402116:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  402118:	68fb      	ldr	r3, [r7, #12]
  40211a:	3301      	adds	r3, #1
  40211c:	60fb      	str	r3, [r7, #12]
  40211e:	68fb      	ldr	r3, [r7, #12]
  402120:	2b03      	cmp	r3, #3
  402122:	d9e4      	bls.n	4020ee <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  402124:	3710      	adds	r7, #16
  402126:	46bd      	mov	sp, r7
  402128:	bd80      	pop	{r7, pc}
  40212a:	bf00      	nop
  40212c:	0040f68c 	.word	0x0040f68c
  402130:	00402f71 	.word	0x00402f71
  402134:	00402f9d 	.word	0x00402f9d

00402138 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402138:	b480      	push	{r7}
  40213a:	b08b      	sub	sp, #44	; 0x2c
  40213c:	af00      	add	r7, sp, #0
  40213e:	6078      	str	r0, [r7, #4]
  402140:	460b      	mov	r3, r1
  402142:	70fb      	strb	r3, [r7, #3]
  402144:	687b      	ldr	r3, [r7, #4]
  402146:	627b      	str	r3, [r7, #36]	; 0x24
  402148:	78fb      	ldrb	r3, [r7, #3]
  40214a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40214e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402150:	61fb      	str	r3, [r7, #28]
  402152:	69fb      	ldr	r3, [r7, #28]
  402154:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  402156:	69bb      	ldr	r3, [r7, #24]
  402158:	095b      	lsrs	r3, r3, #5
  40215a:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40215c:	697b      	ldr	r3, [r7, #20]
  40215e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402162:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402166:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402168:	613b      	str	r3, [r7, #16]

	if (level) {
  40216a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40216e:	2b00      	cmp	r3, #0
  402170:	d009      	beq.n	402186 <ioport_set_pin_level+0x4e>
  402172:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402174:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  402176:	68fb      	ldr	r3, [r7, #12]
  402178:	f003 031f 	and.w	r3, r3, #31
  40217c:	2201      	movs	r2, #1
  40217e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402180:	693b      	ldr	r3, [r7, #16]
  402182:	631a      	str	r2, [r3, #48]	; 0x30
  402184:	e008      	b.n	402198 <ioport_set_pin_level+0x60>
  402186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402188:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40218a:	68bb      	ldr	r3, [r7, #8]
  40218c:	f003 031f 	and.w	r3, r3, #31
  402190:	2201      	movs	r2, #1
  402192:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402194:	693b      	ldr	r3, [r7, #16]
  402196:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  402198:	372c      	adds	r7, #44	; 0x2c
  40219a:	46bd      	mov	sp, r7
  40219c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021a0:	4770      	bx	lr
  4021a2:	bf00      	nop

004021a4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4021a4:	b580      	push	{r7, lr}
  4021a6:	b084      	sub	sp, #16
  4021a8:	af00      	add	r7, sp, #0
  4021aa:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4021ac:	687b      	ldr	r3, [r7, #4]
  4021ae:	f1c3 0311 	rsb	r3, r3, #17
  4021b2:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4021b4:	687b      	ldr	r3, [r7, #4]
  4021b6:	2b10      	cmp	r3, #16
  4021b8:	bf28      	it	cs
  4021ba:	2310      	movcs	r3, #16
  4021bc:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4021be:	687b      	ldr	r3, [r7, #4]
  4021c0:	2b00      	cmp	r3, #0
  4021c2:	d001      	beq.n	4021c8 <aat31xx_set_backlight+0x24>
  4021c4:	687b      	ldr	r3, [r7, #4]
  4021c6:	e000      	b.n	4021ca <aat31xx_set_backlight+0x26>
  4021c8:	2301      	movs	r3, #1
  4021ca:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4021cc:	2300      	movs	r3, #0
  4021ce:	60fb      	str	r3, [r7, #12]
  4021d0:	e01a      	b.n	402208 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4021d2:	204d      	movs	r0, #77	; 0x4d
  4021d4:	2100      	movs	r1, #0
  4021d6:	4b14      	ldr	r3, [pc, #80]	; (402228 <aat31xx_set_backlight+0x84>)
  4021d8:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  4021da:	2318      	movs	r3, #24
  4021dc:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4021de:	bf00      	nop
  4021e0:	68bb      	ldr	r3, [r7, #8]
  4021e2:	1e5a      	subs	r2, r3, #1
  4021e4:	60ba      	str	r2, [r7, #8]
  4021e6:	2b00      	cmp	r3, #0
  4021e8:	d1fa      	bne.n	4021e0 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4021ea:	204d      	movs	r0, #77	; 0x4d
  4021ec:	2101      	movs	r1, #1
  4021ee:	4b0e      	ldr	r3, [pc, #56]	; (402228 <aat31xx_set_backlight+0x84>)
  4021f0:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4021f2:	2318      	movs	r3, #24
  4021f4:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4021f6:	bf00      	nop
  4021f8:	68bb      	ldr	r3, [r7, #8]
  4021fa:	1e5a      	subs	r2, r3, #1
  4021fc:	60ba      	str	r2, [r7, #8]
  4021fe:	2b00      	cmp	r3, #0
  402200:	d1fa      	bne.n	4021f8 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  402202:	68fb      	ldr	r3, [r7, #12]
  402204:	3301      	adds	r3, #1
  402206:	60fb      	str	r3, [r7, #12]
  402208:	68fa      	ldr	r2, [r7, #12]
  40220a:	687b      	ldr	r3, [r7, #4]
  40220c:	429a      	cmp	r2, r3
  40220e:	d3e0      	bcc.n	4021d2 <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  402210:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  402214:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  402216:	bf00      	nop
  402218:	68bb      	ldr	r3, [r7, #8]
  40221a:	1e5a      	subs	r2, r3, #1
  40221c:	60ba      	str	r2, [r7, #8]
  40221e:	2b00      	cmp	r3, #0
  402220:	d1fa      	bne.n	402218 <aat31xx_set_backlight+0x74>
	}
}
  402222:	3710      	adds	r7, #16
  402224:	46bd      	mov	sp, r7
  402226:	bd80      	pop	{r7, pc}
  402228:	00402139 	.word	0x00402139

0040222c <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  40222c:	b580      	push	{r7, lr}
  40222e:	b082      	sub	sp, #8
  402230:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  402232:	204d      	movs	r0, #77	; 0x4d
  402234:	2100      	movs	r1, #0
  402236:	4b07      	ldr	r3, [pc, #28]	; (402254 <aat31xx_disable_backlight+0x28>)
  402238:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  40223a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40223e:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  402240:	bf00      	nop
  402242:	687b      	ldr	r3, [r7, #4]
  402244:	1e5a      	subs	r2, r3, #1
  402246:	607a      	str	r2, [r7, #4]
  402248:	2b00      	cmp	r3, #0
  40224a:	d1fa      	bne.n	402242 <aat31xx_disable_backlight+0x16>
	}
}
  40224c:	3708      	adds	r7, #8
  40224e:	46bd      	mov	sp, r7
  402250:	bd80      	pop	{r7, pc}
  402252:	bf00      	nop
  402254:	00402139 	.word	0x00402139

00402258 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402258:	b480      	push	{r7}
  40225a:	b083      	sub	sp, #12
  40225c:	af00      	add	r7, sp, #0
  40225e:	4603      	mov	r3, r0
  402260:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  402262:	4b08      	ldr	r3, [pc, #32]	; (402284 <NVIC_EnableIRQ+0x2c>)
  402264:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402268:	0952      	lsrs	r2, r2, #5
  40226a:	79f9      	ldrb	r1, [r7, #7]
  40226c:	f001 011f 	and.w	r1, r1, #31
  402270:	2001      	movs	r0, #1
  402272:	fa00 f101 	lsl.w	r1, r0, r1
  402276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40227a:	370c      	adds	r7, #12
  40227c:	46bd      	mov	sp, r7
  40227e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402282:	4770      	bx	lr
  402284:	e000e100 	.word	0xe000e100

00402288 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  402288:	b480      	push	{r7}
  40228a:	b083      	sub	sp, #12
  40228c:	af00      	add	r7, sp, #0
  40228e:	4603      	mov	r3, r0
  402290:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  402292:	4b09      	ldr	r3, [pc, #36]	; (4022b8 <NVIC_DisableIRQ+0x30>)
  402294:	f997 2007 	ldrsb.w	r2, [r7, #7]
  402298:	0952      	lsrs	r2, r2, #5
  40229a:	79f9      	ldrb	r1, [r7, #7]
  40229c:	f001 011f 	and.w	r1, r1, #31
  4022a0:	2001      	movs	r0, #1
  4022a2:	fa00 f101 	lsl.w	r1, r0, r1
  4022a6:	3220      	adds	r2, #32
  4022a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4022ac:	370c      	adds	r7, #12
  4022ae:	46bd      	mov	sp, r7
  4022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022b4:	4770      	bx	lr
  4022b6:	bf00      	nop
  4022b8:	e000e100 	.word	0xe000e100

004022bc <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4022bc:	b480      	push	{r7}
  4022be:	b083      	sub	sp, #12
  4022c0:	af00      	add	r7, sp, #0
  4022c2:	4603      	mov	r3, r0
  4022c4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4022c6:	4b09      	ldr	r3, [pc, #36]	; (4022ec <NVIC_ClearPendingIRQ+0x30>)
  4022c8:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4022cc:	0952      	lsrs	r2, r2, #5
  4022ce:	79f9      	ldrb	r1, [r7, #7]
  4022d0:	f001 011f 	and.w	r1, r1, #31
  4022d4:	2001      	movs	r0, #1
  4022d6:	fa00 f101 	lsl.w	r1, r0, r1
  4022da:	3260      	adds	r2, #96	; 0x60
  4022dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4022e0:	370c      	adds	r7, #12
  4022e2:	46bd      	mov	sp, r7
  4022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022e8:	4770      	bx	lr
  4022ea:	bf00      	nop
  4022ec:	e000e100 	.word	0xe000e100

004022f0 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4022f0:	b480      	push	{r7}
  4022f2:	b083      	sub	sp, #12
  4022f4:	af00      	add	r7, sp, #0
  4022f6:	4603      	mov	r3, r0
  4022f8:	6039      	str	r1, [r7, #0]
  4022fa:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4022fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402300:	2b00      	cmp	r3, #0
  402302:	da0b      	bge.n	40231c <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402304:	490d      	ldr	r1, [pc, #52]	; (40233c <NVIC_SetPriority+0x4c>)
  402306:	79fb      	ldrb	r3, [r7, #7]
  402308:	f003 030f 	and.w	r3, r3, #15
  40230c:	3b04      	subs	r3, #4
  40230e:	683a      	ldr	r2, [r7, #0]
  402310:	b2d2      	uxtb	r2, r2
  402312:	0112      	lsls	r2, r2, #4
  402314:	b2d2      	uxtb	r2, r2
  402316:	440b      	add	r3, r1
  402318:	761a      	strb	r2, [r3, #24]
  40231a:	e009      	b.n	402330 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  40231c:	4908      	ldr	r1, [pc, #32]	; (402340 <NVIC_SetPriority+0x50>)
  40231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402322:	683a      	ldr	r2, [r7, #0]
  402324:	b2d2      	uxtb	r2, r2
  402326:	0112      	lsls	r2, r2, #4
  402328:	b2d2      	uxtb	r2, r2
  40232a:	440b      	add	r3, r1
  40232c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402330:	370c      	adds	r7, #12
  402332:	46bd      	mov	sp, r7
  402334:	f85d 7b04 	ldr.w	r7, [sp], #4
  402338:	4770      	bx	lr
  40233a:	bf00      	nop
  40233c:	e000ed00 	.word	0xe000ed00
  402340:	e000e100 	.word	0xe000e100

00402344 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  402344:	b480      	push	{r7}
  402346:	b083      	sub	sp, #12
  402348:	af00      	add	r7, sp, #0
  40234a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40234c:	687b      	ldr	r3, [r7, #4]
  40234e:	2280      	movs	r2, #128	; 0x80
  402350:	601a      	str	r2, [r3, #0]
}
  402352:	370c      	adds	r7, #12
  402354:	46bd      	mov	sp, r7
  402356:	f85d 7b04 	ldr.w	r7, [sp], #4
  40235a:	4770      	bx	lr

0040235c <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  40235c:	b480      	push	{r7}
  40235e:	b083      	sub	sp, #12
  402360:	af00      	add	r7, sp, #0
  402362:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  402364:	687b      	ldr	r3, [r7, #4]
  402366:	2201      	movs	r2, #1
  402368:	601a      	str	r2, [r3, #0]
}
  40236a:	370c      	adds	r7, #12
  40236c:	46bd      	mov	sp, r7
  40236e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402372:	4770      	bx	lr

00402374 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  402374:	b480      	push	{r7}
  402376:	b083      	sub	sp, #12
  402378:	af00      	add	r7, sp, #0
  40237a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  40237c:	687b      	ldr	r3, [r7, #4]
  40237e:	2202      	movs	r2, #2
  402380:	601a      	str	r2, [r3, #0]
}
  402382:	370c      	adds	r7, #12
  402384:	46bd      	mov	sp, r7
  402386:	f85d 7b04 	ldr.w	r7, [sp], #4
  40238a:	4770      	bx	lr

0040238c <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  40238c:	b480      	push	{r7}
  40238e:	b083      	sub	sp, #12
  402390:	af00      	add	r7, sp, #0
  402392:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  402394:	687b      	ldr	r3, [r7, #4]
  402396:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40239a:	601a      	str	r2, [r3, #0]
}
  40239c:	370c      	adds	r7, #12
  40239e:	46bd      	mov	sp, r7
  4023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023a4:	4770      	bx	lr
  4023a6:	bf00      	nop

004023a8 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  4023a8:	b480      	push	{r7}
  4023aa:	b083      	sub	sp, #12
  4023ac:	af00      	add	r7, sp, #0
  4023ae:	6078      	str	r0, [r7, #4]
  4023b0:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  4023b2:	687b      	ldr	r3, [r7, #4]
  4023b4:	683a      	ldr	r2, [r7, #0]
  4023b6:	615a      	str	r2, [r3, #20]
}
  4023b8:	370c      	adds	r7, #12
  4023ba:	46bd      	mov	sp, r7
  4023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023c0:	4770      	bx	lr
  4023c2:	bf00      	nop

004023c4 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  4023c4:	b480      	push	{r7}
  4023c6:	b083      	sub	sp, #12
  4023c8:	af00      	add	r7, sp, #0
  4023ca:	6078      	str	r0, [r7, #4]
  4023cc:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  4023ce:	687b      	ldr	r3, [r7, #4]
  4023d0:	683a      	ldr	r2, [r7, #0]
  4023d2:	619a      	str	r2, [r3, #24]
}
  4023d4:	370c      	adds	r7, #12
  4023d6:	46bd      	mov	sp, r7
  4023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023dc:	4770      	bx	lr
  4023de:	bf00      	nop

004023e0 <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  4023e0:	b480      	push	{r7}
  4023e2:	b083      	sub	sp, #12
  4023e4:	af00      	add	r7, sp, #0
  4023e6:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  4023e8:	687b      	ldr	r3, [r7, #4]
  4023ea:	69db      	ldr	r3, [r3, #28]
}
  4023ec:	4618      	mov	r0, r3
  4023ee:	370c      	adds	r7, #12
  4023f0:	46bd      	mov	sp, r7
  4023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023f6:	4770      	bx	lr

004023f8 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4023f8:	b590      	push	{r4, r7, lr}
  4023fa:	b083      	sub	sp, #12
  4023fc:	af00      	add	r7, sp, #0
  4023fe:	4603      	mov	r3, r0
  402400:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  402402:	480f      	ldr	r0, [pc, #60]	; (402440 <ili9225_write_cmd+0x48>)
  402404:	2102      	movs	r1, #2
  402406:	2200      	movs	r2, #0
  402408:	4b0e      	ldr	r3, [pc, #56]	; (402444 <ili9225_write_cmd+0x4c>)
  40240a:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  40240c:	480c      	ldr	r0, [pc, #48]	; (402440 <ili9225_write_cmd+0x48>)
  40240e:	4b0e      	ldr	r3, [pc, #56]	; (402448 <ili9225_write_cmd+0x50>)
  402410:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  402412:	201c      	movs	r0, #28
  402414:	4b0d      	ldr	r3, [pc, #52]	; (40244c <ili9225_write_cmd+0x54>)
  402416:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  402418:	79fb      	ldrb	r3, [r7, #7]
  40241a:	b29b      	uxth	r3, r3
  40241c:	4808      	ldr	r0, [pc, #32]	; (402440 <ili9225_write_cmd+0x48>)
  40241e:	4619      	mov	r1, r3
  402420:	2202      	movs	r2, #2
  402422:	2300      	movs	r3, #0
  402424:	4c0a      	ldr	r4, [pc, #40]	; (402450 <ili9225_write_cmd+0x58>)
  402426:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402428:	4805      	ldr	r0, [pc, #20]	; (402440 <ili9225_write_cmd+0x48>)
  40242a:	4b0a      	ldr	r3, [pc, #40]	; (402454 <ili9225_write_cmd+0x5c>)
  40242c:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  40242e:	4804      	ldr	r0, [pc, #16]	; (402440 <ili9225_write_cmd+0x48>)
  402430:	2102      	movs	r1, #2
  402432:	2280      	movs	r2, #128	; 0x80
  402434:	4b03      	ldr	r3, [pc, #12]	; (402444 <ili9225_write_cmd+0x4c>)
  402436:	4798      	blx	r3
}
  402438:	370c      	adds	r7, #12
  40243a:	46bd      	mov	sp, r7
  40243c:	bd90      	pop	{r4, r7, pc}
  40243e:	bf00      	nop
  402440:	40008000 	.word	0x40008000
  402444:	00403905 	.word	0x00403905
  402448:	0040235d 	.word	0x0040235d
  40244c:	00402f9d 	.word	0x00402f9d
  402450:	0040374d 	.word	0x0040374d
  402454:	00402375 	.word	0x00402375

00402458 <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  402458:	b580      	push	{r7, lr}
  40245a:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  40245c:	2022      	movs	r0, #34	; 0x22
  40245e:	4b01      	ldr	r3, [pc, #4]	; (402464 <ili9225_write_ram_prepare+0xc>)
  402460:	4798      	blx	r3
}
  402462:	bd80      	pop	{r7, pc}
  402464:	004023f9 	.word	0x004023f9

00402468 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  402468:	b590      	push	{r4, r7, lr}
  40246a:	b083      	sub	sp, #12
  40246c:	af00      	add	r7, sp, #0
  40246e:	4603      	mov	r3, r0
  402470:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  402472:	4809      	ldr	r0, [pc, #36]	; (402498 <ili9225_write_ram+0x30>)
  402474:	4b09      	ldr	r3, [pc, #36]	; (40249c <ili9225_write_ram+0x34>)
  402476:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  402478:	201c      	movs	r0, #28
  40247a:	4b09      	ldr	r3, [pc, #36]	; (4024a0 <ili9225_write_ram+0x38>)
  40247c:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  40247e:	88fb      	ldrh	r3, [r7, #6]
  402480:	4805      	ldr	r0, [pc, #20]	; (402498 <ili9225_write_ram+0x30>)
  402482:	4619      	mov	r1, r3
  402484:	2202      	movs	r2, #2
  402486:	2300      	movs	r3, #0
  402488:	4c06      	ldr	r4, [pc, #24]	; (4024a4 <ili9225_write_ram+0x3c>)
  40248a:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  40248c:	4802      	ldr	r0, [pc, #8]	; (402498 <ili9225_write_ram+0x30>)
  40248e:	4b06      	ldr	r3, [pc, #24]	; (4024a8 <ili9225_write_ram+0x40>)
  402490:	4798      	blx	r3
}
  402492:	370c      	adds	r7, #12
  402494:	46bd      	mov	sp, r7
  402496:	bd90      	pop	{r4, r7, pc}
  402498:	40008000 	.word	0x40008000
  40249c:	0040235d 	.word	0x0040235d
  4024a0:	00402f71 	.word	0x00402f71
  4024a4:	0040374d 	.word	0x0040374d
  4024a8:	00402375 	.word	0x00402375

004024ac <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  4024ac:	b590      	push	{r4, r7, lr}
  4024ae:	b085      	sub	sp, #20
  4024b0:	af00      	add	r7, sp, #0
  4024b2:	6078      	str	r0, [r7, #4]
  4024b4:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  4024b6:	683b      	ldr	r3, [r7, #0]
  4024b8:	2b00      	cmp	r3, #0
  4024ba:	d100      	bne.n	4024be <ili9225_write_ram_buffer+0x12>
		return;
  4024bc:	e01d      	b.n	4024fa <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  4024be:	4810      	ldr	r0, [pc, #64]	; (402500 <ili9225_write_ram_buffer+0x54>)
  4024c0:	4b10      	ldr	r3, [pc, #64]	; (402504 <ili9225_write_ram_buffer+0x58>)
  4024c2:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  4024c4:	201c      	movs	r0, #28
  4024c6:	4b10      	ldr	r3, [pc, #64]	; (402508 <ili9225_write_ram_buffer+0x5c>)
  4024c8:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  4024ca:	2300      	movs	r3, #0
  4024cc:	60fb      	str	r3, [r7, #12]
  4024ce:	e00d      	b.n	4024ec <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  4024d0:	68fb      	ldr	r3, [r7, #12]
  4024d2:	005b      	lsls	r3, r3, #1
  4024d4:	687a      	ldr	r2, [r7, #4]
  4024d6:	4413      	add	r3, r2
  4024d8:	881b      	ldrh	r3, [r3, #0]
  4024da:	4809      	ldr	r0, [pc, #36]	; (402500 <ili9225_write_ram_buffer+0x54>)
  4024dc:	4619      	mov	r1, r3
  4024de:	2202      	movs	r2, #2
  4024e0:	2300      	movs	r3, #0
  4024e2:	4c0a      	ldr	r4, [pc, #40]	; (40250c <ili9225_write_ram_buffer+0x60>)
  4024e4:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  4024e6:	68fb      	ldr	r3, [r7, #12]
  4024e8:	3301      	adds	r3, #1
  4024ea:	60fb      	str	r3, [r7, #12]
  4024ec:	68fa      	ldr	r2, [r7, #12]
  4024ee:	683b      	ldr	r3, [r7, #0]
  4024f0:	429a      	cmp	r2, r3
  4024f2:	d3ed      	bcc.n	4024d0 <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  4024f4:	4802      	ldr	r0, [pc, #8]	; (402500 <ili9225_write_ram_buffer+0x54>)
  4024f6:	4b06      	ldr	r3, [pc, #24]	; (402510 <ili9225_write_ram_buffer+0x64>)
  4024f8:	4798      	blx	r3
}
  4024fa:	3714      	adds	r7, #20
  4024fc:	46bd      	mov	sp, r7
  4024fe:	bd90      	pop	{r4, r7, pc}
  402500:	40008000 	.word	0x40008000
  402504:	0040235d 	.word	0x0040235d
  402508:	00402f71 	.word	0x00402f71
  40250c:	0040374d 	.word	0x0040374d
  402510:	00402375 	.word	0x00402375

00402514 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  402514:	b580      	push	{r7, lr}
  402516:	b082      	sub	sp, #8
  402518:	af00      	add	r7, sp, #0
  40251a:	4602      	mov	r2, r0
  40251c:	460b      	mov	r3, r1
  40251e:	71fa      	strb	r2, [r7, #7]
  402520:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  402522:	79fb      	ldrb	r3, [r7, #7]
  402524:	4618      	mov	r0, r3
  402526:	4b04      	ldr	r3, [pc, #16]	; (402538 <ili9225_write_register+0x24>)
  402528:	4798      	blx	r3
	ili9225_write_ram(us_data);
  40252a:	88bb      	ldrh	r3, [r7, #4]
  40252c:	4618      	mov	r0, r3
  40252e:	4b03      	ldr	r3, [pc, #12]	; (40253c <ili9225_write_register+0x28>)
  402530:	4798      	blx	r3
}
  402532:	3708      	adds	r7, #8
  402534:	46bd      	mov	sp, r7
  402536:	bd80      	pop	{r7, pc}
  402538:	004023f9 	.word	0x004023f9
  40253c:	00402469 	.word	0x00402469

00402540 <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  402540:	b480      	push	{r7}
  402542:	b085      	sub	sp, #20
  402544:	af00      	add	r7, sp, #0
  402546:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402548:	2300      	movs	r3, #0
  40254a:	60fb      	str	r3, [r7, #12]
  40254c:	e00c      	b.n	402568 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  40254e:	2300      	movs	r3, #0
  402550:	60fb      	str	r3, [r7, #12]
  402552:	e002      	b.n	40255a <ili9225_delay+0x1a>
  402554:	68fb      	ldr	r3, [r7, #12]
  402556:	3301      	adds	r3, #1
  402558:	60fb      	str	r3, [r7, #12]
  40255a:	68fa      	ldr	r2, [r7, #12]
  40255c:	4b07      	ldr	r3, [pc, #28]	; (40257c <ili9225_delay+0x3c>)
  40255e:	429a      	cmp	r2, r3
  402560:	d9f8      	bls.n	402554 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  402562:	68fb      	ldr	r3, [r7, #12]
  402564:	3301      	adds	r3, #1
  402566:	60fb      	str	r3, [r7, #12]
  402568:	68fa      	ldr	r2, [r7, #12]
  40256a:	687b      	ldr	r3, [r7, #4]
  40256c:	429a      	cmp	r2, r3
  40256e:	d3ee      	bcc.n	40254e <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  402570:	3714      	adds	r7, #20
  402572:	46bd      	mov	sp, r7
  402574:	f85d 7b04 	ldr.w	r7, [sp], #4
  402578:	4770      	bx	lr
  40257a:	bf00      	nop
  40257c:	0001869f 	.word	0x0001869f

00402580 <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  402580:	b480      	push	{r7}
  402582:	b087      	sub	sp, #28
  402584:	af00      	add	r7, sp, #0
  402586:	60f8      	str	r0, [r7, #12]
  402588:	60b9      	str	r1, [r7, #8]
  40258a:	607a      	str	r2, [r7, #4]
  40258c:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  40258e:	68fb      	ldr	r3, [r7, #12]
  402590:	681b      	ldr	r3, [r3, #0]
  402592:	2baf      	cmp	r3, #175	; 0xaf
  402594:	d902      	bls.n	40259c <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  402596:	68fb      	ldr	r3, [r7, #12]
  402598:	22af      	movs	r2, #175	; 0xaf
  40259a:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  40259c:	687b      	ldr	r3, [r7, #4]
  40259e:	681b      	ldr	r3, [r3, #0]
  4025a0:	2baf      	cmp	r3, #175	; 0xaf
  4025a2:	d902      	bls.n	4025aa <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  4025a4:	687b      	ldr	r3, [r7, #4]
  4025a6:	22af      	movs	r2, #175	; 0xaf
  4025a8:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  4025aa:	68bb      	ldr	r3, [r7, #8]
  4025ac:	681b      	ldr	r3, [r3, #0]
  4025ae:	2bdb      	cmp	r3, #219	; 0xdb
  4025b0:	d902      	bls.n	4025b8 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  4025b2:	68bb      	ldr	r3, [r7, #8]
  4025b4:	22db      	movs	r2, #219	; 0xdb
  4025b6:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  4025b8:	683b      	ldr	r3, [r7, #0]
  4025ba:	681b      	ldr	r3, [r3, #0]
  4025bc:	2bdb      	cmp	r3, #219	; 0xdb
  4025be:	d902      	bls.n	4025c6 <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  4025c0:	683b      	ldr	r3, [r7, #0]
  4025c2:	22db      	movs	r2, #219	; 0xdb
  4025c4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4025c6:	68fb      	ldr	r3, [r7, #12]
  4025c8:	681a      	ldr	r2, [r3, #0]
  4025ca:	687b      	ldr	r3, [r7, #4]
  4025cc:	681b      	ldr	r3, [r3, #0]
  4025ce:	429a      	cmp	r2, r3
  4025d0:	d909      	bls.n	4025e6 <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  4025d2:	68fb      	ldr	r3, [r7, #12]
  4025d4:	681b      	ldr	r3, [r3, #0]
  4025d6:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  4025d8:	687b      	ldr	r3, [r7, #4]
  4025da:	681a      	ldr	r2, [r3, #0]
  4025dc:	68fb      	ldr	r3, [r7, #12]
  4025de:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  4025e0:	687b      	ldr	r3, [r7, #4]
  4025e2:	697a      	ldr	r2, [r7, #20]
  4025e4:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4025e6:	68bb      	ldr	r3, [r7, #8]
  4025e8:	681a      	ldr	r2, [r3, #0]
  4025ea:	683b      	ldr	r3, [r7, #0]
  4025ec:	681b      	ldr	r3, [r3, #0]
  4025ee:	429a      	cmp	r2, r3
  4025f0:	d909      	bls.n	402606 <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  4025f2:	68bb      	ldr	r3, [r7, #8]
  4025f4:	681b      	ldr	r3, [r3, #0]
  4025f6:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  4025f8:	683b      	ldr	r3, [r7, #0]
  4025fa:	681a      	ldr	r2, [r3, #0]
  4025fc:	68bb      	ldr	r3, [r7, #8]
  4025fe:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  402600:	683b      	ldr	r3, [r7, #0]
  402602:	697a      	ldr	r2, [r7, #20]
  402604:	601a      	str	r2, [r3, #0]
	}
}
  402606:	371c      	adds	r7, #28
  402608:	46bd      	mov	sp, r7
  40260a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40260e:	4770      	bx	lr

00402610 <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  402610:	b590      	push	{r4, r7, lr}
  402612:	b087      	sub	sp, #28
  402614:	af02      	add	r7, sp, #8
  402616:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  402618:	2302      	movs	r3, #2
  40261a:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  40261c:	201d      	movs	r0, #29
  40261e:	4b77      	ldr	r3, [pc, #476]	; (4027fc <ili9225_init+0x1ec>)
  402620:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  402622:	2002      	movs	r0, #2
  402624:	4b76      	ldr	r3, [pc, #472]	; (402800 <ili9225_init+0x1f0>)
  402626:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  402628:	201d      	movs	r0, #29
  40262a:	4b76      	ldr	r3, [pc, #472]	; (402804 <ili9225_init+0x1f4>)
  40262c:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  40262e:	2014      	movs	r0, #20
  402630:	4b73      	ldr	r3, [pc, #460]	; (402800 <ili9225_init+0x1f0>)
  402632:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  402634:	201d      	movs	r0, #29
  402636:	4b71      	ldr	r3, [pc, #452]	; (4027fc <ili9225_init+0x1ec>)
  402638:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  40263a:	2032      	movs	r0, #50	; 0x32
  40263c:	4b70      	ldr	r3, [pc, #448]	; (402800 <ili9225_init+0x1f0>)
  40263e:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  402640:	4871      	ldr	r0, [pc, #452]	; (402808 <ili9225_init+0x1f8>)
  402642:	4b72      	ldr	r3, [pc, #456]	; (40280c <ili9225_init+0x1fc>)
  402644:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  402646:	4870      	ldr	r0, [pc, #448]	; (402808 <ili9225_init+0x1f8>)
  402648:	4b71      	ldr	r3, [pc, #452]	; (402810 <ili9225_init+0x200>)
  40264a:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  40264c:	486e      	ldr	r0, [pc, #440]	; (402808 <ili9225_init+0x1f8>)
  40264e:	4b71      	ldr	r3, [pc, #452]	; (402814 <ili9225_init+0x204>)
  402650:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  402652:	2015      	movs	r0, #21
  402654:	4b70      	ldr	r3, [pc, #448]	; (402818 <ili9225_init+0x208>)
  402656:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  402658:	2015      	movs	r0, #21
  40265a:	4b70      	ldr	r3, [pc, #448]	; (40281c <ili9225_init+0x20c>)
  40265c:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  40265e:	2015      	movs	r0, #21
  402660:	2100      	movs	r1, #0
  402662:	4b6f      	ldr	r3, [pc, #444]	; (402820 <ili9225_init+0x210>)
  402664:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  402666:	2015      	movs	r0, #21
  402668:	4b6e      	ldr	r3, [pc, #440]	; (402824 <ili9225_init+0x214>)
  40266a:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  40266c:	4866      	ldr	r0, [pc, #408]	; (402808 <ili9225_init+0x1f8>)
  40266e:	4b6e      	ldr	r3, [pc, #440]	; (402828 <ili9225_init+0x218>)
  402670:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  402672:	f107 030c 	add.w	r3, r7, #12
  402676:	2200      	movs	r2, #0
  402678:	9200      	str	r2, [sp, #0]
  40267a:	4863      	ldr	r0, [pc, #396]	; (402808 <ili9225_init+0x1f8>)
  40267c:	4619      	mov	r1, r3
  40267e:	2200      	movs	r2, #0
  402680:	4b6a      	ldr	r3, [pc, #424]	; (40282c <ili9225_init+0x21c>)
  402682:	4c6b      	ldr	r4, [pc, #428]	; (402830 <ili9225_init+0x220>)
  402684:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  402686:	f107 030c 	add.w	r3, r7, #12
  40268a:	485f      	ldr	r0, [pc, #380]	; (402808 <ili9225_init+0x1f8>)
  40268c:	4619      	mov	r1, r3
  40268e:	4b69      	ldr	r3, [pc, #420]	; (402834 <ili9225_init+0x224>)
  402690:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  402692:	485d      	ldr	r0, [pc, #372]	; (402808 <ili9225_init+0x1f8>)
  402694:	4b68      	ldr	r3, [pc, #416]	; (402838 <ili9225_init+0x228>)
  402696:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  402698:	485b      	ldr	r0, [pc, #364]	; (402808 <ili9225_init+0x1f8>)
  40269a:	2101      	movs	r1, #1
  40269c:	4b67      	ldr	r3, [pc, #412]	; (40283c <ili9225_init+0x22c>)
  40269e:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  4026a0:	4b67      	ldr	r3, [pc, #412]	; (402840 <ili9225_init+0x230>)
  4026a2:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  4026a4:	2001      	movs	r0, #1
  4026a6:	f44f 718e 	mov.w	r1, #284	; 0x11c
  4026aa:	4b66      	ldr	r3, [pc, #408]	; (402844 <ili9225_init+0x234>)
  4026ac:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  4026ae:	2002      	movs	r0, #2
  4026b0:	f44f 7180 	mov.w	r1, #256	; 0x100
  4026b4:	4b63      	ldr	r3, [pc, #396]	; (402844 <ili9225_init+0x234>)
  4026b6:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  4026b8:	2003      	movs	r0, #3
  4026ba:	f241 0130 	movw	r1, #4144	; 0x1030
  4026be:	4b61      	ldr	r3, [pc, #388]	; (402844 <ili9225_init+0x234>)
  4026c0:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  4026c2:	2008      	movs	r0, #8
  4026c4:	f640 0108 	movw	r1, #2056	; 0x808
  4026c8:	4b5e      	ldr	r3, [pc, #376]	; (402844 <ili9225_init+0x234>)
  4026ca:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  4026cc:	200c      	movs	r0, #12
  4026ce:	2101      	movs	r1, #1
  4026d0:	4b5c      	ldr	r3, [pc, #368]	; (402844 <ili9225_init+0x234>)
  4026d2:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  4026d4:	200f      	movs	r0, #15
  4026d6:	f640 2101 	movw	r1, #2561	; 0xa01
  4026da:	4b5a      	ldr	r3, [pc, #360]	; (402844 <ili9225_init+0x234>)
  4026dc:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  4026de:	2020      	movs	r0, #32
  4026e0:	21b0      	movs	r1, #176	; 0xb0
  4026e2:	4b58      	ldr	r3, [pc, #352]	; (402844 <ili9225_init+0x234>)
  4026e4:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  4026e6:	2021      	movs	r0, #33	; 0x21
  4026e8:	21dc      	movs	r1, #220	; 0xdc
  4026ea:	4b56      	ldr	r3, [pc, #344]	; (402844 <ili9225_init+0x234>)
  4026ec:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  4026ee:	2010      	movs	r0, #16
  4026f0:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  4026f4:	4b53      	ldr	r3, [pc, #332]	; (402844 <ili9225_init+0x234>)
  4026f6:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  4026f8:	2011      	movs	r0, #17
  4026fa:	f241 0138 	movw	r1, #4152	; 0x1038
  4026fe:	4b51      	ldr	r3, [pc, #324]	; (402844 <ili9225_init+0x234>)
  402700:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  402702:	2032      	movs	r0, #50	; 0x32
  402704:	4b3e      	ldr	r3, [pc, #248]	; (402800 <ili9225_init+0x1f0>)
  402706:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  402708:	2012      	movs	r0, #18
  40270a:	f241 1121 	movw	r1, #4385	; 0x1121
  40270e:	4b4d      	ldr	r3, [pc, #308]	; (402844 <ili9225_init+0x234>)
  402710:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  402712:	2013      	movs	r0, #19
  402714:	214e      	movs	r1, #78	; 0x4e
  402716:	4b4b      	ldr	r3, [pc, #300]	; (402844 <ili9225_init+0x234>)
  402718:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  40271a:	2014      	movs	r0, #20
  40271c:	f246 716f 	movw	r1, #26479	; 0x676f
  402720:	4b48      	ldr	r3, [pc, #288]	; (402844 <ili9225_init+0x234>)
  402722:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  402724:	2030      	movs	r0, #48	; 0x30
  402726:	2100      	movs	r1, #0
  402728:	4b46      	ldr	r3, [pc, #280]	; (402844 <ili9225_init+0x234>)
  40272a:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  40272c:	2031      	movs	r0, #49	; 0x31
  40272e:	21db      	movs	r1, #219	; 0xdb
  402730:	4b44      	ldr	r3, [pc, #272]	; (402844 <ili9225_init+0x234>)
  402732:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  402734:	2032      	movs	r0, #50	; 0x32
  402736:	2100      	movs	r1, #0
  402738:	4b42      	ldr	r3, [pc, #264]	; (402844 <ili9225_init+0x234>)
  40273a:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  40273c:	2033      	movs	r0, #51	; 0x33
  40273e:	2100      	movs	r1, #0
  402740:	4b40      	ldr	r3, [pc, #256]	; (402844 <ili9225_init+0x234>)
  402742:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  402744:	2034      	movs	r0, #52	; 0x34
  402746:	21db      	movs	r1, #219	; 0xdb
  402748:	4b3e      	ldr	r3, [pc, #248]	; (402844 <ili9225_init+0x234>)
  40274a:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  40274c:	2035      	movs	r0, #53	; 0x35
  40274e:	2100      	movs	r1, #0
  402750:	4b3c      	ldr	r3, [pc, #240]	; (402844 <ili9225_init+0x234>)
  402752:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  402754:	2036      	movs	r0, #54	; 0x36
  402756:	21b0      	movs	r1, #176	; 0xb0
  402758:	4b3a      	ldr	r3, [pc, #232]	; (402844 <ili9225_init+0x234>)
  40275a:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  40275c:	2037      	movs	r0, #55	; 0x37
  40275e:	2100      	movs	r1, #0
  402760:	4b38      	ldr	r3, [pc, #224]	; (402844 <ili9225_init+0x234>)
  402762:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  402764:	2038      	movs	r0, #56	; 0x38
  402766:	21dc      	movs	r1, #220	; 0xdc
  402768:	4b36      	ldr	r3, [pc, #216]	; (402844 <ili9225_init+0x234>)
  40276a:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  40276c:	2039      	movs	r0, #57	; 0x39
  40276e:	2100      	movs	r1, #0
  402770:	4b34      	ldr	r3, [pc, #208]	; (402844 <ili9225_init+0x234>)
  402772:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  402774:	2050      	movs	r0, #80	; 0x50
  402776:	2100      	movs	r1, #0
  402778:	4b32      	ldr	r3, [pc, #200]	; (402844 <ili9225_init+0x234>)
  40277a:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  40277c:	2051      	movs	r0, #81	; 0x51
  40277e:	f240 610a 	movw	r1, #1546	; 0x60a
  402782:	4b30      	ldr	r3, [pc, #192]	; (402844 <ili9225_init+0x234>)
  402784:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  402786:	2052      	movs	r0, #82	; 0x52
  402788:	f640 510a 	movw	r1, #3338	; 0xd0a
  40278c:	4b2d      	ldr	r3, [pc, #180]	; (402844 <ili9225_init+0x234>)
  40278e:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  402790:	2053      	movs	r0, #83	; 0x53
  402792:	f240 3103 	movw	r1, #771	; 0x303
  402796:	4b2b      	ldr	r3, [pc, #172]	; (402844 <ili9225_init+0x234>)
  402798:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  40279a:	2054      	movs	r0, #84	; 0x54
  40279c:	f640 210d 	movw	r1, #2573	; 0xa0d
  4027a0:	4b28      	ldr	r3, [pc, #160]	; (402844 <ili9225_init+0x234>)
  4027a2:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  4027a4:	2055      	movs	r0, #85	; 0x55
  4027a6:	f640 2106 	movw	r1, #2566	; 0xa06
  4027aa:	4b26      	ldr	r3, [pc, #152]	; (402844 <ili9225_init+0x234>)
  4027ac:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  4027ae:	2056      	movs	r0, #86	; 0x56
  4027b0:	2100      	movs	r1, #0
  4027b2:	4b24      	ldr	r3, [pc, #144]	; (402844 <ili9225_init+0x234>)
  4027b4:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  4027b6:	2057      	movs	r0, #87	; 0x57
  4027b8:	f240 3103 	movw	r1, #771	; 0x303
  4027bc:	4b21      	ldr	r3, [pc, #132]	; (402844 <ili9225_init+0x234>)
  4027be:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  4027c0:	2058      	movs	r0, #88	; 0x58
  4027c2:	2100      	movs	r1, #0
  4027c4:	4b1f      	ldr	r3, [pc, #124]	; (402844 <ili9225_init+0x234>)
  4027c6:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  4027c8:	2059      	movs	r0, #89	; 0x59
  4027ca:	2100      	movs	r1, #0
  4027cc:	4b1d      	ldr	r3, [pc, #116]	; (402844 <ili9225_init+0x234>)
  4027ce:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4027d0:	687b      	ldr	r3, [r7, #4]
  4027d2:	681a      	ldr	r2, [r3, #0]
  4027d4:	687b      	ldr	r3, [r7, #4]
  4027d6:	685b      	ldr	r3, [r3, #4]
  4027d8:	2000      	movs	r0, #0
  4027da:	2100      	movs	r1, #0
  4027dc:	4c1a      	ldr	r4, [pc, #104]	; (402848 <ili9225_init+0x238>)
  4027de:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4027e0:	687b      	ldr	r3, [r7, #4]
  4027e2:	689b      	ldr	r3, [r3, #8]
  4027e4:	4618      	mov	r0, r3
  4027e6:	4b19      	ldr	r3, [pc, #100]	; (40284c <ili9225_init+0x23c>)
  4027e8:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4027ea:	2000      	movs	r0, #0
  4027ec:	2100      	movs	r1, #0
  4027ee:	4b18      	ldr	r3, [pc, #96]	; (402850 <ili9225_init+0x240>)
  4027f0:	4798      	blx	r3
	return 0;
  4027f2:	2300      	movs	r3, #0
}
  4027f4:	4618      	mov	r0, r3
  4027f6:	3714      	adds	r7, #20
  4027f8:	46bd      	mov	sp, r7
  4027fa:	bd90      	pop	{r4, r7, pc}
  4027fc:	00402f71 	.word	0x00402f71
  402800:	00402541 	.word	0x00402541
  402804:	00402f9d 	.word	0x00402f9d
  402808:	40008000 	.word	0x40008000
  40280c:	00402375 	.word	0x00402375
  402810:	00402345 	.word	0x00402345
  402814:	0040238d 	.word	0x0040238d
  402818:	00402289 	.word	0x00402289
  40281c:	004022bd 	.word	0x004022bd
  402820:	004022f1 	.word	0x004022f1
  402824:	00402259 	.word	0x00402259
  402828:	00401d71 	.word	0x00401d71
  40282c:	00bebc20 	.word	0x00bebc20
  402830:	00401ddd 	.word	0x00401ddd
  402834:	00401e95 	.word	0x00401e95
  402838:	0040235d 	.word	0x0040235d
  40283c:	004023a9 	.word	0x004023a9
  402840:	0040289d 	.word	0x0040289d
  402844:	00402515 	.word	0x00402515
  402848:	0040294d 	.word	0x0040294d
  40284c:	004028b1 	.word	0x004028b1
  402850:	004029bd 	.word	0x004029bd

00402854 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  402854:	b580      	push	{r7, lr}
  402856:	b082      	sub	sp, #8
  402858:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  40285a:	4807      	ldr	r0, [pc, #28]	; (402878 <ili9225_spi_handler+0x24>)
  40285c:	4b07      	ldr	r3, [pc, #28]	; (40287c <ili9225_spi_handler+0x28>)
  40285e:	4798      	blx	r3
  402860:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  402862:	4805      	ldr	r0, [pc, #20]	; (402878 <ili9225_spi_handler+0x24>)
  402864:	6879      	ldr	r1, [r7, #4]
  402866:	4b06      	ldr	r3, [pc, #24]	; (402880 <ili9225_spi_handler+0x2c>)
  402868:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  40286a:	4b06      	ldr	r3, [pc, #24]	; (402884 <ili9225_spi_handler+0x30>)
  40286c:	2201      	movs	r2, #1
  40286e:	701a      	strb	r2, [r3, #0]
}
  402870:	3708      	adds	r7, #8
  402872:	46bd      	mov	sp, r7
  402874:	bd80      	pop	{r7, pc}
  402876:	bf00      	nop
  402878:	40008000 	.word	0x40008000
  40287c:	004023e1 	.word	0x004023e1
  402880:	004023c5 	.word	0x004023c5
  402884:	20000b90 	.word	0x20000b90

00402888 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  402888:	b580      	push	{r7, lr}
  40288a:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  40288c:	2007      	movs	r0, #7
  40288e:	f241 0117 	movw	r1, #4119	; 0x1017
  402892:	4b01      	ldr	r3, [pc, #4]	; (402898 <ili9225_display_on+0x10>)
  402894:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  402896:	bd80      	pop	{r7, pc}
  402898:	00402515 	.word	0x00402515

0040289c <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  40289c:	b580      	push	{r7, lr}
  40289e:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  4028a0:	2007      	movs	r0, #7
  4028a2:	2100      	movs	r1, #0
  4028a4:	4b01      	ldr	r3, [pc, #4]	; (4028ac <ili9225_display_off+0x10>)
  4028a6:	4798      	blx	r3
}
  4028a8:	bd80      	pop	{r7, pc}
  4028aa:	bf00      	nop
  4028ac:	00402515 	.word	0x00402515

004028b0 <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  4028b0:	b480      	push	{r7}
  4028b2:	b085      	sub	sp, #20
  4028b4:	af00      	add	r7, sp, #0
  4028b6:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4028b8:	687b      	ldr	r3, [r7, #4]
  4028ba:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  4028be:	0a1b      	lsrs	r3, r3, #8
  4028c0:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  4028c2:	687b      	ldr	r3, [r7, #4]
  4028c4:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  4028c8:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4028ca:	b29b      	uxth	r3, r3
  4028cc:	4313      	orrs	r3, r2
  4028ce:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  4028d0:	687b      	ldr	r3, [r7, #4]
  4028d2:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  4028d6:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4028d8:	b29b      	uxth	r3, r3
  4028da:	4313      	orrs	r3, r2
  4028dc:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4028de:	2300      	movs	r3, #0
  4028e0:	60fb      	str	r3, [r7, #12]
  4028e2:	e007      	b.n	4028f4 <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  4028e4:	4b07      	ldr	r3, [pc, #28]	; (402904 <ili9225_set_foreground_color+0x54>)
  4028e6:	68fa      	ldr	r2, [r7, #12]
  4028e8:	8979      	ldrh	r1, [r7, #10]
  4028ea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4028ee:	68fb      	ldr	r3, [r7, #12]
  4028f0:	3301      	adds	r3, #1
  4028f2:	60fb      	str	r3, [r7, #12]
  4028f4:	68fb      	ldr	r3, [r7, #12]
  4028f6:	2baf      	cmp	r3, #175	; 0xaf
  4028f8:	d9f4      	bls.n	4028e4 <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  4028fa:	3714      	adds	r7, #20
  4028fc:	46bd      	mov	sp, r7
  4028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  402902:	4770      	bx	lr
  402904:	20000a30 	.word	0x20000a30

00402908 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  402908:	b580      	push	{r7, lr}
  40290a:	b084      	sub	sp, #16
  40290c:	af00      	add	r7, sp, #0
  40290e:	4603      	mov	r3, r0
  402910:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  402912:	2000      	movs	r0, #0
  402914:	2100      	movs	r1, #0
  402916:	4b0a      	ldr	r3, [pc, #40]	; (402940 <ili9225_fill+0x38>)
  402918:	4798      	blx	r3
	ili9225_write_ram_prepare();
  40291a:	4b0a      	ldr	r3, [pc, #40]	; (402944 <ili9225_fill+0x3c>)
  40291c:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  40291e:	f249 7340 	movw	r3, #38720	; 0x9740
  402922:	60fb      	str	r3, [r7, #12]
  402924:	e006      	b.n	402934 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  402926:	88fb      	ldrh	r3, [r7, #6]
  402928:	4618      	mov	r0, r3
  40292a:	4b07      	ldr	r3, [pc, #28]	; (402948 <ili9225_fill+0x40>)
  40292c:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  40292e:	68fb      	ldr	r3, [r7, #12]
  402930:	3b01      	subs	r3, #1
  402932:	60fb      	str	r3, [r7, #12]
  402934:	68fb      	ldr	r3, [r7, #12]
  402936:	2b00      	cmp	r3, #0
  402938:	d1f5      	bne.n	402926 <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  40293a:	3710      	adds	r7, #16
  40293c:	46bd      	mov	sp, r7
  40293e:	bd80      	pop	{r7, pc}
  402940:	004029bd 	.word	0x004029bd
  402944:	00402459 	.word	0x00402459
  402948:	00402469 	.word	0x00402469

0040294c <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  40294c:	b580      	push	{r7, lr}
  40294e:	b084      	sub	sp, #16
  402950:	af00      	add	r7, sp, #0
  402952:	60f8      	str	r0, [r7, #12]
  402954:	60b9      	str	r1, [r7, #8]
  402956:	607a      	str	r2, [r7, #4]
  402958:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  40295a:	68fb      	ldr	r3, [r7, #12]
  40295c:	b29a      	uxth	r2, r3
  40295e:	687b      	ldr	r3, [r7, #4]
  402960:	b29b      	uxth	r3, r3
  402962:	4413      	add	r3, r2
  402964:	b29b      	uxth	r3, r3
  402966:	3b01      	subs	r3, #1
  402968:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  40296a:	b2db      	uxtb	r3, r3
  40296c:	b29b      	uxth	r3, r3
  40296e:	2036      	movs	r0, #54	; 0x36
  402970:	4619      	mov	r1, r3
  402972:	4b11      	ldr	r3, [pc, #68]	; (4029b8 <ili9225_set_window+0x6c>)
  402974:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  402976:	68fb      	ldr	r3, [r7, #12]
  402978:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  40297a:	b2db      	uxtb	r3, r3
  40297c:	b29b      	uxth	r3, r3
  40297e:	2037      	movs	r0, #55	; 0x37
  402980:	4619      	mov	r1, r3
  402982:	4b0d      	ldr	r3, [pc, #52]	; (4029b8 <ili9225_set_window+0x6c>)
  402984:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  402986:	68bb      	ldr	r3, [r7, #8]
  402988:	b29a      	uxth	r2, r3
  40298a:	683b      	ldr	r3, [r7, #0]
  40298c:	b29b      	uxth	r3, r3
  40298e:	4413      	add	r3, r2
  402990:	b29b      	uxth	r3, r3
  402992:	3b01      	subs	r3, #1
  402994:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  402996:	b2db      	uxtb	r3, r3
  402998:	b29b      	uxth	r3, r3
  40299a:	2038      	movs	r0, #56	; 0x38
  40299c:	4619      	mov	r1, r3
  40299e:	4b06      	ldr	r3, [pc, #24]	; (4029b8 <ili9225_set_window+0x6c>)
  4029a0:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  4029a2:	68bb      	ldr	r3, [r7, #8]
  4029a4:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  4029a6:	b2db      	uxtb	r3, r3
  4029a8:	b29b      	uxth	r3, r3
  4029aa:	2039      	movs	r0, #57	; 0x39
  4029ac:	4619      	mov	r1, r3
  4029ae:	4b02      	ldr	r3, [pc, #8]	; (4029b8 <ili9225_set_window+0x6c>)
  4029b0:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  4029b2:	3710      	adds	r7, #16
  4029b4:	46bd      	mov	sp, r7
  4029b6:	bd80      	pop	{r7, pc}
  4029b8:	00402515 	.word	0x00402515

004029bc <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  4029bc:	b580      	push	{r7, lr}
  4029be:	b082      	sub	sp, #8
  4029c0:	af00      	add	r7, sp, #0
  4029c2:	4602      	mov	r2, r0
  4029c4:	460b      	mov	r3, r1
  4029c6:	80fa      	strh	r2, [r7, #6]
  4029c8:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  4029ca:	88fb      	ldrh	r3, [r7, #6]
  4029cc:	b2db      	uxtb	r3, r3
  4029ce:	b29b      	uxth	r3, r3
  4029d0:	2020      	movs	r0, #32
  4029d2:	4619      	mov	r1, r3
  4029d4:	4b05      	ldr	r3, [pc, #20]	; (4029ec <ili9225_set_cursor_position+0x30>)
  4029d6:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  4029d8:	88bb      	ldrh	r3, [r7, #4]
  4029da:	b2db      	uxtb	r3, r3
  4029dc:	b29b      	uxth	r3, r3
  4029de:	2021      	movs	r0, #33	; 0x21
  4029e0:	4619      	mov	r1, r3
  4029e2:	4b02      	ldr	r3, [pc, #8]	; (4029ec <ili9225_set_cursor_position+0x30>)
  4029e4:	4798      	blx	r3
}
  4029e6:	3708      	adds	r7, #8
  4029e8:	46bd      	mov	sp, r7
  4029ea:	bd80      	pop	{r7, pc}
  4029ec:	00402515 	.word	0x00402515

004029f0 <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4029f0:	b580      	push	{r7, lr}
  4029f2:	b082      	sub	sp, #8
  4029f4:	af00      	add	r7, sp, #0
  4029f6:	6078      	str	r0, [r7, #4]
  4029f8:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  4029fa:	687b      	ldr	r3, [r7, #4]
  4029fc:	2baf      	cmp	r3, #175	; 0xaf
  4029fe:	d802      	bhi.n	402a06 <ili9225_draw_pixel+0x16>
  402a00:	683b      	ldr	r3, [r7, #0]
  402a02:	2bdb      	cmp	r3, #219	; 0xdb
  402a04:	d901      	bls.n	402a0a <ili9225_draw_pixel+0x1a>
		return 1;
  402a06:	2301      	movs	r3, #1
  402a08:	e00f      	b.n	402a2a <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  402a0a:	687b      	ldr	r3, [r7, #4]
  402a0c:	b29a      	uxth	r2, r3
  402a0e:	683b      	ldr	r3, [r7, #0]
  402a10:	b29b      	uxth	r3, r3
  402a12:	4610      	mov	r0, r2
  402a14:	4619      	mov	r1, r3
  402a16:	4b07      	ldr	r3, [pc, #28]	; (402a34 <ili9225_draw_pixel+0x44>)
  402a18:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  402a1a:	4b07      	ldr	r3, [pc, #28]	; (402a38 <ili9225_draw_pixel+0x48>)
  402a1c:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  402a1e:	4b07      	ldr	r3, [pc, #28]	; (402a3c <ili9225_draw_pixel+0x4c>)
  402a20:	881b      	ldrh	r3, [r3, #0]
  402a22:	4618      	mov	r0, r3
  402a24:	4b06      	ldr	r3, [pc, #24]	; (402a40 <ili9225_draw_pixel+0x50>)
  402a26:	4798      	blx	r3
	return 0;
  402a28:	2300      	movs	r3, #0
}
  402a2a:	4618      	mov	r0, r3
  402a2c:	3708      	adds	r7, #8
  402a2e:	46bd      	mov	sp, r7
  402a30:	bd80      	pop	{r7, pc}
  402a32:	bf00      	nop
  402a34:	004029bd 	.word	0x004029bd
  402a38:	00402459 	.word	0x00402459
  402a3c:	20000a30 	.word	0x20000a30
  402a40:	00402469 	.word	0x00402469

00402a44 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  402a44:	b590      	push	{r4, r7, lr}
  402a46:	b087      	sub	sp, #28
  402a48:	af00      	add	r7, sp, #0
  402a4a:	60f8      	str	r0, [r7, #12]
  402a4c:	60b9      	str	r1, [r7, #8]
  402a4e:	607a      	str	r2, [r7, #4]
  402a50:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  402a52:	f107 000c 	add.w	r0, r7, #12
  402a56:	f107 0108 	add.w	r1, r7, #8
  402a5a:	1d3a      	adds	r2, r7, #4
  402a5c:	463b      	mov	r3, r7
  402a5e:	4c24      	ldr	r4, [pc, #144]	; (402af0 <ili9225_draw_filled_rectangle+0xac>)
  402a60:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  402a62:	68f8      	ldr	r0, [r7, #12]
  402a64:	68b9      	ldr	r1, [r7, #8]
  402a66:	687a      	ldr	r2, [r7, #4]
  402a68:	68fb      	ldr	r3, [r7, #12]
  402a6a:	1ad3      	subs	r3, r2, r3
  402a6c:	1c5a      	adds	r2, r3, #1
  402a6e:	683c      	ldr	r4, [r7, #0]
  402a70:	68bb      	ldr	r3, [r7, #8]
  402a72:	1ae3      	subs	r3, r4, r3
  402a74:	3301      	adds	r3, #1
  402a76:	4c1f      	ldr	r4, [pc, #124]	; (402af4 <ili9225_draw_filled_rectangle+0xb0>)
  402a78:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  402a7a:	68fb      	ldr	r3, [r7, #12]
  402a7c:	b29a      	uxth	r2, r3
  402a7e:	68bb      	ldr	r3, [r7, #8]
  402a80:	b29b      	uxth	r3, r3
  402a82:	4610      	mov	r0, r2
  402a84:	4619      	mov	r1, r3
  402a86:	4b1c      	ldr	r3, [pc, #112]	; (402af8 <ili9225_draw_filled_rectangle+0xb4>)
  402a88:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  402a8a:	4b1c      	ldr	r3, [pc, #112]	; (402afc <ili9225_draw_filled_rectangle+0xb8>)
  402a8c:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  402a8e:	687a      	ldr	r2, [r7, #4]
  402a90:	68fb      	ldr	r3, [r7, #12]
  402a92:	1ad3      	subs	r3, r2, r3
  402a94:	3301      	adds	r3, #1
  402a96:	6839      	ldr	r1, [r7, #0]
  402a98:	68ba      	ldr	r2, [r7, #8]
  402a9a:	1a8a      	subs	r2, r1, r2
  402a9c:	3201      	adds	r2, #1
  402a9e:	fb02 f303 	mul.w	r3, r2, r3
  402aa2:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  402aa4:	693a      	ldr	r2, [r7, #16]
  402aa6:	4b16      	ldr	r3, [pc, #88]	; (402b00 <ili9225_draw_filled_rectangle+0xbc>)
  402aa8:	fba3 1302 	umull	r1, r3, r3, r2
  402aac:	09db      	lsrs	r3, r3, #7
  402aae:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  402ab0:	e003      	b.n	402aba <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  402ab2:	4814      	ldr	r0, [pc, #80]	; (402b04 <ili9225_draw_filled_rectangle+0xc0>)
  402ab4:	21b0      	movs	r1, #176	; 0xb0
  402ab6:	4b14      	ldr	r3, [pc, #80]	; (402b08 <ili9225_draw_filled_rectangle+0xc4>)
  402ab8:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  402aba:	697b      	ldr	r3, [r7, #20]
  402abc:	1e5a      	subs	r2, r3, #1
  402abe:	617a      	str	r2, [r7, #20]
  402ac0:	2b00      	cmp	r3, #0
  402ac2:	d1f6      	bne.n	402ab2 <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  402ac4:	693a      	ldr	r2, [r7, #16]
  402ac6:	4b0e      	ldr	r3, [pc, #56]	; (402b00 <ili9225_draw_filled_rectangle+0xbc>)
  402ac8:	fba3 1302 	umull	r1, r3, r3, r2
  402acc:	09db      	lsrs	r3, r3, #7
  402ace:	21b0      	movs	r1, #176	; 0xb0
  402ad0:	fb01 f303 	mul.w	r3, r1, r3
  402ad4:	1ad3      	subs	r3, r2, r3
  402ad6:	480b      	ldr	r0, [pc, #44]	; (402b04 <ili9225_draw_filled_rectangle+0xc0>)
  402ad8:	4619      	mov	r1, r3
  402ada:	4b0b      	ldr	r3, [pc, #44]	; (402b08 <ili9225_draw_filled_rectangle+0xc4>)
  402adc:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  402ade:	2000      	movs	r0, #0
  402ae0:	2100      	movs	r1, #0
  402ae2:	22b0      	movs	r2, #176	; 0xb0
  402ae4:	23dc      	movs	r3, #220	; 0xdc
  402ae6:	4c03      	ldr	r4, [pc, #12]	; (402af4 <ili9225_draw_filled_rectangle+0xb0>)
  402ae8:	47a0      	blx	r4
}
  402aea:	371c      	adds	r7, #28
  402aec:	46bd      	mov	sp, r7
  402aee:	bd90      	pop	{r4, r7, pc}
  402af0:	00402581 	.word	0x00402581
  402af4:	0040294d 	.word	0x0040294d
  402af8:	004029bd 	.word	0x004029bd
  402afc:	00402459 	.word	0x00402459
  402b00:	ba2e8ba3 	.word	0xba2e8ba3
  402b04:	20000a30 	.word	0x20000a30
  402b08:	004024ad 	.word	0x004024ad

00402b0c <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  402b0c:	b580      	push	{r7, lr}
  402b0e:	b08a      	sub	sp, #40	; 0x28
  402b10:	af00      	add	r7, sp, #0
  402b12:	60f8      	str	r0, [r7, #12]
  402b14:	60b9      	str	r1, [r7, #8]
  402b16:	4613      	mov	r3, r2
  402b18:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  402b1a:	79fa      	ldrb	r2, [r7, #7]
  402b1c:	4613      	mov	r3, r2
  402b1e:	009b      	lsls	r3, r3, #2
  402b20:	4413      	add	r3, r2
  402b22:	009b      	lsls	r3, r3, #2
  402b24:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  402b28:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  402b2a:	2300      	movs	r3, #0
  402b2c:	623b      	str	r3, [r7, #32]
  402b2e:	e04d      	b.n	402bcc <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  402b30:	6a3b      	ldr	r3, [r7, #32]
  402b32:	005a      	lsls	r2, r3, #1
  402b34:	69fb      	ldr	r3, [r7, #28]
  402b36:	4413      	add	r3, r2
  402b38:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  402b3a:	69bb      	ldr	r3, [r7, #24]
  402b3c:	3301      	adds	r3, #1
  402b3e:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  402b40:	2300      	movs	r3, #0
  402b42:	627b      	str	r3, [r7, #36]	; 0x24
  402b44:	e01a      	b.n	402b7c <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  402b46:	4a24      	ldr	r2, [pc, #144]	; (402bd8 <ili9225_draw_char+0xcc>)
  402b48:	69bb      	ldr	r3, [r7, #24]
  402b4a:	4413      	add	r3, r2
  402b4c:	781b      	ldrb	r3, [r3, #0]
  402b4e:	461a      	mov	r2, r3
  402b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b52:	f1c3 0307 	rsb	r3, r3, #7
  402b56:	fa42 f303 	asr.w	r3, r2, r3
  402b5a:	f003 0301 	and.w	r3, r3, #1
  402b5e:	2b00      	cmp	r3, #0
  402b60:	d009      	beq.n	402b76 <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  402b62:	68fa      	ldr	r2, [r7, #12]
  402b64:	6a3b      	ldr	r3, [r7, #32]
  402b66:	441a      	add	r2, r3
  402b68:	68b9      	ldr	r1, [r7, #8]
  402b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b6c:	440b      	add	r3, r1
  402b6e:	4610      	mov	r0, r2
  402b70:	4619      	mov	r1, r3
  402b72:	4b1a      	ldr	r3, [pc, #104]	; (402bdc <ili9225_draw_char+0xd0>)
  402b74:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  402b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b78:	3301      	adds	r3, #1
  402b7a:	627b      	str	r3, [r7, #36]	; 0x24
  402b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b7e:	2b07      	cmp	r3, #7
  402b80:	d9e1      	bls.n	402b46 <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  402b82:	2300      	movs	r3, #0
  402b84:	627b      	str	r3, [r7, #36]	; 0x24
  402b86:	e01b      	b.n	402bc0 <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  402b88:	4a13      	ldr	r2, [pc, #76]	; (402bd8 <ili9225_draw_char+0xcc>)
  402b8a:	697b      	ldr	r3, [r7, #20]
  402b8c:	4413      	add	r3, r2
  402b8e:	781b      	ldrb	r3, [r3, #0]
  402b90:	461a      	mov	r2, r3
  402b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b94:	f1c3 0307 	rsb	r3, r3, #7
  402b98:	fa42 f303 	asr.w	r3, r2, r3
  402b9c:	f003 0301 	and.w	r3, r3, #1
  402ba0:	2b00      	cmp	r3, #0
  402ba2:	d00a      	beq.n	402bba <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  402ba4:	68fa      	ldr	r2, [r7, #12]
  402ba6:	6a3b      	ldr	r3, [r7, #32]
  402ba8:	441a      	add	r2, r3
  402baa:	68b9      	ldr	r1, [r7, #8]
  402bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bae:	440b      	add	r3, r1
  402bb0:	3308      	adds	r3, #8
  402bb2:	4610      	mov	r0, r2
  402bb4:	4619      	mov	r1, r3
  402bb6:	4b09      	ldr	r3, [pc, #36]	; (402bdc <ili9225_draw_char+0xd0>)
  402bb8:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  402bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bbc:	3301      	adds	r3, #1
  402bbe:	627b      	str	r3, [r7, #36]	; 0x24
  402bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bc2:	2b05      	cmp	r3, #5
  402bc4:	d9e0      	bls.n	402b88 <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  402bc6:	6a3b      	ldr	r3, [r7, #32]
  402bc8:	3301      	adds	r3, #1
  402bca:	623b      	str	r3, [r7, #32]
  402bcc:	6a3b      	ldr	r3, [r7, #32]
  402bce:	2b09      	cmp	r3, #9
  402bd0:	d9ae      	bls.n	402b30 <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  402bd2:	3728      	adds	r7, #40	; 0x28
  402bd4:	46bd      	mov	sp, r7
  402bd6:	bd80      	pop	{r7, pc}
  402bd8:	0040f6ac 	.word	0x0040f6ac
  402bdc:	004029f1 	.word	0x004029f1

00402be0 <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  402be0:	b580      	push	{r7, lr}
  402be2:	b086      	sub	sp, #24
  402be4:	af00      	add	r7, sp, #0
  402be6:	60f8      	str	r0, [r7, #12]
  402be8:	60b9      	str	r1, [r7, #8]
  402bea:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  402bec:	68fb      	ldr	r3, [r7, #12]
  402bee:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  402bf0:	e01c      	b.n	402c2c <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  402bf2:	687b      	ldr	r3, [r7, #4]
  402bf4:	781b      	ldrb	r3, [r3, #0]
  402bf6:	2b0a      	cmp	r3, #10
  402bf8:	d108      	bne.n	402c0c <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  402bfa:	230e      	movs	r3, #14
  402bfc:	461a      	mov	r2, r3
  402bfe:	68bb      	ldr	r3, [r7, #8]
  402c00:	4413      	add	r3, r2
  402c02:	3302      	adds	r3, #2
  402c04:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  402c06:	697b      	ldr	r3, [r7, #20]
  402c08:	60fb      	str	r3, [r7, #12]
  402c0a:	e00c      	b.n	402c26 <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  402c0c:	687b      	ldr	r3, [r7, #4]
  402c0e:	781b      	ldrb	r3, [r3, #0]
  402c10:	68f8      	ldr	r0, [r7, #12]
  402c12:	68b9      	ldr	r1, [r7, #8]
  402c14:	461a      	mov	r2, r3
  402c16:	4b09      	ldr	r3, [pc, #36]	; (402c3c <ili9225_draw_string+0x5c>)
  402c18:	4798      	blx	r3
			ul_x += gfont.width + 2;
  402c1a:	230a      	movs	r3, #10
  402c1c:	461a      	mov	r2, r3
  402c1e:	68fb      	ldr	r3, [r7, #12]
  402c20:	4413      	add	r3, r2
  402c22:	3302      	adds	r3, #2
  402c24:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  402c26:	687b      	ldr	r3, [r7, #4]
  402c28:	3301      	adds	r3, #1
  402c2a:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  402c2c:	687b      	ldr	r3, [r7, #4]
  402c2e:	781b      	ldrb	r3, [r3, #0]
  402c30:	2b00      	cmp	r3, #0
  402c32:	d1de      	bne.n	402bf2 <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  402c34:	3718      	adds	r7, #24
  402c36:	46bd      	mov	sp, r7
  402c38:	bd80      	pop	{r7, pc}
  402c3a:	bf00      	nop
  402c3c:	00402b0d 	.word	0x00402b0d

00402c40 <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  402c40:	b480      	push	{r7}
  402c42:	b085      	sub	sp, #20
  402c44:	af00      	add	r7, sp, #0
  402c46:	60f8      	str	r0, [r7, #12]
  402c48:	60b9      	str	r1, [r7, #8]
  402c4a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  402c4c:	68bb      	ldr	r3, [r7, #8]
  402c4e:	2b00      	cmp	r3, #0
  402c50:	d007      	beq.n	402c62 <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  402c52:	68bb      	ldr	r3, [r7, #8]
  402c54:	681a      	ldr	r2, [r3, #0]
  402c56:	68fb      	ldr	r3, [r7, #12]
  402c58:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  402c5a:	68bb      	ldr	r3, [r7, #8]
  402c5c:	685a      	ldr	r2, [r3, #4]
  402c5e:	68fb      	ldr	r3, [r7, #12]
  402c60:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  402c62:	687b      	ldr	r3, [r7, #4]
  402c64:	2b00      	cmp	r3, #0
  402c66:	d007      	beq.n	402c78 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  402c68:	687b      	ldr	r3, [r7, #4]
  402c6a:	681a      	ldr	r2, [r3, #0]
  402c6c:	68fb      	ldr	r3, [r7, #12]
  402c6e:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  402c70:	687b      	ldr	r3, [r7, #4]
  402c72:	685a      	ldr	r2, [r3, #4]
  402c74:	68fb      	ldr	r3, [r7, #12]
  402c76:	61da      	str	r2, [r3, #28]
	}
}
  402c78:	3714      	adds	r7, #20
  402c7a:	46bd      	mov	sp, r7
  402c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c80:	4770      	bx	lr
  402c82:	bf00      	nop

00402c84 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  402c84:	b480      	push	{r7}
  402c86:	b085      	sub	sp, #20
  402c88:	af00      	add	r7, sp, #0
  402c8a:	60f8      	str	r0, [r7, #12]
  402c8c:	60b9      	str	r1, [r7, #8]
  402c8e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  402c90:	68bb      	ldr	r3, [r7, #8]
  402c92:	2b00      	cmp	r3, #0
  402c94:	d007      	beq.n	402ca6 <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  402c96:	68bb      	ldr	r3, [r7, #8]
  402c98:	681a      	ldr	r2, [r3, #0]
  402c9a:	68fb      	ldr	r3, [r7, #12]
  402c9c:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  402c9e:	68bb      	ldr	r3, [r7, #8]
  402ca0:	685a      	ldr	r2, [r3, #4]
  402ca2:	68fb      	ldr	r3, [r7, #12]
  402ca4:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  402ca6:	687b      	ldr	r3, [r7, #4]
  402ca8:	2b00      	cmp	r3, #0
  402caa:	d007      	beq.n	402cbc <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  402cac:	687b      	ldr	r3, [r7, #4]
  402cae:	681a      	ldr	r2, [r3, #0]
  402cb0:	68fb      	ldr	r3, [r7, #12]
  402cb2:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  402cb4:	687b      	ldr	r3, [r7, #4]
  402cb6:	685a      	ldr	r2, [r3, #4]
  402cb8:	68fb      	ldr	r3, [r7, #12]
  402cba:	615a      	str	r2, [r3, #20]
	}
}
  402cbc:	3714      	adds	r7, #20
  402cbe:	46bd      	mov	sp, r7
  402cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402cc4:	4770      	bx	lr
  402cc6:	bf00      	nop

00402cc8 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  402cc8:	b480      	push	{r7}
  402cca:	b083      	sub	sp, #12
  402ccc:	af00      	add	r7, sp, #0
  402cce:	6078      	str	r0, [r7, #4]
  402cd0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  402cd2:	683a      	ldr	r2, [r7, #0]
  402cd4:	f240 1301 	movw	r3, #257	; 0x101
  402cd8:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  402cda:	687a      	ldr	r2, [r7, #4]
  402cdc:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  402cde:	370c      	adds	r7, #12
  402ce0:	46bd      	mov	sp, r7
  402ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ce6:	4770      	bx	lr

00402ce8 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  402ce8:	b480      	push	{r7}
  402cea:	b083      	sub	sp, #12
  402cec:	af00      	add	r7, sp, #0
  402cee:	6078      	str	r0, [r7, #4]
  402cf0:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  402cf2:	683a      	ldr	r2, [r7, #0]
  402cf4:	f240 2302 	movw	r3, #514	; 0x202
  402cf8:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  402cfa:	687a      	ldr	r2, [r7, #4]
  402cfc:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  402cfe:	370c      	adds	r7, #12
  402d00:	46bd      	mov	sp, r7
  402d02:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d06:	4770      	bx	lr

00402d08 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  402d08:	b480      	push	{r7}
  402d0a:	b085      	sub	sp, #20
  402d0c:	af00      	add	r7, sp, #0
  402d0e:	60f8      	str	r0, [r7, #12]
  402d10:	60b9      	str	r1, [r7, #8]
  402d12:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  402d14:	687b      	ldr	r3, [r7, #4]
  402d16:	2b00      	cmp	r3, #0
  402d18:	d003      	beq.n	402d22 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  402d1a:	68fb      	ldr	r3, [r7, #12]
  402d1c:	68ba      	ldr	r2, [r7, #8]
  402d1e:	665a      	str	r2, [r3, #100]	; 0x64
  402d20:	e002      	b.n	402d28 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  402d22:	68fb      	ldr	r3, [r7, #12]
  402d24:	68ba      	ldr	r2, [r7, #8]
  402d26:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  402d28:	3714      	adds	r7, #20
  402d2a:	46bd      	mov	sp, r7
  402d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d30:	4770      	bx	lr
  402d32:	bf00      	nop

00402d34 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  402d34:	b480      	push	{r7}
  402d36:	b087      	sub	sp, #28
  402d38:	af00      	add	r7, sp, #0
  402d3a:	60f8      	str	r0, [r7, #12]
  402d3c:	60b9      	str	r1, [r7, #8]
  402d3e:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  402d40:	68fb      	ldr	r3, [r7, #12]
  402d42:	687a      	ldr	r2, [r7, #4]
  402d44:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  402d46:	68bb      	ldr	r3, [r7, #8]
  402d48:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402d4c:	d04a      	beq.n	402de4 <pio_set_peripheral+0xb0>
  402d4e:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  402d52:	d808      	bhi.n	402d66 <pio_set_peripheral+0x32>
  402d54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  402d58:	d016      	beq.n	402d88 <pio_set_peripheral+0x54>
  402d5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  402d5e:	d02c      	beq.n	402dba <pio_set_peripheral+0x86>
  402d60:	2b00      	cmp	r3, #0
  402d62:	d069      	beq.n	402e38 <pio_set_peripheral+0x104>
  402d64:	e064      	b.n	402e30 <pio_set_peripheral+0xfc>
  402d66:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402d6a:	d065      	beq.n	402e38 <pio_set_peripheral+0x104>
  402d6c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  402d70:	d803      	bhi.n	402d7a <pio_set_peripheral+0x46>
  402d72:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  402d76:	d04a      	beq.n	402e0e <pio_set_peripheral+0xda>
  402d78:	e05a      	b.n	402e30 <pio_set_peripheral+0xfc>
  402d7a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  402d7e:	d05b      	beq.n	402e38 <pio_set_peripheral+0x104>
  402d80:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402d84:	d058      	beq.n	402e38 <pio_set_peripheral+0x104>
  402d86:	e053      	b.n	402e30 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402d88:	68fb      	ldr	r3, [r7, #12]
  402d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402d8c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402d8e:	68fb      	ldr	r3, [r7, #12]
  402d90:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402d92:	687b      	ldr	r3, [r7, #4]
  402d94:	43d9      	mvns	r1, r3
  402d96:	697b      	ldr	r3, [r7, #20]
  402d98:	400b      	ands	r3, r1
  402d9a:	401a      	ands	r2, r3
  402d9c:	68fb      	ldr	r3, [r7, #12]
  402d9e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402da0:	68fb      	ldr	r3, [r7, #12]
  402da2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402da4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402da6:	68fb      	ldr	r3, [r7, #12]
  402da8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402daa:	687b      	ldr	r3, [r7, #4]
  402dac:	43d9      	mvns	r1, r3
  402dae:	697b      	ldr	r3, [r7, #20]
  402db0:	400b      	ands	r3, r1
  402db2:	401a      	ands	r2, r3
  402db4:	68fb      	ldr	r3, [r7, #12]
  402db6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402db8:	e03a      	b.n	402e30 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402dba:	68fb      	ldr	r3, [r7, #12]
  402dbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402dbe:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402dc0:	687a      	ldr	r2, [r7, #4]
  402dc2:	697b      	ldr	r3, [r7, #20]
  402dc4:	431a      	orrs	r2, r3
  402dc6:	68fb      	ldr	r3, [r7, #12]
  402dc8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402dca:	68fb      	ldr	r3, [r7, #12]
  402dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402dce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402dd0:	68fb      	ldr	r3, [r7, #12]
  402dd2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402dd4:	687b      	ldr	r3, [r7, #4]
  402dd6:	43d9      	mvns	r1, r3
  402dd8:	697b      	ldr	r3, [r7, #20]
  402dda:	400b      	ands	r3, r1
  402ddc:	401a      	ands	r2, r3
  402dde:	68fb      	ldr	r3, [r7, #12]
  402de0:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402de2:	e025      	b.n	402e30 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402de4:	68fb      	ldr	r3, [r7, #12]
  402de6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402de8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402dea:	68fb      	ldr	r3, [r7, #12]
  402dec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402dee:	687b      	ldr	r3, [r7, #4]
  402df0:	43d9      	mvns	r1, r3
  402df2:	697b      	ldr	r3, [r7, #20]
  402df4:	400b      	ands	r3, r1
  402df6:	401a      	ands	r2, r3
  402df8:	68fb      	ldr	r3, [r7, #12]
  402dfa:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402dfc:	68fb      	ldr	r3, [r7, #12]
  402dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402e00:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402e02:	687a      	ldr	r2, [r7, #4]
  402e04:	697b      	ldr	r3, [r7, #20]
  402e06:	431a      	orrs	r2, r3
  402e08:	68fb      	ldr	r3, [r7, #12]
  402e0a:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402e0c:	e010      	b.n	402e30 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402e0e:	68fb      	ldr	r3, [r7, #12]
  402e10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402e12:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402e14:	687a      	ldr	r2, [r7, #4]
  402e16:	697b      	ldr	r3, [r7, #20]
  402e18:	431a      	orrs	r2, r3
  402e1a:	68fb      	ldr	r3, [r7, #12]
  402e1c:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402e1e:	68fb      	ldr	r3, [r7, #12]
  402e20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402e22:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  402e24:	687a      	ldr	r2, [r7, #4]
  402e26:	697b      	ldr	r3, [r7, #20]
  402e28:	431a      	orrs	r2, r3
  402e2a:	68fb      	ldr	r3, [r7, #12]
  402e2c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402e2e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402e30:	68fb      	ldr	r3, [r7, #12]
  402e32:	687a      	ldr	r2, [r7, #4]
  402e34:	605a      	str	r2, [r3, #4]
  402e36:	e000      	b.n	402e3a <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  402e38:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  402e3a:	371c      	adds	r7, #28
  402e3c:	46bd      	mov	sp, r7
  402e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402e42:	4770      	bx	lr

00402e44 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  402e44:	b580      	push	{r7, lr}
  402e46:	b084      	sub	sp, #16
  402e48:	af00      	add	r7, sp, #0
  402e4a:	60f8      	str	r0, [r7, #12]
  402e4c:	60b9      	str	r1, [r7, #8]
  402e4e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402e50:	68f8      	ldr	r0, [r7, #12]
  402e52:	68b9      	ldr	r1, [r7, #8]
  402e54:	4b18      	ldr	r3, [pc, #96]	; (402eb8 <pio_set_input+0x74>)
  402e56:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402e58:	687b      	ldr	r3, [r7, #4]
  402e5a:	f003 0301 	and.w	r3, r3, #1
  402e5e:	68f8      	ldr	r0, [r7, #12]
  402e60:	68b9      	ldr	r1, [r7, #8]
  402e62:	461a      	mov	r2, r3
  402e64:	4b15      	ldr	r3, [pc, #84]	; (402ebc <pio_set_input+0x78>)
  402e66:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402e68:	687b      	ldr	r3, [r7, #4]
  402e6a:	f003 030a 	and.w	r3, r3, #10
  402e6e:	2b00      	cmp	r3, #0
  402e70:	d003      	beq.n	402e7a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  402e72:	68fb      	ldr	r3, [r7, #12]
  402e74:	68ba      	ldr	r2, [r7, #8]
  402e76:	621a      	str	r2, [r3, #32]
  402e78:	e002      	b.n	402e80 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  402e7a:	68fb      	ldr	r3, [r7, #12]
  402e7c:	68ba      	ldr	r2, [r7, #8]
  402e7e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402e80:	687b      	ldr	r3, [r7, #4]
  402e82:	f003 0302 	and.w	r3, r3, #2
  402e86:	2b00      	cmp	r3, #0
  402e88:	d004      	beq.n	402e94 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  402e8a:	68fb      	ldr	r3, [r7, #12]
  402e8c:	68ba      	ldr	r2, [r7, #8]
  402e8e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  402e92:	e008      	b.n	402ea6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  402e94:	687b      	ldr	r3, [r7, #4]
  402e96:	f003 0308 	and.w	r3, r3, #8
  402e9a:	2b00      	cmp	r3, #0
  402e9c:	d003      	beq.n	402ea6 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402e9e:	68fb      	ldr	r3, [r7, #12]
  402ea0:	68ba      	ldr	r2, [r7, #8]
  402ea2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  402ea6:	68fb      	ldr	r3, [r7, #12]
  402ea8:	68ba      	ldr	r2, [r7, #8]
  402eaa:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402eac:	68fb      	ldr	r3, [r7, #12]
  402eae:	68ba      	ldr	r2, [r7, #8]
  402eb0:	601a      	str	r2, [r3, #0]
}
  402eb2:	3710      	adds	r7, #16
  402eb4:	46bd      	mov	sp, r7
  402eb6:	bd80      	pop	{r7, pc}
  402eb8:	00402f25 	.word	0x00402f25
  402ebc:	00402d09 	.word	0x00402d09

00402ec0 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402ec0:	b580      	push	{r7, lr}
  402ec2:	b084      	sub	sp, #16
  402ec4:	af00      	add	r7, sp, #0
  402ec6:	60f8      	str	r0, [r7, #12]
  402ec8:	60b9      	str	r1, [r7, #8]
  402eca:	607a      	str	r2, [r7, #4]
  402ecc:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  402ece:	68f8      	ldr	r0, [r7, #12]
  402ed0:	68b9      	ldr	r1, [r7, #8]
  402ed2:	4b12      	ldr	r3, [pc, #72]	; (402f1c <pio_set_output+0x5c>)
  402ed4:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402ed6:	68f8      	ldr	r0, [r7, #12]
  402ed8:	68b9      	ldr	r1, [r7, #8]
  402eda:	69ba      	ldr	r2, [r7, #24]
  402edc:	4b10      	ldr	r3, [pc, #64]	; (402f20 <pio_set_output+0x60>)
  402ede:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  402ee0:	683b      	ldr	r3, [r7, #0]
  402ee2:	2b00      	cmp	r3, #0
  402ee4:	d003      	beq.n	402eee <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402ee6:	68fb      	ldr	r3, [r7, #12]
  402ee8:	68ba      	ldr	r2, [r7, #8]
  402eea:	651a      	str	r2, [r3, #80]	; 0x50
  402eec:	e002      	b.n	402ef4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  402eee:	68fb      	ldr	r3, [r7, #12]
  402ef0:	68ba      	ldr	r2, [r7, #8]
  402ef2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402ef4:	687b      	ldr	r3, [r7, #4]
  402ef6:	2b00      	cmp	r3, #0
  402ef8:	d003      	beq.n	402f02 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402efa:	68fb      	ldr	r3, [r7, #12]
  402efc:	68ba      	ldr	r2, [r7, #8]
  402efe:	631a      	str	r2, [r3, #48]	; 0x30
  402f00:	e002      	b.n	402f08 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  402f02:	68fb      	ldr	r3, [r7, #12]
  402f04:	68ba      	ldr	r2, [r7, #8]
  402f06:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402f08:	68fb      	ldr	r3, [r7, #12]
  402f0a:	68ba      	ldr	r2, [r7, #8]
  402f0c:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  402f0e:	68fb      	ldr	r3, [r7, #12]
  402f10:	68ba      	ldr	r2, [r7, #8]
  402f12:	601a      	str	r2, [r3, #0]
}
  402f14:	3710      	adds	r7, #16
  402f16:	46bd      	mov	sp, r7
  402f18:	bd80      	pop	{r7, pc}
  402f1a:	bf00      	nop
  402f1c:	00402f25 	.word	0x00402f25
  402f20:	00402d09 	.word	0x00402d09

00402f24 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402f24:	b480      	push	{r7}
  402f26:	b083      	sub	sp, #12
  402f28:	af00      	add	r7, sp, #0
  402f2a:	6078      	str	r0, [r7, #4]
  402f2c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402f2e:	687b      	ldr	r3, [r7, #4]
  402f30:	683a      	ldr	r2, [r7, #0]
  402f32:	645a      	str	r2, [r3, #68]	; 0x44
}
  402f34:	370c      	adds	r7, #12
  402f36:	46bd      	mov	sp, r7
  402f38:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f3c:	4770      	bx	lr
  402f3e:	bf00      	nop

00402f40 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402f40:	b480      	push	{r7}
  402f42:	b083      	sub	sp, #12
  402f44:	af00      	add	r7, sp, #0
  402f46:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402f48:	687b      	ldr	r3, [r7, #4]
  402f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402f4c:	4618      	mov	r0, r3
  402f4e:	370c      	adds	r7, #12
  402f50:	46bd      	mov	sp, r7
  402f52:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f56:	4770      	bx	lr

00402f58 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402f58:	b480      	push	{r7}
  402f5a:	b083      	sub	sp, #12
  402f5c:	af00      	add	r7, sp, #0
  402f5e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402f60:	687b      	ldr	r3, [r7, #4]
  402f62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402f64:	4618      	mov	r0, r3
  402f66:	370c      	adds	r7, #12
  402f68:	46bd      	mov	sp, r7
  402f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402f6e:	4770      	bx	lr

00402f70 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  402f70:	b580      	push	{r7, lr}
  402f72:	b084      	sub	sp, #16
  402f74:	af00      	add	r7, sp, #0
  402f76:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402f78:	6878      	ldr	r0, [r7, #4]
  402f7a:	4b07      	ldr	r3, [pc, #28]	; (402f98 <pio_set_pin_high+0x28>)
  402f7c:	4798      	blx	r3
  402f7e:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  402f80:	687b      	ldr	r3, [r7, #4]
  402f82:	f003 031f 	and.w	r3, r3, #31
  402f86:	2201      	movs	r2, #1
  402f88:	fa02 f303 	lsl.w	r3, r2, r3
  402f8c:	461a      	mov	r2, r3
  402f8e:	68fb      	ldr	r3, [r7, #12]
  402f90:	631a      	str	r2, [r3, #48]	; 0x30
}
  402f92:	3710      	adds	r7, #16
  402f94:	46bd      	mov	sp, r7
  402f96:	bd80      	pop	{r7, pc}
  402f98:	004032fd 	.word	0x004032fd

00402f9c <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  402f9c:	b580      	push	{r7, lr}
  402f9e:	b084      	sub	sp, #16
  402fa0:	af00      	add	r7, sp, #0
  402fa2:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402fa4:	6878      	ldr	r0, [r7, #4]
  402fa6:	4b07      	ldr	r3, [pc, #28]	; (402fc4 <pio_set_pin_low+0x28>)
  402fa8:	4798      	blx	r3
  402faa:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  402fac:	687b      	ldr	r3, [r7, #4]
  402fae:	f003 031f 	and.w	r3, r3, #31
  402fb2:	2201      	movs	r2, #1
  402fb4:	fa02 f303 	lsl.w	r3, r2, r3
  402fb8:	461a      	mov	r2, r3
  402fba:	68fb      	ldr	r3, [r7, #12]
  402fbc:	635a      	str	r2, [r3, #52]	; 0x34
}
  402fbe:	3710      	adds	r7, #16
  402fc0:	46bd      	mov	sp, r7
  402fc2:	bd80      	pop	{r7, pc}
  402fc4:	004032fd 	.word	0x004032fd

00402fc8 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  402fc8:	b580      	push	{r7, lr}
  402fca:	b084      	sub	sp, #16
  402fcc:	af00      	add	r7, sp, #0
  402fce:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  402fd0:	6878      	ldr	r0, [r7, #4]
  402fd2:	4b12      	ldr	r3, [pc, #72]	; (40301c <pio_toggle_pin+0x54>)
  402fd4:	4798      	blx	r3
  402fd6:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  402fd8:	68fb      	ldr	r3, [r7, #12]
  402fda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402fdc:	687b      	ldr	r3, [r7, #4]
  402fde:	f003 031f 	and.w	r3, r3, #31
  402fe2:	2101      	movs	r1, #1
  402fe4:	fa01 f303 	lsl.w	r3, r1, r3
  402fe8:	4013      	ands	r3, r2
  402fea:	2b00      	cmp	r3, #0
  402fec:	d009      	beq.n	403002 <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  402fee:	687b      	ldr	r3, [r7, #4]
  402ff0:	f003 031f 	and.w	r3, r3, #31
  402ff4:	2201      	movs	r2, #1
  402ff6:	fa02 f303 	lsl.w	r3, r2, r3
  402ffa:	461a      	mov	r2, r3
  402ffc:	68fb      	ldr	r3, [r7, #12]
  402ffe:	635a      	str	r2, [r3, #52]	; 0x34
  403000:	e008      	b.n	403014 <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  403002:	687b      	ldr	r3, [r7, #4]
  403004:	f003 031f 	and.w	r3, r3, #31
  403008:	2201      	movs	r2, #1
  40300a:	fa02 f303 	lsl.w	r3, r2, r3
  40300e:	461a      	mov	r2, r3
  403010:	68fb      	ldr	r3, [r7, #12]
  403012:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  403014:	3710      	adds	r7, #16
  403016:	46bd      	mov	sp, r7
  403018:	bd80      	pop	{r7, pc}
  40301a:	bf00      	nop
  40301c:	004032fd 	.word	0x004032fd

00403020 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  403020:	b590      	push	{r4, r7, lr}
  403022:	b087      	sub	sp, #28
  403024:	af02      	add	r7, sp, #8
  403026:	6078      	str	r0, [r7, #4]
  403028:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  40302a:	6878      	ldr	r0, [r7, #4]
  40302c:	4b64      	ldr	r3, [pc, #400]	; (4031c0 <pio_configure_pin+0x1a0>)
  40302e:	4798      	blx	r3
  403030:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403032:	683b      	ldr	r3, [r7, #0]
  403034:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  403038:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40303c:	d06b      	beq.n	403116 <pio_configure_pin+0xf6>
  40303e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403042:	d809      	bhi.n	403058 <pio_configure_pin+0x38>
  403044:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403048:	d02d      	beq.n	4030a6 <pio_configure_pin+0x86>
  40304a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40304e:	d046      	beq.n	4030de <pio_configure_pin+0xbe>
  403050:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403054:	d00b      	beq.n	40306e <pio_configure_pin+0x4e>
  403056:	e0ac      	b.n	4031b2 <pio_configure_pin+0x192>
  403058:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40305c:	f000 8083 	beq.w	403166 <pio_configure_pin+0x146>
  403060:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403064:	d07f      	beq.n	403166 <pio_configure_pin+0x146>
  403066:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40306a:	d070      	beq.n	40314e <pio_configure_pin+0x12e>
  40306c:	e0a1      	b.n	4031b2 <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40306e:	687b      	ldr	r3, [r7, #4]
  403070:	f003 031f 	and.w	r3, r3, #31
  403074:	2201      	movs	r2, #1
  403076:	fa02 f303 	lsl.w	r3, r2, r3
  40307a:	68f8      	ldr	r0, [r7, #12]
  40307c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403080:	461a      	mov	r2, r3
  403082:	4b50      	ldr	r3, [pc, #320]	; (4031c4 <pio_configure_pin+0x1a4>)
  403084:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  403086:	687b      	ldr	r3, [r7, #4]
  403088:	f003 031f 	and.w	r3, r3, #31
  40308c:	2201      	movs	r2, #1
  40308e:	fa02 f303 	lsl.w	r3, r2, r3
  403092:	461a      	mov	r2, r3
  403094:	683b      	ldr	r3, [r7, #0]
  403096:	f003 0301 	and.w	r3, r3, #1
  40309a:	68f8      	ldr	r0, [r7, #12]
  40309c:	4611      	mov	r1, r2
  40309e:	461a      	mov	r2, r3
  4030a0:	4b49      	ldr	r3, [pc, #292]	; (4031c8 <pio_configure_pin+0x1a8>)
  4030a2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4030a4:	e087      	b.n	4031b6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4030a6:	687b      	ldr	r3, [r7, #4]
  4030a8:	f003 031f 	and.w	r3, r3, #31
  4030ac:	2201      	movs	r2, #1
  4030ae:	fa02 f303 	lsl.w	r3, r2, r3
  4030b2:	68f8      	ldr	r0, [r7, #12]
  4030b4:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4030b8:	461a      	mov	r2, r3
  4030ba:	4b42      	ldr	r3, [pc, #264]	; (4031c4 <pio_configure_pin+0x1a4>)
  4030bc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4030be:	687b      	ldr	r3, [r7, #4]
  4030c0:	f003 031f 	and.w	r3, r3, #31
  4030c4:	2201      	movs	r2, #1
  4030c6:	fa02 f303 	lsl.w	r3, r2, r3
  4030ca:	461a      	mov	r2, r3
  4030cc:	683b      	ldr	r3, [r7, #0]
  4030ce:	f003 0301 	and.w	r3, r3, #1
  4030d2:	68f8      	ldr	r0, [r7, #12]
  4030d4:	4611      	mov	r1, r2
  4030d6:	461a      	mov	r2, r3
  4030d8:	4b3b      	ldr	r3, [pc, #236]	; (4031c8 <pio_configure_pin+0x1a8>)
  4030da:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4030dc:	e06b      	b.n	4031b6 <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4030de:	687b      	ldr	r3, [r7, #4]
  4030e0:	f003 031f 	and.w	r3, r3, #31
  4030e4:	2201      	movs	r2, #1
  4030e6:	fa02 f303 	lsl.w	r3, r2, r3
  4030ea:	68f8      	ldr	r0, [r7, #12]
  4030ec:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4030f0:	461a      	mov	r2, r3
  4030f2:	4b34      	ldr	r3, [pc, #208]	; (4031c4 <pio_configure_pin+0x1a4>)
  4030f4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4030f6:	687b      	ldr	r3, [r7, #4]
  4030f8:	f003 031f 	and.w	r3, r3, #31
  4030fc:	2201      	movs	r2, #1
  4030fe:	fa02 f303 	lsl.w	r3, r2, r3
  403102:	461a      	mov	r2, r3
  403104:	683b      	ldr	r3, [r7, #0]
  403106:	f003 0301 	and.w	r3, r3, #1
  40310a:	68f8      	ldr	r0, [r7, #12]
  40310c:	4611      	mov	r1, r2
  40310e:	461a      	mov	r2, r3
  403110:	4b2d      	ldr	r3, [pc, #180]	; (4031c8 <pio_configure_pin+0x1a8>)
  403112:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403114:	e04f      	b.n	4031b6 <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  403116:	687b      	ldr	r3, [r7, #4]
  403118:	f003 031f 	and.w	r3, r3, #31
  40311c:	2201      	movs	r2, #1
  40311e:	fa02 f303 	lsl.w	r3, r2, r3
  403122:	68f8      	ldr	r0, [r7, #12]
  403124:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  403128:	461a      	mov	r2, r3
  40312a:	4b26      	ldr	r3, [pc, #152]	; (4031c4 <pio_configure_pin+0x1a4>)
  40312c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40312e:	687b      	ldr	r3, [r7, #4]
  403130:	f003 031f 	and.w	r3, r3, #31
  403134:	2201      	movs	r2, #1
  403136:	fa02 f303 	lsl.w	r3, r2, r3
  40313a:	461a      	mov	r2, r3
  40313c:	683b      	ldr	r3, [r7, #0]
  40313e:	f003 0301 	and.w	r3, r3, #1
  403142:	68f8      	ldr	r0, [r7, #12]
  403144:	4611      	mov	r1, r2
  403146:	461a      	mov	r2, r3
  403148:	4b1f      	ldr	r3, [pc, #124]	; (4031c8 <pio_configure_pin+0x1a8>)
  40314a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40314c:	e033      	b.n	4031b6 <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  40314e:	687b      	ldr	r3, [r7, #4]
  403150:	f003 031f 	and.w	r3, r3, #31
  403154:	2201      	movs	r2, #1
  403156:	fa02 f303 	lsl.w	r3, r2, r3
  40315a:	68f8      	ldr	r0, [r7, #12]
  40315c:	4619      	mov	r1, r3
  40315e:	683a      	ldr	r2, [r7, #0]
  403160:	4b1a      	ldr	r3, [pc, #104]	; (4031cc <pio_configure_pin+0x1ac>)
  403162:	4798      	blx	r3
		break;
  403164:	e027      	b.n	4031b6 <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  403166:	687b      	ldr	r3, [r7, #4]
  403168:	f003 031f 	and.w	r3, r3, #31
  40316c:	2201      	movs	r2, #1
  40316e:	fa02 f303 	lsl.w	r3, r2, r3
  403172:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  403174:	683b      	ldr	r3, [r7, #0]
  403176:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40317a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40317e:	bf14      	ite	ne
  403180:	2300      	movne	r3, #0
  403182:	2301      	moveq	r3, #1
  403184:	b2db      	uxtb	r3, r3
  403186:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  403188:	683b      	ldr	r3, [r7, #0]
  40318a:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40318e:	2b00      	cmp	r3, #0
  403190:	bf0c      	ite	eq
  403192:	2300      	moveq	r3, #0
  403194:	2301      	movne	r3, #1
  403196:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  403198:	6838      	ldr	r0, [r7, #0]
  40319a:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40319e:	2800      	cmp	r0, #0
  4031a0:	bf0c      	ite	eq
  4031a2:	2000      	moveq	r0, #0
  4031a4:	2001      	movne	r0, #1
  4031a6:	b2c0      	uxtb	r0, r0
  4031a8:	9000      	str	r0, [sp, #0]
  4031aa:	68f8      	ldr	r0, [r7, #12]
  4031ac:	4c08      	ldr	r4, [pc, #32]	; (4031d0 <pio_configure_pin+0x1b0>)
  4031ae:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4031b0:	e001      	b.n	4031b6 <pio_configure_pin+0x196>

	default:
		return 0;
  4031b2:	2300      	movs	r3, #0
  4031b4:	e000      	b.n	4031b8 <pio_configure_pin+0x198>
	}

	return 1;
  4031b6:	2301      	movs	r3, #1
}
  4031b8:	4618      	mov	r0, r3
  4031ba:	3714      	adds	r7, #20
  4031bc:	46bd      	mov	sp, r7
  4031be:	bd90      	pop	{r4, r7, pc}
  4031c0:	004032fd 	.word	0x004032fd
  4031c4:	00402d35 	.word	0x00402d35
  4031c8:	00402d09 	.word	0x00402d09
  4031cc:	00402e45 	.word	0x00402e45
  4031d0:	00402ec1 	.word	0x00402ec1

004031d4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4031d4:	b590      	push	{r4, r7, lr}
  4031d6:	b087      	sub	sp, #28
  4031d8:	af02      	add	r7, sp, #8
  4031da:	60f8      	str	r0, [r7, #12]
  4031dc:	60b9      	str	r1, [r7, #8]
  4031de:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4031e0:	687b      	ldr	r3, [r7, #4]
  4031e2:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4031e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4031ea:	d043      	beq.n	403274 <pio_configure_pin_group+0xa0>
  4031ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4031f0:	d809      	bhi.n	403206 <pio_configure_pin_group+0x32>
  4031f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4031f6:	d01f      	beq.n	403238 <pio_configure_pin_group+0x64>
  4031f8:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4031fc:	d02b      	beq.n	403256 <pio_configure_pin_group+0x82>
  4031fe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403202:	d00a      	beq.n	40321a <pio_configure_pin_group+0x46>
  403204:	e06b      	b.n	4032de <pio_configure_pin_group+0x10a>
  403206:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40320a:	d048      	beq.n	40329e <pio_configure_pin_group+0xca>
  40320c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403210:	d045      	beq.n	40329e <pio_configure_pin_group+0xca>
  403212:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403216:	d03c      	beq.n	403292 <pio_configure_pin_group+0xbe>
  403218:	e061      	b.n	4032de <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40321a:	68f8      	ldr	r0, [r7, #12]
  40321c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403220:	68ba      	ldr	r2, [r7, #8]
  403222:	4b32      	ldr	r3, [pc, #200]	; (4032ec <pio_configure_pin_group+0x118>)
  403224:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403226:	687b      	ldr	r3, [r7, #4]
  403228:	f003 0301 	and.w	r3, r3, #1
  40322c:	68f8      	ldr	r0, [r7, #12]
  40322e:	68b9      	ldr	r1, [r7, #8]
  403230:	461a      	mov	r2, r3
  403232:	4b2f      	ldr	r3, [pc, #188]	; (4032f0 <pio_configure_pin_group+0x11c>)
  403234:	4798      	blx	r3
		break;
  403236:	e054      	b.n	4032e2 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  403238:	68f8      	ldr	r0, [r7, #12]
  40323a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40323e:	68ba      	ldr	r2, [r7, #8]
  403240:	4b2a      	ldr	r3, [pc, #168]	; (4032ec <pio_configure_pin_group+0x118>)
  403242:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403244:	687b      	ldr	r3, [r7, #4]
  403246:	f003 0301 	and.w	r3, r3, #1
  40324a:	68f8      	ldr	r0, [r7, #12]
  40324c:	68b9      	ldr	r1, [r7, #8]
  40324e:	461a      	mov	r2, r3
  403250:	4b27      	ldr	r3, [pc, #156]	; (4032f0 <pio_configure_pin_group+0x11c>)
  403252:	4798      	blx	r3
		break;
  403254:	e045      	b.n	4032e2 <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  403256:	68f8      	ldr	r0, [r7, #12]
  403258:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40325c:	68ba      	ldr	r2, [r7, #8]
  40325e:	4b23      	ldr	r3, [pc, #140]	; (4032ec <pio_configure_pin_group+0x118>)
  403260:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403262:	687b      	ldr	r3, [r7, #4]
  403264:	f003 0301 	and.w	r3, r3, #1
  403268:	68f8      	ldr	r0, [r7, #12]
  40326a:	68b9      	ldr	r1, [r7, #8]
  40326c:	461a      	mov	r2, r3
  40326e:	4b20      	ldr	r3, [pc, #128]	; (4032f0 <pio_configure_pin_group+0x11c>)
  403270:	4798      	blx	r3
		break;
  403272:	e036      	b.n	4032e2 <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  403274:	68f8      	ldr	r0, [r7, #12]
  403276:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40327a:	68ba      	ldr	r2, [r7, #8]
  40327c:	4b1b      	ldr	r3, [pc, #108]	; (4032ec <pio_configure_pin_group+0x118>)
  40327e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  403280:	687b      	ldr	r3, [r7, #4]
  403282:	f003 0301 	and.w	r3, r3, #1
  403286:	68f8      	ldr	r0, [r7, #12]
  403288:	68b9      	ldr	r1, [r7, #8]
  40328a:	461a      	mov	r2, r3
  40328c:	4b18      	ldr	r3, [pc, #96]	; (4032f0 <pio_configure_pin_group+0x11c>)
  40328e:	4798      	blx	r3
		break;
  403290:	e027      	b.n	4032e2 <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  403292:	68f8      	ldr	r0, [r7, #12]
  403294:	68b9      	ldr	r1, [r7, #8]
  403296:	687a      	ldr	r2, [r7, #4]
  403298:	4b16      	ldr	r3, [pc, #88]	; (4032f4 <pio_configure_pin_group+0x120>)
  40329a:	4798      	blx	r3
		break;
  40329c:	e021      	b.n	4032e2 <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40329e:	687b      	ldr	r3, [r7, #4]
  4032a0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4032a4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4032a8:	bf14      	ite	ne
  4032aa:	2300      	movne	r3, #0
  4032ac:	2301      	moveq	r3, #1
  4032ae:	b2db      	uxtb	r3, r3
  4032b0:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4032b2:	687b      	ldr	r3, [r7, #4]
  4032b4:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4032b8:	2b00      	cmp	r3, #0
  4032ba:	bf0c      	ite	eq
  4032bc:	2300      	moveq	r3, #0
  4032be:	2301      	movne	r3, #1
  4032c0:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4032c2:	6879      	ldr	r1, [r7, #4]
  4032c4:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4032c8:	2900      	cmp	r1, #0
  4032ca:	bf0c      	ite	eq
  4032cc:	2100      	moveq	r1, #0
  4032ce:	2101      	movne	r1, #1
  4032d0:	b2c9      	uxtb	r1, r1
  4032d2:	9100      	str	r1, [sp, #0]
  4032d4:	68f8      	ldr	r0, [r7, #12]
  4032d6:	68b9      	ldr	r1, [r7, #8]
  4032d8:	4c07      	ldr	r4, [pc, #28]	; (4032f8 <pio_configure_pin_group+0x124>)
  4032da:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4032dc:	e001      	b.n	4032e2 <pio_configure_pin_group+0x10e>

	default:
		return 0;
  4032de:	2300      	movs	r3, #0
  4032e0:	e000      	b.n	4032e4 <pio_configure_pin_group+0x110>
	}

	return 1;
  4032e2:	2301      	movs	r3, #1
}
  4032e4:	4618      	mov	r0, r3
  4032e6:	3714      	adds	r7, #20
  4032e8:	46bd      	mov	sp, r7
  4032ea:	bd90      	pop	{r4, r7, pc}
  4032ec:	00402d35 	.word	0x00402d35
  4032f0:	00402d09 	.word	0x00402d09
  4032f4:	00402e45 	.word	0x00402e45
  4032f8:	00402ec1 	.word	0x00402ec1

004032fc <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  4032fc:	b480      	push	{r7}
  4032fe:	b085      	sub	sp, #20
  403300:	af00      	add	r7, sp, #0
  403302:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  403304:	687b      	ldr	r3, [r7, #4]
  403306:	095b      	lsrs	r3, r3, #5
  403308:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40330c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403310:	025b      	lsls	r3, r3, #9
  403312:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  403314:	68fb      	ldr	r3, [r7, #12]
}
  403316:	4618      	mov	r0, r3
  403318:	3714      	adds	r7, #20
  40331a:	46bd      	mov	sp, r7
  40331c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403320:	4770      	bx	lr
  403322:	bf00      	nop

00403324 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  403324:	b580      	push	{r7, lr}
  403326:	b084      	sub	sp, #16
  403328:	af00      	add	r7, sp, #0
  40332a:	6078      	str	r0, [r7, #4]
  40332c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  40332e:	6878      	ldr	r0, [r7, #4]
  403330:	4b24      	ldr	r3, [pc, #144]	; (4033c4 <pio_handler_process+0xa0>)
  403332:	4798      	blx	r3
  403334:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  403336:	6878      	ldr	r0, [r7, #4]
  403338:	4b23      	ldr	r3, [pc, #140]	; (4033c8 <pio_handler_process+0xa4>)
  40333a:	4798      	blx	r3
  40333c:	4603      	mov	r3, r0
  40333e:	68fa      	ldr	r2, [r7, #12]
  403340:	4013      	ands	r3, r2
  403342:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  403344:	68fb      	ldr	r3, [r7, #12]
  403346:	2b00      	cmp	r3, #0
  403348:	d039      	beq.n	4033be <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  40334a:	2300      	movs	r3, #0
  40334c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40334e:	e033      	b.n	4033b8 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  403350:	4a1e      	ldr	r2, [pc, #120]	; (4033cc <pio_handler_process+0xa8>)
  403352:	68bb      	ldr	r3, [r7, #8]
  403354:	011b      	lsls	r3, r3, #4
  403356:	4413      	add	r3, r2
  403358:	681a      	ldr	r2, [r3, #0]
  40335a:	683b      	ldr	r3, [r7, #0]
  40335c:	429a      	cmp	r2, r3
  40335e:	d124      	bne.n	4033aa <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  403360:	4a1a      	ldr	r2, [pc, #104]	; (4033cc <pio_handler_process+0xa8>)
  403362:	68bb      	ldr	r3, [r7, #8]
  403364:	011b      	lsls	r3, r3, #4
  403366:	4413      	add	r3, r2
  403368:	685a      	ldr	r2, [r3, #4]
  40336a:	68fb      	ldr	r3, [r7, #12]
  40336c:	4013      	ands	r3, r2
  40336e:	2b00      	cmp	r3, #0
  403370:	d01b      	beq.n	4033aa <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  403372:	4a16      	ldr	r2, [pc, #88]	; (4033cc <pio_handler_process+0xa8>)
  403374:	68bb      	ldr	r3, [r7, #8]
  403376:	011b      	lsls	r3, r3, #4
  403378:	4413      	add	r3, r2
  40337a:	3308      	adds	r3, #8
  40337c:	685b      	ldr	r3, [r3, #4]
  40337e:	4913      	ldr	r1, [pc, #76]	; (4033cc <pio_handler_process+0xa8>)
  403380:	68ba      	ldr	r2, [r7, #8]
  403382:	0112      	lsls	r2, r2, #4
  403384:	440a      	add	r2, r1
  403386:	6811      	ldr	r1, [r2, #0]
  403388:	4810      	ldr	r0, [pc, #64]	; (4033cc <pio_handler_process+0xa8>)
  40338a:	68ba      	ldr	r2, [r7, #8]
  40338c:	0112      	lsls	r2, r2, #4
  40338e:	4402      	add	r2, r0
  403390:	6852      	ldr	r2, [r2, #4]
  403392:	4608      	mov	r0, r1
  403394:	4611      	mov	r1, r2
  403396:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  403398:	4a0c      	ldr	r2, [pc, #48]	; (4033cc <pio_handler_process+0xa8>)
  40339a:	68bb      	ldr	r3, [r7, #8]
  40339c:	011b      	lsls	r3, r3, #4
  40339e:	4413      	add	r3, r2
  4033a0:	685b      	ldr	r3, [r3, #4]
  4033a2:	43db      	mvns	r3, r3
  4033a4:	68fa      	ldr	r2, [r7, #12]
  4033a6:	4013      	ands	r3, r2
  4033a8:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4033aa:	68bb      	ldr	r3, [r7, #8]
  4033ac:	3301      	adds	r3, #1
  4033ae:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4033b0:	68bb      	ldr	r3, [r7, #8]
  4033b2:	2b06      	cmp	r3, #6
  4033b4:	d900      	bls.n	4033b8 <pio_handler_process+0x94>
				break;
  4033b6:	e002      	b.n	4033be <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4033b8:	68fb      	ldr	r3, [r7, #12]
  4033ba:	2b00      	cmp	r3, #0
  4033bc:	d1c8      	bne.n	403350 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4033be:	3710      	adds	r7, #16
  4033c0:	46bd      	mov	sp, r7
  4033c2:	bd80      	pop	{r7, pc}
  4033c4:	00402f41 	.word	0x00402f41
  4033c8:	00402f59 	.word	0x00402f59
  4033cc:	20000b94 	.word	0x20000b94

004033d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4033d0:	b580      	push	{r7, lr}
  4033d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4033d4:	4802      	ldr	r0, [pc, #8]	; (4033e0 <PIOA_Handler+0x10>)
  4033d6:	210b      	movs	r1, #11
  4033d8:	4b02      	ldr	r3, [pc, #8]	; (4033e4 <PIOA_Handler+0x14>)
  4033da:	4798      	blx	r3
}
  4033dc:	bd80      	pop	{r7, pc}
  4033de:	bf00      	nop
  4033e0:	400e0e00 	.word	0x400e0e00
  4033e4:	00403325 	.word	0x00403325

004033e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4033e8:	b580      	push	{r7, lr}
  4033ea:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4033ec:	4802      	ldr	r0, [pc, #8]	; (4033f8 <PIOB_Handler+0x10>)
  4033ee:	210c      	movs	r1, #12
  4033f0:	4b02      	ldr	r3, [pc, #8]	; (4033fc <PIOB_Handler+0x14>)
  4033f2:	4798      	blx	r3
}
  4033f4:	bd80      	pop	{r7, pc}
  4033f6:	bf00      	nop
  4033f8:	400e1000 	.word	0x400e1000
  4033fc:	00403325 	.word	0x00403325

00403400 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  403400:	b580      	push	{r7, lr}
  403402:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  403404:	4802      	ldr	r0, [pc, #8]	; (403410 <PIOC_Handler+0x10>)
  403406:	210d      	movs	r1, #13
  403408:	4b02      	ldr	r3, [pc, #8]	; (403414 <PIOC_Handler+0x14>)
  40340a:	4798      	blx	r3
}
  40340c:	bd80      	pop	{r7, pc}
  40340e:	bf00      	nop
  403410:	400e1200 	.word	0x400e1200
  403414:	00403325 	.word	0x00403325

00403418 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  403418:	b480      	push	{r7}
  40341a:	b085      	sub	sp, #20
  40341c:	af00      	add	r7, sp, #0
  40341e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  403420:	4b1d      	ldr	r3, [pc, #116]	; (403498 <pmc_switch_mck_to_pllack+0x80>)
  403422:	4a1d      	ldr	r2, [pc, #116]	; (403498 <pmc_switch_mck_to_pllack+0x80>)
  403424:	6b12      	ldr	r2, [r2, #48]	; 0x30
  403426:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  40342a:	687a      	ldr	r2, [r7, #4]
  40342c:	430a      	orrs	r2, r1
  40342e:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403430:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403434:	60fb      	str	r3, [r7, #12]
  403436:	e007      	b.n	403448 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  403438:	68fb      	ldr	r3, [r7, #12]
  40343a:	2b00      	cmp	r3, #0
  40343c:	d101      	bne.n	403442 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40343e:	2301      	movs	r3, #1
  403440:	e023      	b.n	40348a <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  403442:	68fb      	ldr	r3, [r7, #12]
  403444:	3b01      	subs	r3, #1
  403446:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403448:	4b13      	ldr	r3, [pc, #76]	; (403498 <pmc_switch_mck_to_pllack+0x80>)
  40344a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40344c:	f003 0308 	and.w	r3, r3, #8
  403450:	2b00      	cmp	r3, #0
  403452:	d0f1      	beq.n	403438 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  403454:	4b10      	ldr	r3, [pc, #64]	; (403498 <pmc_switch_mck_to_pllack+0x80>)
  403456:	4a10      	ldr	r2, [pc, #64]	; (403498 <pmc_switch_mck_to_pllack+0x80>)
  403458:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40345a:	f022 0203 	bic.w	r2, r2, #3
  40345e:	f042 0202 	orr.w	r2, r2, #2
  403462:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  403464:	f44f 6300 	mov.w	r3, #2048	; 0x800
  403468:	60fb      	str	r3, [r7, #12]
  40346a:	e007      	b.n	40347c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40346c:	68fb      	ldr	r3, [r7, #12]
  40346e:	2b00      	cmp	r3, #0
  403470:	d101      	bne.n	403476 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  403472:	2301      	movs	r3, #1
  403474:	e009      	b.n	40348a <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  403476:	68fb      	ldr	r3, [r7, #12]
  403478:	3b01      	subs	r3, #1
  40347a:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40347c:	4b06      	ldr	r3, [pc, #24]	; (403498 <pmc_switch_mck_to_pllack+0x80>)
  40347e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403480:	f003 0308 	and.w	r3, r3, #8
  403484:	2b00      	cmp	r3, #0
  403486:	d0f1      	beq.n	40346c <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  403488:	2300      	movs	r3, #0
}
  40348a:	4618      	mov	r0, r3
  40348c:	3714      	adds	r7, #20
  40348e:	46bd      	mov	sp, r7
  403490:	f85d 7b04 	ldr.w	r7, [sp], #4
  403494:	4770      	bx	lr
  403496:	bf00      	nop
  403498:	400e0400 	.word	0x400e0400

0040349c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  40349c:	b480      	push	{r7}
  40349e:	b083      	sub	sp, #12
  4034a0:	af00      	add	r7, sp, #0
  4034a2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4034a4:	687b      	ldr	r3, [r7, #4]
  4034a6:	2b01      	cmp	r3, #1
  4034a8:	d107      	bne.n	4034ba <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4034aa:	4a08      	ldr	r2, [pc, #32]	; (4034cc <pmc_switch_sclk_to_32kxtal+0x30>)
  4034ac:	4b07      	ldr	r3, [pc, #28]	; (4034cc <pmc_switch_sclk_to_32kxtal+0x30>)
  4034ae:	689b      	ldr	r3, [r3, #8]
  4034b0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4034b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4034b8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4034ba:	4b04      	ldr	r3, [pc, #16]	; (4034cc <pmc_switch_sclk_to_32kxtal+0x30>)
  4034bc:	4a04      	ldr	r2, [pc, #16]	; (4034d0 <pmc_switch_sclk_to_32kxtal+0x34>)
  4034be:	601a      	str	r2, [r3, #0]
}
  4034c0:	370c      	adds	r7, #12
  4034c2:	46bd      	mov	sp, r7
  4034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034c8:	4770      	bx	lr
  4034ca:	bf00      	nop
  4034cc:	400e1410 	.word	0x400e1410
  4034d0:	a5000008 	.word	0xa5000008

004034d4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4034d4:	b480      	push	{r7}
  4034d6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4034d8:	4b09      	ldr	r3, [pc, #36]	; (403500 <pmc_osc_is_ready_32kxtal+0x2c>)
  4034da:	695b      	ldr	r3, [r3, #20]
  4034dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4034e0:	2b00      	cmp	r3, #0
  4034e2:	d007      	beq.n	4034f4 <pmc_osc_is_ready_32kxtal+0x20>
  4034e4:	4b07      	ldr	r3, [pc, #28]	; (403504 <pmc_osc_is_ready_32kxtal+0x30>)
  4034e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4034e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4034ec:	2b00      	cmp	r3, #0
  4034ee:	d001      	beq.n	4034f4 <pmc_osc_is_ready_32kxtal+0x20>
  4034f0:	2301      	movs	r3, #1
  4034f2:	e000      	b.n	4034f6 <pmc_osc_is_ready_32kxtal+0x22>
  4034f4:	2300      	movs	r3, #0
}
  4034f6:	4618      	mov	r0, r3
  4034f8:	46bd      	mov	sp, r7
  4034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034fe:	4770      	bx	lr
  403500:	400e1410 	.word	0x400e1410
  403504:	400e0400 	.word	0x400e0400

00403508 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  403508:	b480      	push	{r7}
  40350a:	b083      	sub	sp, #12
  40350c:	af00      	add	r7, sp, #0
  40350e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  403510:	4a18      	ldr	r2, [pc, #96]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  403512:	4b18      	ldr	r3, [pc, #96]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  403514:	6a1b      	ldr	r3, [r3, #32]
  403516:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40351a:	f043 0308 	orr.w	r3, r3, #8
  40351e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403520:	bf00      	nop
  403522:	4b14      	ldr	r3, [pc, #80]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  403524:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403526:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40352a:	2b00      	cmp	r3, #0
  40352c:	d0f9      	beq.n	403522 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40352e:	4a11      	ldr	r2, [pc, #68]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  403530:	4b10      	ldr	r3, [pc, #64]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  403532:	6a1b      	ldr	r3, [r3, #32]
  403534:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  403538:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  40353c:	6879      	ldr	r1, [r7, #4]
  40353e:	430b      	orrs	r3, r1
  403540:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  403544:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  403546:	bf00      	nop
  403548:	4b0a      	ldr	r3, [pc, #40]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  40354a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40354c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  403550:	2b00      	cmp	r3, #0
  403552:	d0f9      	beq.n	403548 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  403554:	4a07      	ldr	r2, [pc, #28]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  403556:	4b07      	ldr	r3, [pc, #28]	; (403574 <pmc_switch_mainck_to_fastrc+0x6c>)
  403558:	6a1b      	ldr	r3, [r3, #32]
  40355a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40355e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  403562:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  403566:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  403568:	370c      	adds	r7, #12
  40356a:	46bd      	mov	sp, r7
  40356c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403570:	4770      	bx	lr
  403572:	bf00      	nop
  403574:	400e0400 	.word	0x400e0400

00403578 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  403578:	b480      	push	{r7}
  40357a:	b083      	sub	sp, #12
  40357c:	af00      	add	r7, sp, #0
  40357e:	6078      	str	r0, [r7, #4]
  403580:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  403582:	687b      	ldr	r3, [r7, #4]
  403584:	2b00      	cmp	r3, #0
  403586:	d008      	beq.n	40359a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403588:	4916      	ldr	r1, [pc, #88]	; (4035e4 <pmc_switch_mainck_to_xtal+0x6c>)
  40358a:	4b16      	ldr	r3, [pc, #88]	; (4035e4 <pmc_switch_mainck_to_xtal+0x6c>)
  40358c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40358e:	4a16      	ldr	r2, [pc, #88]	; (4035e8 <pmc_switch_mainck_to_xtal+0x70>)
  403590:	401a      	ands	r2, r3
  403592:	4b16      	ldr	r3, [pc, #88]	; (4035ec <pmc_switch_mainck_to_xtal+0x74>)
  403594:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  403596:	620b      	str	r3, [r1, #32]
  403598:	e01e      	b.n	4035d8 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40359a:	4a12      	ldr	r2, [pc, #72]	; (4035e4 <pmc_switch_mainck_to_xtal+0x6c>)
  40359c:	4b11      	ldr	r3, [pc, #68]	; (4035e4 <pmc_switch_mainck_to_xtal+0x6c>)
  40359e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4035a0:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4035a4:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4035a8:	6839      	ldr	r1, [r7, #0]
  4035aa:	0209      	lsls	r1, r1, #8
  4035ac:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4035ae:	430b      	orrs	r3, r1
  4035b0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4035b4:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4035b8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4035ba:	bf00      	nop
  4035bc:	4b09      	ldr	r3, [pc, #36]	; (4035e4 <pmc_switch_mainck_to_xtal+0x6c>)
  4035be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4035c0:	f003 0301 	and.w	r3, r3, #1
  4035c4:	2b00      	cmp	r3, #0
  4035c6:	d0f9      	beq.n	4035bc <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4035c8:	4a06      	ldr	r2, [pc, #24]	; (4035e4 <pmc_switch_mainck_to_xtal+0x6c>)
  4035ca:	4b06      	ldr	r3, [pc, #24]	; (4035e4 <pmc_switch_mainck_to_xtal+0x6c>)
  4035cc:	6a1b      	ldr	r3, [r3, #32]
  4035ce:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4035d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4035d6:	6213      	str	r3, [r2, #32]
	}
}
  4035d8:	370c      	adds	r7, #12
  4035da:	46bd      	mov	sp, r7
  4035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035e0:	4770      	bx	lr
  4035e2:	bf00      	nop
  4035e4:	400e0400 	.word	0x400e0400
  4035e8:	fec8fffc 	.word	0xfec8fffc
  4035ec:	01370002 	.word	0x01370002

004035f0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4035f0:	b480      	push	{r7}
  4035f2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4035f4:	4b04      	ldr	r3, [pc, #16]	; (403608 <pmc_osc_is_ready_mainck+0x18>)
  4035f6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4035f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4035fc:	4618      	mov	r0, r3
  4035fe:	46bd      	mov	sp, r7
  403600:	f85d 7b04 	ldr.w	r7, [sp], #4
  403604:	4770      	bx	lr
  403606:	bf00      	nop
  403608:	400e0400 	.word	0x400e0400

0040360c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  40360c:	b480      	push	{r7}
  40360e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  403610:	4b03      	ldr	r3, [pc, #12]	; (403620 <pmc_disable_pllack+0x14>)
  403612:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  403616:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  403618:	46bd      	mov	sp, r7
  40361a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40361e:	4770      	bx	lr
  403620:	400e0400 	.word	0x400e0400

00403624 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  403624:	b480      	push	{r7}
  403626:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  403628:	4b04      	ldr	r3, [pc, #16]	; (40363c <pmc_is_locked_pllack+0x18>)
  40362a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40362c:	f003 0302 	and.w	r3, r3, #2
}
  403630:	4618      	mov	r0, r3
  403632:	46bd      	mov	sp, r7
  403634:	f85d 7b04 	ldr.w	r7, [sp], #4
  403638:	4770      	bx	lr
  40363a:	bf00      	nop
  40363c:	400e0400 	.word	0x400e0400

00403640 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  403640:	b480      	push	{r7}
  403642:	b083      	sub	sp, #12
  403644:	af00      	add	r7, sp, #0
  403646:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  403648:	687b      	ldr	r3, [r7, #4]
  40364a:	2b1f      	cmp	r3, #31
  40364c:	d901      	bls.n	403652 <pmc_enable_periph_clk+0x12>
		return 1;
  40364e:	2301      	movs	r3, #1
  403650:	e016      	b.n	403680 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  403652:	687b      	ldr	r3, [r7, #4]
  403654:	2b1f      	cmp	r3, #31
  403656:	d812      	bhi.n	40367e <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  403658:	4b0c      	ldr	r3, [pc, #48]	; (40368c <pmc_enable_periph_clk+0x4c>)
  40365a:	699a      	ldr	r2, [r3, #24]
  40365c:	687b      	ldr	r3, [r7, #4]
  40365e:	2101      	movs	r1, #1
  403660:	fa01 f303 	lsl.w	r3, r1, r3
  403664:	401a      	ands	r2, r3
  403666:	687b      	ldr	r3, [r7, #4]
  403668:	2101      	movs	r1, #1
  40366a:	fa01 f303 	lsl.w	r3, r1, r3
  40366e:	429a      	cmp	r2, r3
  403670:	d005      	beq.n	40367e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  403672:	4b06      	ldr	r3, [pc, #24]	; (40368c <pmc_enable_periph_clk+0x4c>)
  403674:	687a      	ldr	r2, [r7, #4]
  403676:	2101      	movs	r1, #1
  403678:	fa01 f202 	lsl.w	r2, r1, r2
  40367c:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40367e:	2300      	movs	r3, #0
}
  403680:	4618      	mov	r0, r3
  403682:	370c      	adds	r7, #12
  403684:	46bd      	mov	sp, r7
  403686:	f85d 7b04 	ldr.w	r7, [sp], #4
  40368a:	4770      	bx	lr
  40368c:	400e0400 	.word	0x400e0400

00403690 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  403690:	b480      	push	{r7}
  403692:	b083      	sub	sp, #12
  403694:	af00      	add	r7, sp, #0
  403696:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  403698:	687b      	ldr	r3, [r7, #4]
  40369a:	685b      	ldr	r3, [r3, #4]
  40369c:	f003 0302 	and.w	r3, r3, #2
  4036a0:	2b00      	cmp	r3, #0
  4036a2:	d001      	beq.n	4036a8 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4036a4:	2301      	movs	r3, #1
  4036a6:	e000      	b.n	4036aa <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4036a8:	2300      	movs	r3, #0
	}
}
  4036aa:	4618      	mov	r0, r3
  4036ac:	370c      	adds	r7, #12
  4036ae:	46bd      	mov	sp, r7
  4036b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4036b4:	4770      	bx	lr
  4036b6:	bf00      	nop

004036b8 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4036b8:	b580      	push	{r7, lr}
  4036ba:	b082      	sub	sp, #8
  4036bc:	af00      	add	r7, sp, #0
  4036be:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4036c0:	6878      	ldr	r0, [r7, #4]
  4036c2:	4b02      	ldr	r3, [pc, #8]	; (4036cc <sysclk_enable_peripheral_clock+0x14>)
  4036c4:	4798      	blx	r3
}
  4036c6:	3708      	adds	r7, #8
  4036c8:	46bd      	mov	sp, r7
  4036ca:	bd80      	pop	{r7, pc}
  4036cc:	00403641 	.word	0x00403641

004036d0 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4036d0:	b580      	push	{r7, lr}
  4036d2:	b082      	sub	sp, #8
  4036d4:	af00      	add	r7, sp, #0
  4036d6:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  4036d8:	2015      	movs	r0, #21
  4036da:	4b02      	ldr	r3, [pc, #8]	; (4036e4 <spi_enable_clock+0x14>)
  4036dc:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4036de:	3708      	adds	r7, #8
  4036e0:	46bd      	mov	sp, r7
  4036e2:	bd80      	pop	{r7, pc}
  4036e4:	004036b9 	.word	0x004036b9

004036e8 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4036e8:	b480      	push	{r7}
  4036ea:	b083      	sub	sp, #12
  4036ec:	af00      	add	r7, sp, #0
  4036ee:	6078      	str	r0, [r7, #4]
  4036f0:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4036f2:	687b      	ldr	r3, [r7, #4]
  4036f4:	685b      	ldr	r3, [r3, #4]
  4036f6:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  4036fa:	687b      	ldr	r3, [r7, #4]
  4036fc:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4036fe:	687b      	ldr	r3, [r7, #4]
  403700:	685a      	ldr	r2, [r3, #4]
  403702:	683b      	ldr	r3, [r7, #0]
  403704:	041b      	lsls	r3, r3, #16
  403706:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40370a:	431a      	orrs	r2, r3
  40370c:	687b      	ldr	r3, [r7, #4]
  40370e:	605a      	str	r2, [r3, #4]
}
  403710:	370c      	adds	r7, #12
  403712:	46bd      	mov	sp, r7
  403714:	f85d 7b04 	ldr.w	r7, [sp], #4
  403718:	4770      	bx	lr
  40371a:	bf00      	nop

0040371c <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  40371c:	b480      	push	{r7}
  40371e:	b083      	sub	sp, #12
  403720:	af00      	add	r7, sp, #0
  403722:	6078      	str	r0, [r7, #4]
  403724:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  403726:	687b      	ldr	r3, [r7, #4]
  403728:	685b      	ldr	r3, [r3, #4]
  40372a:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40372e:	687b      	ldr	r3, [r7, #4]
  403730:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  403732:	687b      	ldr	r3, [r7, #4]
  403734:	685a      	ldr	r2, [r3, #4]
  403736:	683b      	ldr	r3, [r7, #0]
  403738:	061b      	lsls	r3, r3, #24
  40373a:	431a      	orrs	r2, r3
  40373c:	687b      	ldr	r3, [r7, #4]
  40373e:	605a      	str	r2, [r3, #4]
}
  403740:	370c      	adds	r7, #12
  403742:	46bd      	mov	sp, r7
  403744:	f85d 7b04 	ldr.w	r7, [sp], #4
  403748:	4770      	bx	lr
  40374a:	bf00      	nop

0040374c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40374c:	b580      	push	{r7, lr}
  40374e:	b084      	sub	sp, #16
  403750:	af00      	add	r7, sp, #0
  403752:	6078      	str	r0, [r7, #4]
  403754:	8079      	strh	r1, [r7, #2]
  403756:	707a      	strb	r2, [r7, #1]
  403758:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40375a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40375e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  403760:	e006      	b.n	403770 <spi_write+0x24>
		if (!timeout--) {
  403762:	68fb      	ldr	r3, [r7, #12]
  403764:	1e5a      	subs	r2, r3, #1
  403766:	60fa      	str	r2, [r7, #12]
  403768:	2b00      	cmp	r3, #0
  40376a:	d101      	bne.n	403770 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  40376c:	2301      	movs	r3, #1
  40376e:	e020      	b.n	4037b2 <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  403770:	687b      	ldr	r3, [r7, #4]
  403772:	691b      	ldr	r3, [r3, #16]
  403774:	f003 0302 	and.w	r3, r3, #2
  403778:	2b00      	cmp	r3, #0
  40377a:	d0f2      	beq.n	403762 <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40377c:	6878      	ldr	r0, [r7, #4]
  40377e:	4b0f      	ldr	r3, [pc, #60]	; (4037bc <spi_write+0x70>)
  403780:	4798      	blx	r3
  403782:	4603      	mov	r3, r0
  403784:	2b00      	cmp	r3, #0
  403786:	d00e      	beq.n	4037a6 <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  403788:	887a      	ldrh	r2, [r7, #2]
  40378a:	787b      	ldrb	r3, [r7, #1]
  40378c:	041b      	lsls	r3, r3, #16
  40378e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  403792:	4313      	orrs	r3, r2
  403794:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  403796:	783b      	ldrb	r3, [r7, #0]
  403798:	2b00      	cmp	r3, #0
  40379a:	d006      	beq.n	4037aa <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  40379c:	68bb      	ldr	r3, [r7, #8]
  40379e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4037a2:	60bb      	str	r3, [r7, #8]
  4037a4:	e001      	b.n	4037aa <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4037a6:	887b      	ldrh	r3, [r7, #2]
  4037a8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4037aa:	687b      	ldr	r3, [r7, #4]
  4037ac:	68ba      	ldr	r2, [r7, #8]
  4037ae:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4037b0:	2300      	movs	r3, #0
  4037b2:	b25b      	sxtb	r3, r3
}
  4037b4:	4618      	mov	r0, r3
  4037b6:	3710      	adds	r7, #16
  4037b8:	46bd      	mov	sp, r7
  4037ba:	bd80      	pop	{r7, pc}
  4037bc:	00403691 	.word	0x00403691

004037c0 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4037c0:	b480      	push	{r7}
  4037c2:	b085      	sub	sp, #20
  4037c4:	af00      	add	r7, sp, #0
  4037c6:	60f8      	str	r0, [r7, #12]
  4037c8:	60b9      	str	r1, [r7, #8]
  4037ca:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4037cc:	687b      	ldr	r3, [r7, #4]
  4037ce:	2b00      	cmp	r3, #0
  4037d0:	d00c      	beq.n	4037ec <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4037d2:	68fb      	ldr	r3, [r7, #12]
  4037d4:	68ba      	ldr	r2, [r7, #8]
  4037d6:	320c      	adds	r2, #12
  4037d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4037dc:	f043 0101 	orr.w	r1, r3, #1
  4037e0:	68fb      	ldr	r3, [r7, #12]
  4037e2:	68ba      	ldr	r2, [r7, #8]
  4037e4:	320c      	adds	r2, #12
  4037e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4037ea:	e00b      	b.n	403804 <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4037ec:	68fb      	ldr	r3, [r7, #12]
  4037ee:	68ba      	ldr	r2, [r7, #8]
  4037f0:	320c      	adds	r2, #12
  4037f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4037f6:	f023 0101 	bic.w	r1, r3, #1
  4037fa:	68fb      	ldr	r3, [r7, #12]
  4037fc:	68ba      	ldr	r2, [r7, #8]
  4037fe:	320c      	adds	r2, #12
  403800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  403804:	3714      	adds	r7, #20
  403806:	46bd      	mov	sp, r7
  403808:	f85d 7b04 	ldr.w	r7, [sp], #4
  40380c:	4770      	bx	lr
  40380e:	bf00      	nop

00403810 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  403810:	b480      	push	{r7}
  403812:	b085      	sub	sp, #20
  403814:	af00      	add	r7, sp, #0
  403816:	60f8      	str	r0, [r7, #12]
  403818:	60b9      	str	r1, [r7, #8]
  40381a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40381c:	687b      	ldr	r3, [r7, #4]
  40381e:	2b00      	cmp	r3, #0
  403820:	d00c      	beq.n	40383c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  403822:	68fb      	ldr	r3, [r7, #12]
  403824:	68ba      	ldr	r2, [r7, #8]
  403826:	320c      	adds	r2, #12
  403828:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40382c:	f043 0102 	orr.w	r1, r3, #2
  403830:	68fb      	ldr	r3, [r7, #12]
  403832:	68ba      	ldr	r2, [r7, #8]
  403834:	320c      	adds	r2, #12
  403836:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40383a:	e00b      	b.n	403854 <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40383c:	68fb      	ldr	r3, [r7, #12]
  40383e:	68ba      	ldr	r2, [r7, #8]
  403840:	320c      	adds	r2, #12
  403842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403846:	f023 0102 	bic.w	r1, r3, #2
  40384a:	68fb      	ldr	r3, [r7, #12]
  40384c:	68ba      	ldr	r2, [r7, #8]
  40384e:	320c      	adds	r2, #12
  403850:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  403854:	3714      	adds	r7, #20
  403856:	46bd      	mov	sp, r7
  403858:	f85d 7b04 	ldr.w	r7, [sp], #4
  40385c:	4770      	bx	lr
  40385e:	bf00      	nop

00403860 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  403860:	b480      	push	{r7}
  403862:	b085      	sub	sp, #20
  403864:	af00      	add	r7, sp, #0
  403866:	60f8      	str	r0, [r7, #12]
  403868:	60b9      	str	r1, [r7, #8]
  40386a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40386c:	687b      	ldr	r3, [r7, #4]
  40386e:	2b04      	cmp	r3, #4
  403870:	d118      	bne.n	4038a4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  403872:	68fb      	ldr	r3, [r7, #12]
  403874:	68ba      	ldr	r2, [r7, #8]
  403876:	320c      	adds	r2, #12
  403878:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40387c:	f023 0108 	bic.w	r1, r3, #8
  403880:	68fb      	ldr	r3, [r7, #12]
  403882:	68ba      	ldr	r2, [r7, #8]
  403884:	320c      	adds	r2, #12
  403886:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40388a:	68fb      	ldr	r3, [r7, #12]
  40388c:	68ba      	ldr	r2, [r7, #8]
  40388e:	320c      	adds	r2, #12
  403890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  403894:	f043 0104 	orr.w	r1, r3, #4
  403898:	68fb      	ldr	r3, [r7, #12]
  40389a:	68ba      	ldr	r2, [r7, #8]
  40389c:	320c      	adds	r2, #12
  40389e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4038a2:	e02a      	b.n	4038fa <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4038a4:	687b      	ldr	r3, [r7, #4]
  4038a6:	2b00      	cmp	r3, #0
  4038a8:	d118      	bne.n	4038dc <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4038aa:	68fb      	ldr	r3, [r7, #12]
  4038ac:	68ba      	ldr	r2, [r7, #8]
  4038ae:	320c      	adds	r2, #12
  4038b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4038b4:	f023 0108 	bic.w	r1, r3, #8
  4038b8:	68fb      	ldr	r3, [r7, #12]
  4038ba:	68ba      	ldr	r2, [r7, #8]
  4038bc:	320c      	adds	r2, #12
  4038be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4038c2:	68fb      	ldr	r3, [r7, #12]
  4038c4:	68ba      	ldr	r2, [r7, #8]
  4038c6:	320c      	adds	r2, #12
  4038c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4038cc:	f023 0104 	bic.w	r1, r3, #4
  4038d0:	68fb      	ldr	r3, [r7, #12]
  4038d2:	68ba      	ldr	r2, [r7, #8]
  4038d4:	320c      	adds	r2, #12
  4038d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4038da:	e00e      	b.n	4038fa <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4038dc:	687b      	ldr	r3, [r7, #4]
  4038de:	2b08      	cmp	r3, #8
  4038e0:	d10b      	bne.n	4038fa <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4038e2:	68fb      	ldr	r3, [r7, #12]
  4038e4:	68ba      	ldr	r2, [r7, #8]
  4038e6:	320c      	adds	r2, #12
  4038e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4038ec:	f043 0108 	orr.w	r1, r3, #8
  4038f0:	68fb      	ldr	r3, [r7, #12]
  4038f2:	68ba      	ldr	r2, [r7, #8]
  4038f4:	320c      	adds	r2, #12
  4038f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  4038fa:	3714      	adds	r7, #20
  4038fc:	46bd      	mov	sp, r7
  4038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  403902:	4770      	bx	lr

00403904 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  403904:	b480      	push	{r7}
  403906:	b085      	sub	sp, #20
  403908:	af00      	add	r7, sp, #0
  40390a:	60f8      	str	r0, [r7, #12]
  40390c:	60b9      	str	r1, [r7, #8]
  40390e:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  403910:	68fb      	ldr	r3, [r7, #12]
  403912:	68ba      	ldr	r2, [r7, #8]
  403914:	320c      	adds	r2, #12
  403916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40391a:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  40391e:	68fb      	ldr	r3, [r7, #12]
  403920:	68ba      	ldr	r2, [r7, #8]
  403922:	320c      	adds	r2, #12
  403924:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  403928:	68fb      	ldr	r3, [r7, #12]
  40392a:	68ba      	ldr	r2, [r7, #8]
  40392c:	320c      	adds	r2, #12
  40392e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  403932:	687b      	ldr	r3, [r7, #4]
  403934:	ea42 0103 	orr.w	r1, r2, r3
  403938:	68fb      	ldr	r3, [r7, #12]
  40393a:	68ba      	ldr	r2, [r7, #8]
  40393c:	320c      	adds	r2, #12
  40393e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403942:	3714      	adds	r7, #20
  403944:	46bd      	mov	sp, r7
  403946:	f85d 7b04 	ldr.w	r7, [sp], #4
  40394a:	4770      	bx	lr

0040394c <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  40394c:	b480      	push	{r7}
  40394e:	b085      	sub	sp, #20
  403950:	af00      	add	r7, sp, #0
  403952:	6078      	str	r0, [r7, #4]
  403954:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  403956:	683a      	ldr	r2, [r7, #0]
  403958:	687b      	ldr	r3, [r7, #4]
  40395a:	4413      	add	r3, r2
  40395c:	1e5a      	subs	r2, r3, #1
  40395e:	687b      	ldr	r3, [r7, #4]
  403960:	fbb2 f3f3 	udiv	r3, r2, r3
  403964:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  403966:	68fb      	ldr	r3, [r7, #12]
  403968:	2b00      	cmp	r3, #0
  40396a:	dd02      	ble.n	403972 <spi_calc_baudrate_div+0x26>
  40396c:	68fb      	ldr	r3, [r7, #12]
  40396e:	2bff      	cmp	r3, #255	; 0xff
  403970:	dd02      	ble.n	403978 <spi_calc_baudrate_div+0x2c>
		return -1;
  403972:	f64f 73ff 	movw	r3, #65535	; 0xffff
  403976:	e001      	b.n	40397c <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  403978:	68fb      	ldr	r3, [r7, #12]
  40397a:	b29b      	uxth	r3, r3
  40397c:	b21b      	sxth	r3, r3
}
  40397e:	4618      	mov	r0, r3
  403980:	3714      	adds	r7, #20
  403982:	46bd      	mov	sp, r7
  403984:	f85d 7b04 	ldr.w	r7, [sp], #4
  403988:	4770      	bx	lr
  40398a:	bf00      	nop

0040398c <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  40398c:	b480      	push	{r7}
  40398e:	b085      	sub	sp, #20
  403990:	af00      	add	r7, sp, #0
  403992:	60f8      	str	r0, [r7, #12]
  403994:	60b9      	str	r1, [r7, #8]
  403996:	4613      	mov	r3, r2
  403998:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40399a:	68fb      	ldr	r3, [r7, #12]
  40399c:	68ba      	ldr	r2, [r7, #8]
  40399e:	320c      	adds	r2, #12
  4039a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4039a4:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  4039a8:	68fb      	ldr	r3, [r7, #12]
  4039aa:	68ba      	ldr	r2, [r7, #8]
  4039ac:	320c      	adds	r2, #12
  4039ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4039b2:	68fb      	ldr	r3, [r7, #12]
  4039b4:	68ba      	ldr	r2, [r7, #8]
  4039b6:	320c      	adds	r2, #12
  4039b8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4039bc:	79fb      	ldrb	r3, [r7, #7]
  4039be:	021b      	lsls	r3, r3, #8
  4039c0:	b29b      	uxth	r3, r3
  4039c2:	ea42 0103 	orr.w	r1, r2, r3
  4039c6:	68fb      	ldr	r3, [r7, #12]
  4039c8:	68ba      	ldr	r2, [r7, #8]
  4039ca:	320c      	adds	r2, #12
  4039cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4039d0:	3714      	adds	r7, #20
  4039d2:	46bd      	mov	sp, r7
  4039d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4039d8:	4770      	bx	lr
  4039da:	bf00      	nop

004039dc <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4039dc:	b480      	push	{r7}
  4039de:	b085      	sub	sp, #20
  4039e0:	af00      	add	r7, sp, #0
  4039e2:	60f8      	str	r0, [r7, #12]
  4039e4:	60b9      	str	r1, [r7, #8]
  4039e6:	71fa      	strb	r2, [r7, #7]
  4039e8:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4039ea:	68fb      	ldr	r3, [r7, #12]
  4039ec:	68ba      	ldr	r2, [r7, #8]
  4039ee:	320c      	adds	r2, #12
  4039f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4039f4:	b299      	uxth	r1, r3
  4039f6:	68fb      	ldr	r3, [r7, #12]
  4039f8:	68ba      	ldr	r2, [r7, #8]
  4039fa:	320c      	adds	r2, #12
  4039fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  403a00:	68fb      	ldr	r3, [r7, #12]
  403a02:	68ba      	ldr	r2, [r7, #8]
  403a04:	320c      	adds	r2, #12
  403a06:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  403a0a:	79fb      	ldrb	r3, [r7, #7]
  403a0c:	041b      	lsls	r3, r3, #16
  403a0e:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  403a12:	79bb      	ldrb	r3, [r7, #6]
  403a14:	061b      	lsls	r3, r3, #24
  403a16:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  403a18:	ea42 0103 	orr.w	r1, r2, r3
  403a1c:	68fb      	ldr	r3, [r7, #12]
  403a1e:	68ba      	ldr	r2, [r7, #8]
  403a20:	320c      	adds	r2, #12
  403a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  403a26:	3714      	adds	r7, #20
  403a28:	46bd      	mov	sp, r7
  403a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a2e:	4770      	bx	lr

00403a30 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  403a30:	b480      	push	{r7}
  403a32:	b083      	sub	sp, #12
  403a34:	af00      	add	r7, sp, #0
  403a36:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  403a38:	687b      	ldr	r3, [r7, #4]
  403a3a:	2208      	movs	r2, #8
  403a3c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  403a3e:	687b      	ldr	r3, [r7, #4]
  403a40:	2220      	movs	r2, #32
  403a42:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  403a44:	687b      	ldr	r3, [r7, #4]
  403a46:	2204      	movs	r2, #4
  403a48:	601a      	str	r2, [r3, #0]
}
  403a4a:	370c      	adds	r7, #12
  403a4c:	46bd      	mov	sp, r7
  403a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403a52:	4770      	bx	lr

00403a54 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  403a54:	b480      	push	{r7}
  403a56:	b087      	sub	sp, #28
  403a58:	af00      	add	r7, sp, #0
  403a5a:	60f8      	str	r0, [r7, #12]
  403a5c:	60b9      	str	r1, [r7, #8]
  403a5e:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  403a60:	2300      	movs	r3, #0
  403a62:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  403a64:	68ba      	ldr	r2, [r7, #8]
  403a66:	4b16      	ldr	r3, [pc, #88]	; (403ac0 <twi_set_speed+0x6c>)
  403a68:	429a      	cmp	r2, r3
  403a6a:	d901      	bls.n	403a70 <twi_set_speed+0x1c>
		return FAIL;
  403a6c:	2301      	movs	r3, #1
  403a6e:	e021      	b.n	403ab4 <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  403a70:	68bb      	ldr	r3, [r7, #8]
  403a72:	005b      	lsls	r3, r3, #1
  403a74:	687a      	ldr	r2, [r7, #4]
  403a76:	fbb2 f3f3 	udiv	r3, r2, r3
  403a7a:	3b04      	subs	r3, #4
  403a7c:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  403a7e:	e005      	b.n	403a8c <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  403a80:	697b      	ldr	r3, [r7, #20]
  403a82:	3301      	adds	r3, #1
  403a84:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  403a86:	693b      	ldr	r3, [r7, #16]
  403a88:	085b      	lsrs	r3, r3, #1
  403a8a:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  403a8c:	693b      	ldr	r3, [r7, #16]
  403a8e:	2bff      	cmp	r3, #255	; 0xff
  403a90:	d902      	bls.n	403a98 <twi_set_speed+0x44>
  403a92:	697b      	ldr	r3, [r7, #20]
  403a94:	2b06      	cmp	r3, #6
  403a96:	d9f3      	bls.n	403a80 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  403a98:	693b      	ldr	r3, [r7, #16]
  403a9a:	b2da      	uxtb	r2, r3
  403a9c:	693b      	ldr	r3, [r7, #16]
  403a9e:	021b      	lsls	r3, r3, #8
  403aa0:	b29b      	uxth	r3, r3
  403aa2:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  403aa4:	697b      	ldr	r3, [r7, #20]
  403aa6:	041b      	lsls	r3, r3, #16
  403aa8:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  403aac:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  403aae:	68fb      	ldr	r3, [r7, #12]
  403ab0:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  403ab2:	2300      	movs	r3, #0
}
  403ab4:	4618      	mov	r0, r3
  403ab6:	371c      	adds	r7, #28
  403ab8:	46bd      	mov	sp, r7
  403aba:	f85d 7b04 	ldr.w	r7, [sp], #4
  403abe:	4770      	bx	lr
  403ac0:	00061a80 	.word	0x00061a80

00403ac4 <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  403ac4:	b480      	push	{r7}
  403ac6:	b083      	sub	sp, #12
  403ac8:	af00      	add	r7, sp, #0
  403aca:	6078      	str	r0, [r7, #4]
  403acc:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  403ace:	687b      	ldr	r3, [r7, #4]
  403ad0:	683a      	ldr	r2, [r7, #0]
  403ad2:	625a      	str	r2, [r3, #36]	; 0x24
}
  403ad4:	370c      	adds	r7, #12
  403ad6:	46bd      	mov	sp, r7
  403ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403adc:	4770      	bx	lr
  403ade:	bf00      	nop

00403ae0 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  403ae0:	b480      	push	{r7}
  403ae2:	b083      	sub	sp, #12
  403ae4:	af00      	add	r7, sp, #0
  403ae6:	6078      	str	r0, [r7, #4]
  403ae8:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  403aea:	687b      	ldr	r3, [r7, #4]
  403aec:	683a      	ldr	r2, [r7, #0]
  403aee:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  403af0:	687b      	ldr	r3, [r7, #4]
  403af2:	6a1b      	ldr	r3, [r3, #32]
}
  403af4:	370c      	adds	r7, #12
  403af6:	46bd      	mov	sp, r7
  403af8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403afc:	4770      	bx	lr
  403afe:	bf00      	nop

00403b00 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  403b00:	b480      	push	{r7}
  403b02:	b083      	sub	sp, #12
  403b04:	af00      	add	r7, sp, #0
  403b06:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  403b08:	687b      	ldr	r3, [r7, #4]
  403b0a:	6a1b      	ldr	r3, [r3, #32]
}
  403b0c:	4618      	mov	r0, r3
  403b0e:	370c      	adds	r7, #12
  403b10:	46bd      	mov	sp, r7
  403b12:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b16:	4770      	bx	lr

00403b18 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  403b18:	b480      	push	{r7}
  403b1a:	b083      	sub	sp, #12
  403b1c:	af00      	add	r7, sp, #0
  403b1e:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  403b20:	687b      	ldr	r3, [r7, #4]
  403b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  403b24:	4618      	mov	r0, r3
  403b26:	370c      	adds	r7, #12
  403b28:	46bd      	mov	sp, r7
  403b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b2e:	4770      	bx	lr

00403b30 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  403b30:	b480      	push	{r7}
  403b32:	b083      	sub	sp, #12
  403b34:	af00      	add	r7, sp, #0
  403b36:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  403b38:	687b      	ldr	r3, [r7, #4]
  403b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403b3c:	b2db      	uxtb	r3, r3
}
  403b3e:	4618      	mov	r0, r3
  403b40:	370c      	adds	r7, #12
  403b42:	46bd      	mov	sp, r7
  403b44:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b48:	4770      	bx	lr
  403b4a:	bf00      	nop

00403b4c <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  403b4c:	b480      	push	{r7}
  403b4e:	b083      	sub	sp, #12
  403b50:	af00      	add	r7, sp, #0
  403b52:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  403b54:	687b      	ldr	r3, [r7, #4]
  403b56:	2280      	movs	r2, #128	; 0x80
  403b58:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  403b5a:	687b      	ldr	r3, [r7, #4]
  403b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  403b5e:	370c      	adds	r7, #12
  403b60:	46bd      	mov	sp, r7
  403b62:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b66:	4770      	bx	lr

00403b68 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  403b68:	b480      	push	{r7}
  403b6a:	b085      	sub	sp, #20
  403b6c:	af00      	add	r7, sp, #0
  403b6e:	6078      	str	r0, [r7, #4]
  403b70:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  403b72:	2300      	movs	r3, #0
  403b74:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  403b76:	687b      	ldr	r3, [r7, #4]
  403b78:	22ac      	movs	r2, #172	; 0xac
  403b7a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  403b7c:	683b      	ldr	r3, [r7, #0]
  403b7e:	681a      	ldr	r2, [r3, #0]
  403b80:	683b      	ldr	r3, [r7, #0]
  403b82:	685b      	ldr	r3, [r3, #4]
  403b84:	fbb2 f3f3 	udiv	r3, r2, r3
  403b88:	091b      	lsrs	r3, r3, #4
  403b8a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  403b8c:	68fb      	ldr	r3, [r7, #12]
  403b8e:	2b00      	cmp	r3, #0
  403b90:	d003      	beq.n	403b9a <uart_init+0x32>
  403b92:	68fb      	ldr	r3, [r7, #12]
  403b94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403b98:	d301      	bcc.n	403b9e <uart_init+0x36>
		return 1;
  403b9a:	2301      	movs	r3, #1
  403b9c:	e00f      	b.n	403bbe <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  403b9e:	687b      	ldr	r3, [r7, #4]
  403ba0:	68fa      	ldr	r2, [r7, #12]
  403ba2:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  403ba4:	683b      	ldr	r3, [r7, #0]
  403ba6:	689a      	ldr	r2, [r3, #8]
  403ba8:	687b      	ldr	r3, [r7, #4]
  403baa:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  403bac:	687b      	ldr	r3, [r7, #4]
  403bae:	f240 2202 	movw	r2, #514	; 0x202
  403bb2:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  403bb6:	687b      	ldr	r3, [r7, #4]
  403bb8:	2250      	movs	r2, #80	; 0x50
  403bba:	601a      	str	r2, [r3, #0]

	return 0;
  403bbc:	2300      	movs	r3, #0
}
  403bbe:	4618      	mov	r0, r3
  403bc0:	3714      	adds	r7, #20
  403bc2:	46bd      	mov	sp, r7
  403bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bc8:	4770      	bx	lr
  403bca:	bf00      	nop

00403bcc <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  403bcc:	b480      	push	{r7}
  403bce:	b083      	sub	sp, #12
  403bd0:	af00      	add	r7, sp, #0
  403bd2:	6078      	str	r0, [r7, #4]
  403bd4:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  403bd6:	687b      	ldr	r3, [r7, #4]
  403bd8:	683a      	ldr	r2, [r7, #0]
  403bda:	609a      	str	r2, [r3, #8]
}
  403bdc:	370c      	adds	r7, #12
  403bde:	46bd      	mov	sp, r7
  403be0:	f85d 7b04 	ldr.w	r7, [sp], #4
  403be4:	4770      	bx	lr
  403be6:	bf00      	nop

00403be8 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  403be8:	b480      	push	{r7}
  403bea:	b083      	sub	sp, #12
  403bec:	af00      	add	r7, sp, #0
  403bee:	6078      	str	r0, [r7, #4]
  403bf0:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  403bf2:	687b      	ldr	r3, [r7, #4]
  403bf4:	683a      	ldr	r2, [r7, #0]
  403bf6:	60da      	str	r2, [r3, #12]
}
  403bf8:	370c      	adds	r7, #12
  403bfa:	46bd      	mov	sp, r7
  403bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c00:	4770      	bx	lr
  403c02:	bf00      	nop

00403c04 <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  403c04:	b480      	push	{r7}
  403c06:	b083      	sub	sp, #12
  403c08:	af00      	add	r7, sp, #0
  403c0a:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  403c0c:	687b      	ldr	r3, [r7, #4]
  403c0e:	691b      	ldr	r3, [r3, #16]
}
  403c10:	4618      	mov	r0, r3
  403c12:	370c      	adds	r7, #12
  403c14:	46bd      	mov	sp, r7
  403c16:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c1a:	4770      	bx	lr

00403c1c <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  403c1c:	b480      	push	{r7}
  403c1e:	b083      	sub	sp, #12
  403c20:	af00      	add	r7, sp, #0
  403c22:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  403c24:	687b      	ldr	r3, [r7, #4]
  403c26:	695b      	ldr	r3, [r3, #20]
}
  403c28:	4618      	mov	r0, r3
  403c2a:	370c      	adds	r7, #12
  403c2c:	46bd      	mov	sp, r7
  403c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c32:	4770      	bx	lr

00403c34 <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  403c34:	b480      	push	{r7}
  403c36:	b083      	sub	sp, #12
  403c38:	af00      	add	r7, sp, #0
  403c3a:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  403c3c:	687b      	ldr	r3, [r7, #4]
  403c3e:	f44f 7280 	mov.w	r2, #256	; 0x100
  403c42:	601a      	str	r2, [r3, #0]
}
  403c44:	370c      	adds	r7, #12
  403c46:	46bd      	mov	sp, r7
  403c48:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c4c:	4770      	bx	lr
  403c4e:	bf00      	nop

00403c50 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  403c50:	b480      	push	{r7}
  403c52:	b083      	sub	sp, #12
  403c54:	af00      	add	r7, sp, #0
  403c56:	6078      	str	r0, [r7, #4]
  403c58:	460b      	mov	r3, r1
  403c5a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  403c5c:	687b      	ldr	r3, [r7, #4]
  403c5e:	695b      	ldr	r3, [r3, #20]
  403c60:	f003 0302 	and.w	r3, r3, #2
  403c64:	2b00      	cmp	r3, #0
  403c66:	d101      	bne.n	403c6c <uart_write+0x1c>
		return 1;
  403c68:	2301      	movs	r3, #1
  403c6a:	e003      	b.n	403c74 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  403c6c:	78fa      	ldrb	r2, [r7, #3]
  403c6e:	687b      	ldr	r3, [r7, #4]
  403c70:	61da      	str	r2, [r3, #28]
	return 0;
  403c72:	2300      	movs	r3, #0
}
  403c74:	4618      	mov	r0, r3
  403c76:	370c      	adds	r7, #12
  403c78:	46bd      	mov	sp, r7
  403c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403c7e:	4770      	bx	lr

00403c80 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  403c80:	b480      	push	{r7}
  403c82:	b083      	sub	sp, #12
  403c84:	af00      	add	r7, sp, #0
  403c86:	6078      	str	r0, [r7, #4]
  403c88:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  403c8a:	687b      	ldr	r3, [r7, #4]
  403c8c:	695b      	ldr	r3, [r3, #20]
  403c8e:	f003 0301 	and.w	r3, r3, #1
  403c92:	2b00      	cmp	r3, #0
  403c94:	d101      	bne.n	403c9a <uart_read+0x1a>
		return 1;
  403c96:	2301      	movs	r3, #1
  403c98:	e005      	b.n	403ca6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  403c9a:	687b      	ldr	r3, [r7, #4]
  403c9c:	699b      	ldr	r3, [r3, #24]
  403c9e:	b2da      	uxtb	r2, r3
  403ca0:	683b      	ldr	r3, [r7, #0]
  403ca2:	701a      	strb	r2, [r3, #0]
	return 0;
  403ca4:	2300      	movs	r3, #0
}
  403ca6:	4618      	mov	r0, r3
  403ca8:	370c      	adds	r7, #12
  403caa:	46bd      	mov	sp, r7
  403cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  403cb0:	4770      	bx	lr
  403cb2:	bf00      	nop

00403cb4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  403cb4:	b480      	push	{r7}
  403cb6:	b089      	sub	sp, #36	; 0x24
  403cb8:	af00      	add	r7, sp, #0
  403cba:	60f8      	str	r0, [r7, #12]
  403cbc:	60b9      	str	r1, [r7, #8]
  403cbe:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  403cc0:	68bb      	ldr	r3, [r7, #8]
  403cc2:	011a      	lsls	r2, r3, #4
  403cc4:	687b      	ldr	r3, [r7, #4]
  403cc6:	429a      	cmp	r2, r3
  403cc8:	d802      	bhi.n	403cd0 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  403cca:	2310      	movs	r3, #16
  403ccc:	61fb      	str	r3, [r7, #28]
  403cce:	e001      	b.n	403cd4 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  403cd0:	2308      	movs	r3, #8
  403cd2:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  403cd4:	687b      	ldr	r3, [r7, #4]
  403cd6:	00da      	lsls	r2, r3, #3
  403cd8:	69fb      	ldr	r3, [r7, #28]
  403cda:	68b9      	ldr	r1, [r7, #8]
  403cdc:	fb01 f303 	mul.w	r3, r1, r3
  403ce0:	085b      	lsrs	r3, r3, #1
  403ce2:	441a      	add	r2, r3
  403ce4:	69fb      	ldr	r3, [r7, #28]
  403ce6:	68b9      	ldr	r1, [r7, #8]
  403ce8:	fb01 f303 	mul.w	r3, r1, r3
  403cec:	fbb2 f3f3 	udiv	r3, r2, r3
  403cf0:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  403cf2:	69bb      	ldr	r3, [r7, #24]
  403cf4:	08db      	lsrs	r3, r3, #3
  403cf6:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  403cf8:	69bb      	ldr	r3, [r7, #24]
  403cfa:	f003 0307 	and.w	r3, r3, #7
  403cfe:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  403d00:	697b      	ldr	r3, [r7, #20]
  403d02:	2b00      	cmp	r3, #0
  403d04:	d003      	beq.n	403d0e <usart_set_async_baudrate+0x5a>
  403d06:	697b      	ldr	r3, [r7, #20]
  403d08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  403d0c:	d301      	bcc.n	403d12 <usart_set_async_baudrate+0x5e>
		return 1;
  403d0e:	2301      	movs	r3, #1
  403d10:	e00f      	b.n	403d32 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  403d12:	69fb      	ldr	r3, [r7, #28]
  403d14:	2b08      	cmp	r3, #8
  403d16:	d105      	bne.n	403d24 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  403d18:	68fb      	ldr	r3, [r7, #12]
  403d1a:	685b      	ldr	r3, [r3, #4]
  403d1c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  403d20:	68fb      	ldr	r3, [r7, #12]
  403d22:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  403d24:	693b      	ldr	r3, [r7, #16]
  403d26:	041a      	lsls	r2, r3, #16
  403d28:	697b      	ldr	r3, [r7, #20]
  403d2a:	431a      	orrs	r2, r3
  403d2c:	68fb      	ldr	r3, [r7, #12]
  403d2e:	621a      	str	r2, [r3, #32]

	return 0;
  403d30:	2300      	movs	r3, #0
}
  403d32:	4618      	mov	r0, r3
  403d34:	3724      	adds	r7, #36	; 0x24
  403d36:	46bd      	mov	sp, r7
  403d38:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d3c:	4770      	bx	lr
  403d3e:	bf00      	nop

00403d40 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  403d40:	b580      	push	{r7, lr}
  403d42:	b082      	sub	sp, #8
  403d44:	af00      	add	r7, sp, #0
  403d46:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  403d48:	6878      	ldr	r0, [r7, #4]
  403d4a:	4b0d      	ldr	r3, [pc, #52]	; (403d80 <usart_reset+0x40>)
  403d4c:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  403d4e:	687b      	ldr	r3, [r7, #4]
  403d50:	2200      	movs	r2, #0
  403d52:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  403d54:	687b      	ldr	r3, [r7, #4]
  403d56:	2200      	movs	r2, #0
  403d58:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  403d5a:	687b      	ldr	r3, [r7, #4]
  403d5c:	2200      	movs	r2, #0
  403d5e:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  403d60:	6878      	ldr	r0, [r7, #4]
  403d62:	4b08      	ldr	r3, [pc, #32]	; (403d84 <usart_reset+0x44>)
  403d64:	4798      	blx	r3
	usart_reset_rx(p_usart);
  403d66:	6878      	ldr	r0, [r7, #4]
  403d68:	4b07      	ldr	r3, [pc, #28]	; (403d88 <usart_reset+0x48>)
  403d6a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  403d6c:	6878      	ldr	r0, [r7, #4]
  403d6e:	4b07      	ldr	r3, [pc, #28]	; (403d8c <usart_reset+0x4c>)
  403d70:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  403d72:	6878      	ldr	r0, [r7, #4]
  403d74:	4b06      	ldr	r3, [pc, #24]	; (403d90 <usart_reset+0x50>)
  403d76:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  403d78:	3708      	adds	r7, #8
  403d7a:	46bd      	mov	sp, r7
  403d7c:	bd80      	pop	{r7, pc}
  403d7e:	bf00      	nop
  403d80:	00403f19 	.word	0x00403f19
  403d84:	00403e31 	.word	0x00403e31
  403d88:	00403e61 	.word	0x00403e61
  403d8c:	00403e79 	.word	0x00403e79
  403d90:	00403e95 	.word	0x00403e95

00403d94 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  403d94:	b580      	push	{r7, lr}
  403d96:	b084      	sub	sp, #16
  403d98:	af00      	add	r7, sp, #0
  403d9a:	60f8      	str	r0, [r7, #12]
  403d9c:	60b9      	str	r1, [r7, #8]
  403d9e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  403da0:	68f8      	ldr	r0, [r7, #12]
  403da2:	4b1a      	ldr	r3, [pc, #104]	; (403e0c <usart_init_rs232+0x78>)
  403da4:	4798      	blx	r3

	ul_reg_val = 0;
  403da6:	4b1a      	ldr	r3, [pc, #104]	; (403e10 <usart_init_rs232+0x7c>)
  403da8:	2200      	movs	r2, #0
  403daa:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  403dac:	68bb      	ldr	r3, [r7, #8]
  403dae:	2b00      	cmp	r3, #0
  403db0:	d009      	beq.n	403dc6 <usart_init_rs232+0x32>
  403db2:	68bb      	ldr	r3, [r7, #8]
  403db4:	681b      	ldr	r3, [r3, #0]
  403db6:	68f8      	ldr	r0, [r7, #12]
  403db8:	4619      	mov	r1, r3
  403dba:	687a      	ldr	r2, [r7, #4]
  403dbc:	4b15      	ldr	r3, [pc, #84]	; (403e14 <usart_init_rs232+0x80>)
  403dbe:	4798      	blx	r3
  403dc0:	4603      	mov	r3, r0
  403dc2:	2b00      	cmp	r3, #0
  403dc4:	d001      	beq.n	403dca <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  403dc6:	2301      	movs	r3, #1
  403dc8:	e01b      	b.n	403e02 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403dca:	68bb      	ldr	r3, [r7, #8]
  403dcc:	685a      	ldr	r2, [r3, #4]
  403dce:	68bb      	ldr	r3, [r7, #8]
  403dd0:	689b      	ldr	r3, [r3, #8]
  403dd2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403dd4:	68bb      	ldr	r3, [r7, #8]
  403dd6:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403dd8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  403dda:	68bb      	ldr	r3, [r7, #8]
  403ddc:	68db      	ldr	r3, [r3, #12]
  403dde:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  403de0:	4b0b      	ldr	r3, [pc, #44]	; (403e10 <usart_init_rs232+0x7c>)
  403de2:	681b      	ldr	r3, [r3, #0]
  403de4:	431a      	orrs	r2, r3
  403de6:	4b0a      	ldr	r3, [pc, #40]	; (403e10 <usart_init_rs232+0x7c>)
  403de8:	601a      	str	r2, [r3, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  403dea:	4b09      	ldr	r3, [pc, #36]	; (403e10 <usart_init_rs232+0x7c>)
  403dec:	681a      	ldr	r2, [r3, #0]
  403dee:	4b08      	ldr	r3, [pc, #32]	; (403e10 <usart_init_rs232+0x7c>)
  403df0:	601a      	str	r2, [r3, #0]

	p_usart->US_MR |= ul_reg_val;
  403df2:	68fb      	ldr	r3, [r7, #12]
  403df4:	685a      	ldr	r2, [r3, #4]
  403df6:	4b06      	ldr	r3, [pc, #24]	; (403e10 <usart_init_rs232+0x7c>)
  403df8:	681b      	ldr	r3, [r3, #0]
  403dfa:	431a      	orrs	r2, r3
  403dfc:	68fb      	ldr	r3, [r7, #12]
  403dfe:	605a      	str	r2, [r3, #4]

	return 0;
  403e00:	2300      	movs	r3, #0
}
  403e02:	4618      	mov	r0, r3
  403e04:	3710      	adds	r7, #16
  403e06:	46bd      	mov	sp, r7
  403e08:	bd80      	pop	{r7, pc}
  403e0a:	bf00      	nop
  403e0c:	00403d41 	.word	0x00403d41
  403e10:	20000c04 	.word	0x20000c04
  403e14:	00403cb5 	.word	0x00403cb5

00403e18 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  403e18:	b480      	push	{r7}
  403e1a:	b083      	sub	sp, #12
  403e1c:	af00      	add	r7, sp, #0
  403e1e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  403e20:	687b      	ldr	r3, [r7, #4]
  403e22:	2240      	movs	r2, #64	; 0x40
  403e24:	601a      	str	r2, [r3, #0]
}
  403e26:	370c      	adds	r7, #12
  403e28:	46bd      	mov	sp, r7
  403e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e2e:	4770      	bx	lr

00403e30 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  403e30:	b480      	push	{r7}
  403e32:	b083      	sub	sp, #12
  403e34:	af00      	add	r7, sp, #0
  403e36:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  403e38:	687b      	ldr	r3, [r7, #4]
  403e3a:	2288      	movs	r2, #136	; 0x88
  403e3c:	601a      	str	r2, [r3, #0]
}
  403e3e:	370c      	adds	r7, #12
  403e40:	46bd      	mov	sp, r7
  403e42:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e46:	4770      	bx	lr

00403e48 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  403e48:	b480      	push	{r7}
  403e4a:	b083      	sub	sp, #12
  403e4c:	af00      	add	r7, sp, #0
  403e4e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  403e50:	687b      	ldr	r3, [r7, #4]
  403e52:	2210      	movs	r2, #16
  403e54:	601a      	str	r2, [r3, #0]
}
  403e56:	370c      	adds	r7, #12
  403e58:	46bd      	mov	sp, r7
  403e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e5e:	4770      	bx	lr

00403e60 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  403e60:	b480      	push	{r7}
  403e62:	b083      	sub	sp, #12
  403e64:	af00      	add	r7, sp, #0
  403e66:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  403e68:	687b      	ldr	r3, [r7, #4]
  403e6a:	2224      	movs	r2, #36	; 0x24
  403e6c:	601a      	str	r2, [r3, #0]
}
  403e6e:	370c      	adds	r7, #12
  403e70:	46bd      	mov	sp, r7
  403e72:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e76:	4770      	bx	lr

00403e78 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  403e78:	b480      	push	{r7}
  403e7a:	b083      	sub	sp, #12
  403e7c:	af00      	add	r7, sp, #0
  403e7e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  403e80:	687b      	ldr	r3, [r7, #4]
  403e82:	f44f 7280 	mov.w	r2, #256	; 0x100
  403e86:	601a      	str	r2, [r3, #0]
}
  403e88:	370c      	adds	r7, #12
  403e8a:	46bd      	mov	sp, r7
  403e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e90:	4770      	bx	lr
  403e92:	bf00      	nop

00403e94 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  403e94:	b480      	push	{r7}
  403e96:	b083      	sub	sp, #12
  403e98:	af00      	add	r7, sp, #0
  403e9a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  403e9c:	687b      	ldr	r3, [r7, #4]
  403e9e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  403ea2:	601a      	str	r2, [r3, #0]
}
  403ea4:	370c      	adds	r7, #12
  403ea6:	46bd      	mov	sp, r7
  403ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403eac:	4770      	bx	lr
  403eae:	bf00      	nop

00403eb0 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  403eb0:	b480      	push	{r7}
  403eb2:	b083      	sub	sp, #12
  403eb4:	af00      	add	r7, sp, #0
  403eb6:	6078      	str	r0, [r7, #4]
  403eb8:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  403eba:	687b      	ldr	r3, [r7, #4]
  403ebc:	695b      	ldr	r3, [r3, #20]
  403ebe:	f003 0302 	and.w	r3, r3, #2
  403ec2:	2b00      	cmp	r3, #0
  403ec4:	d101      	bne.n	403eca <usart_write+0x1a>
		return 1;
  403ec6:	2301      	movs	r3, #1
  403ec8:	e005      	b.n	403ed6 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  403eca:	683b      	ldr	r3, [r7, #0]
  403ecc:	f3c3 0208 	ubfx	r2, r3, #0, #9
  403ed0:	687b      	ldr	r3, [r7, #4]
  403ed2:	61da      	str	r2, [r3, #28]
	return 0;
  403ed4:	2300      	movs	r3, #0
}
  403ed6:	4618      	mov	r0, r3
  403ed8:	370c      	adds	r7, #12
  403eda:	46bd      	mov	sp, r7
  403edc:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ee0:	4770      	bx	lr
  403ee2:	bf00      	nop

00403ee4 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  403ee4:	b480      	push	{r7}
  403ee6:	b083      	sub	sp, #12
  403ee8:	af00      	add	r7, sp, #0
  403eea:	6078      	str	r0, [r7, #4]
  403eec:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  403eee:	687b      	ldr	r3, [r7, #4]
  403ef0:	695b      	ldr	r3, [r3, #20]
  403ef2:	f003 0301 	and.w	r3, r3, #1
  403ef6:	2b00      	cmp	r3, #0
  403ef8:	d101      	bne.n	403efe <usart_read+0x1a>
		return 1;
  403efa:	2301      	movs	r3, #1
  403efc:	e006      	b.n	403f0c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  403efe:	687b      	ldr	r3, [r7, #4]
  403f00:	699b      	ldr	r3, [r3, #24]
  403f02:	f3c3 0208 	ubfx	r2, r3, #0, #9
  403f06:	683b      	ldr	r3, [r7, #0]
  403f08:	601a      	str	r2, [r3, #0]

	return 0;
  403f0a:	2300      	movs	r3, #0
}
  403f0c:	4618      	mov	r0, r3
  403f0e:	370c      	adds	r7, #12
  403f10:	46bd      	mov	sp, r7
  403f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f16:	4770      	bx	lr

00403f18 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  403f18:	b480      	push	{r7}
  403f1a:	b083      	sub	sp, #12
  403f1c:	af00      	add	r7, sp, #0
  403f1e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  403f20:	687b      	ldr	r3, [r7, #4]
  403f22:	4a04      	ldr	r2, [pc, #16]	; (403f34 <usart_disable_writeprotect+0x1c>)
  403f24:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  403f28:	370c      	adds	r7, #12
  403f2a:	46bd      	mov	sp, r7
  403f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403f30:	4770      	bx	lr
  403f32:	bf00      	nop
  403f34:	55534100 	.word	0x55534100

00403f38 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  403f38:	b480      	push	{r7}
  403f3a:	af00      	add	r7, sp, #0
	while (1) {
	}
  403f3c:	e7fe      	b.n	403f3c <Dummy_Handler+0x4>
  403f3e:	bf00      	nop

00403f40 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  403f40:	b580      	push	{r7, lr}
  403f42:	b082      	sub	sp, #8
  403f44:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  403f46:	4b1e      	ldr	r3, [pc, #120]	; (403fc0 <Reset_Handler+0x80>)
  403f48:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  403f4a:	4b1e      	ldr	r3, [pc, #120]	; (403fc4 <Reset_Handler+0x84>)
  403f4c:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  403f4e:	687a      	ldr	r2, [r7, #4]
  403f50:	683b      	ldr	r3, [r7, #0]
  403f52:	429a      	cmp	r2, r3
  403f54:	d00c      	beq.n	403f70 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  403f56:	e007      	b.n	403f68 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  403f58:	683b      	ldr	r3, [r7, #0]
  403f5a:	1d1a      	adds	r2, r3, #4
  403f5c:	603a      	str	r2, [r7, #0]
  403f5e:	687a      	ldr	r2, [r7, #4]
  403f60:	1d11      	adds	r1, r2, #4
  403f62:	6079      	str	r1, [r7, #4]
  403f64:	6812      	ldr	r2, [r2, #0]
  403f66:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  403f68:	683a      	ldr	r2, [r7, #0]
  403f6a:	4b17      	ldr	r3, [pc, #92]	; (403fc8 <Reset_Handler+0x88>)
  403f6c:	429a      	cmp	r2, r3
  403f6e:	d3f3      	bcc.n	403f58 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403f70:	4b16      	ldr	r3, [pc, #88]	; (403fcc <Reset_Handler+0x8c>)
  403f72:	603b      	str	r3, [r7, #0]
  403f74:	e004      	b.n	403f80 <Reset_Handler+0x40>
		*pDest++ = 0;
  403f76:	683b      	ldr	r3, [r7, #0]
  403f78:	1d1a      	adds	r2, r3, #4
  403f7a:	603a      	str	r2, [r7, #0]
  403f7c:	2200      	movs	r2, #0
  403f7e:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  403f80:	683a      	ldr	r2, [r7, #0]
  403f82:	4b13      	ldr	r3, [pc, #76]	; (403fd0 <Reset_Handler+0x90>)
  403f84:	429a      	cmp	r2, r3
  403f86:	d3f6      	bcc.n	403f76 <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  403f88:	4b12      	ldr	r3, [pc, #72]	; (403fd4 <Reset_Handler+0x94>)
  403f8a:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403f8c:	4a12      	ldr	r2, [pc, #72]	; (403fd8 <Reset_Handler+0x98>)
  403f8e:	687b      	ldr	r3, [r7, #4]
  403f90:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  403f94:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403f98:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  403f9a:	687b      	ldr	r3, [r7, #4]
  403f9c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403fa0:	d309      	bcc.n	403fb6 <Reset_Handler+0x76>
  403fa2:	687a      	ldr	r2, [r7, #4]
  403fa4:	4b0d      	ldr	r3, [pc, #52]	; (403fdc <Reset_Handler+0x9c>)
  403fa6:	429a      	cmp	r2, r3
  403fa8:	d805      	bhi.n	403fb6 <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  403faa:	4b0b      	ldr	r3, [pc, #44]	; (403fd8 <Reset_Handler+0x98>)
  403fac:	4a0a      	ldr	r2, [pc, #40]	; (403fd8 <Reset_Handler+0x98>)
  403fae:	6892      	ldr	r2, [r2, #8]
  403fb0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  403fb4:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  403fb6:	4b0a      	ldr	r3, [pc, #40]	; (403fe0 <Reset_Handler+0xa0>)
  403fb8:	4798      	blx	r3

	/* Branch to main function */
	main();
  403fba:	4b0a      	ldr	r3, [pc, #40]	; (403fe4 <Reset_Handler+0xa4>)
  403fbc:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  403fbe:	e7fe      	b.n	403fbe <Reset_Handler+0x7e>
  403fc0:	004101f8 	.word	0x004101f8
  403fc4:	20000000 	.word	0x20000000
  403fc8:	200009d4 	.word	0x200009d4
  403fcc:	200009d8 	.word	0x200009d8
  403fd0:	20004024 	.word	0x20004024
  403fd4:	00400000 	.word	0x00400000
  403fd8:	e000ed00 	.word	0xe000ed00
  403fdc:	20005fff 	.word	0x20005fff
  403fe0:	004080f1 	.word	0x004080f1
  403fe4:	004072bd 	.word	0x004072bd

00403fe8 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  403fe8:	b480      	push	{r7}
  403fea:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  403fec:	4b4e      	ldr	r3, [pc, #312]	; (404128 <SystemCoreClockUpdate+0x140>)
  403fee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403ff0:	f003 0303 	and.w	r3, r3, #3
  403ff4:	2b01      	cmp	r3, #1
  403ff6:	d014      	beq.n	404022 <SystemCoreClockUpdate+0x3a>
  403ff8:	2b01      	cmp	r3, #1
  403ffa:	d302      	bcc.n	404002 <SystemCoreClockUpdate+0x1a>
  403ffc:	2b02      	cmp	r3, #2
  403ffe:	d038      	beq.n	404072 <SystemCoreClockUpdate+0x8a>
  404000:	e074      	b.n	4040ec <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  404002:	4b4a      	ldr	r3, [pc, #296]	; (40412c <SystemCoreClockUpdate+0x144>)
  404004:	695b      	ldr	r3, [r3, #20]
  404006:	f003 0380 	and.w	r3, r3, #128	; 0x80
  40400a:	2b00      	cmp	r3, #0
  40400c:	d004      	beq.n	404018 <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40400e:	4b48      	ldr	r3, [pc, #288]	; (404130 <SystemCoreClockUpdate+0x148>)
  404010:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  404014:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  404016:	e069      	b.n	4040ec <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  404018:	4b45      	ldr	r3, [pc, #276]	; (404130 <SystemCoreClockUpdate+0x148>)
  40401a:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40401e:	601a      	str	r2, [r3, #0]
		}
		break;
  404020:	e064      	b.n	4040ec <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  404022:	4b41      	ldr	r3, [pc, #260]	; (404128 <SystemCoreClockUpdate+0x140>)
  404024:	6a1b      	ldr	r3, [r3, #32]
  404026:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40402a:	2b00      	cmp	r3, #0
  40402c:	d003      	beq.n	404036 <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40402e:	4b40      	ldr	r3, [pc, #256]	; (404130 <SystemCoreClockUpdate+0x148>)
  404030:	4a40      	ldr	r2, [pc, #256]	; (404134 <SystemCoreClockUpdate+0x14c>)
  404032:	601a      	str	r2, [r3, #0]
  404034:	e01c      	b.n	404070 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404036:	4b3e      	ldr	r3, [pc, #248]	; (404130 <SystemCoreClockUpdate+0x148>)
  404038:	4a3f      	ldr	r2, [pc, #252]	; (404138 <SystemCoreClockUpdate+0x150>)
  40403a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40403c:	4b3a      	ldr	r3, [pc, #232]	; (404128 <SystemCoreClockUpdate+0x140>)
  40403e:	6a1b      	ldr	r3, [r3, #32]
  404040:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404044:	2b10      	cmp	r3, #16
  404046:	d004      	beq.n	404052 <SystemCoreClockUpdate+0x6a>
  404048:	2b20      	cmp	r3, #32
  40404a:	d008      	beq.n	40405e <SystemCoreClockUpdate+0x76>
  40404c:	2b00      	cmp	r3, #0
  40404e:	d00e      	beq.n	40406e <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  404050:	e00e      	b.n	404070 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  404052:	4b37      	ldr	r3, [pc, #220]	; (404130 <SystemCoreClockUpdate+0x148>)
  404054:	681b      	ldr	r3, [r3, #0]
  404056:	005a      	lsls	r2, r3, #1
  404058:	4b35      	ldr	r3, [pc, #212]	; (404130 <SystemCoreClockUpdate+0x148>)
  40405a:	601a      	str	r2, [r3, #0]
				break;
  40405c:	e008      	b.n	404070 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40405e:	4b34      	ldr	r3, [pc, #208]	; (404130 <SystemCoreClockUpdate+0x148>)
  404060:	681a      	ldr	r2, [r3, #0]
  404062:	4613      	mov	r3, r2
  404064:	005b      	lsls	r3, r3, #1
  404066:	441a      	add	r2, r3
  404068:	4b31      	ldr	r3, [pc, #196]	; (404130 <SystemCoreClockUpdate+0x148>)
  40406a:	601a      	str	r2, [r3, #0]
				break;
  40406c:	e000      	b.n	404070 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  40406e:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  404070:	e03c      	b.n	4040ec <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  404072:	4b2d      	ldr	r3, [pc, #180]	; (404128 <SystemCoreClockUpdate+0x140>)
  404074:	6a1b      	ldr	r3, [r3, #32]
  404076:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40407a:	2b00      	cmp	r3, #0
  40407c:	d003      	beq.n	404086 <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40407e:	4b2c      	ldr	r3, [pc, #176]	; (404130 <SystemCoreClockUpdate+0x148>)
  404080:	4a2c      	ldr	r2, [pc, #176]	; (404134 <SystemCoreClockUpdate+0x14c>)
  404082:	601a      	str	r2, [r3, #0]
  404084:	e01c      	b.n	4040c0 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404086:	4b2a      	ldr	r3, [pc, #168]	; (404130 <SystemCoreClockUpdate+0x148>)
  404088:	4a2b      	ldr	r2, [pc, #172]	; (404138 <SystemCoreClockUpdate+0x150>)
  40408a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40408c:	4b26      	ldr	r3, [pc, #152]	; (404128 <SystemCoreClockUpdate+0x140>)
  40408e:	6a1b      	ldr	r3, [r3, #32]
  404090:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404094:	2b10      	cmp	r3, #16
  404096:	d004      	beq.n	4040a2 <SystemCoreClockUpdate+0xba>
  404098:	2b20      	cmp	r3, #32
  40409a:	d008      	beq.n	4040ae <SystemCoreClockUpdate+0xc6>
  40409c:	2b00      	cmp	r3, #0
  40409e:	d00e      	beq.n	4040be <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  4040a0:	e00e      	b.n	4040c0 <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4040a2:	4b23      	ldr	r3, [pc, #140]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040a4:	681b      	ldr	r3, [r3, #0]
  4040a6:	005a      	lsls	r2, r3, #1
  4040a8:	4b21      	ldr	r3, [pc, #132]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040aa:	601a      	str	r2, [r3, #0]
				break;
  4040ac:	e008      	b.n	4040c0 <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4040ae:	4b20      	ldr	r3, [pc, #128]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040b0:	681a      	ldr	r2, [r3, #0]
  4040b2:	4613      	mov	r3, r2
  4040b4:	005b      	lsls	r3, r3, #1
  4040b6:	441a      	add	r2, r3
  4040b8:	4b1d      	ldr	r3, [pc, #116]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040ba:	601a      	str	r2, [r3, #0]
				break;
  4040bc:	e000      	b.n	4040c0 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  4040be:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4040c0:	4b19      	ldr	r3, [pc, #100]	; (404128 <SystemCoreClockUpdate+0x140>)
  4040c2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4040c4:	4b1d      	ldr	r3, [pc, #116]	; (40413c <SystemCoreClockUpdate+0x154>)
  4040c6:	4013      	ands	r3, r2
  4040c8:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  4040ca:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4040cc:	4a18      	ldr	r2, [pc, #96]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040ce:	6812      	ldr	r2, [r2, #0]
  4040d0:	fb02 f203 	mul.w	r2, r2, r3
  4040d4:	4b16      	ldr	r3, [pc, #88]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040d6:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4040d8:	4b15      	ldr	r3, [pc, #84]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040da:	681a      	ldr	r2, [r3, #0]
  4040dc:	4b12      	ldr	r3, [pc, #72]	; (404128 <SystemCoreClockUpdate+0x140>)
  4040de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4040e0:	b2db      	uxtb	r3, r3
  4040e2:	fbb2 f2f3 	udiv	r2, r2, r3
  4040e6:	4b12      	ldr	r3, [pc, #72]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040e8:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  4040ea:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4040ec:	4b0e      	ldr	r3, [pc, #56]	; (404128 <SystemCoreClockUpdate+0x140>)
  4040ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4040f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4040f4:	2b70      	cmp	r3, #112	; 0x70
  4040f6:	d108      	bne.n	40410a <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  4040f8:	4b0d      	ldr	r3, [pc, #52]	; (404130 <SystemCoreClockUpdate+0x148>)
  4040fa:	681a      	ldr	r2, [r3, #0]
  4040fc:	4b10      	ldr	r3, [pc, #64]	; (404140 <SystemCoreClockUpdate+0x158>)
  4040fe:	fba3 1302 	umull	r1, r3, r3, r2
  404102:	085a      	lsrs	r2, r3, #1
  404104:	4b0a      	ldr	r3, [pc, #40]	; (404130 <SystemCoreClockUpdate+0x148>)
  404106:	601a      	str	r2, [r3, #0]
  404108:	e009      	b.n	40411e <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  40410a:	4b09      	ldr	r3, [pc, #36]	; (404130 <SystemCoreClockUpdate+0x148>)
  40410c:	681a      	ldr	r2, [r3, #0]
  40410e:	4b06      	ldr	r3, [pc, #24]	; (404128 <SystemCoreClockUpdate+0x140>)
  404110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404112:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404116:	091b      	lsrs	r3, r3, #4
  404118:	40da      	lsrs	r2, r3
  40411a:	4b05      	ldr	r3, [pc, #20]	; (404130 <SystemCoreClockUpdate+0x148>)
  40411c:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  40411e:	46bd      	mov	sp, r7
  404120:	f85d 7b04 	ldr.w	r7, [sp], #4
  404124:	4770      	bx	lr
  404126:	bf00      	nop
  404128:	400e0400 	.word	0x400e0400
  40412c:	400e1410 	.word	0x400e1410
  404130:	20000124 	.word	0x20000124
  404134:	00b71b00 	.word	0x00b71b00
  404138:	003d0900 	.word	0x003d0900
  40413c:	07ff0000 	.word	0x07ff0000
  404140:	aaaaaaab 	.word	0xaaaaaaab

00404144 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  404144:	b480      	push	{r7}
  404146:	b085      	sub	sp, #20
  404148:	af00      	add	r7, sp, #0
  40414a:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  40414c:	4b10      	ldr	r3, [pc, #64]	; (404190 <_sbrk+0x4c>)
  40414e:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  404150:	4b10      	ldr	r3, [pc, #64]	; (404194 <_sbrk+0x50>)
  404152:	681b      	ldr	r3, [r3, #0]
  404154:	2b00      	cmp	r3, #0
  404156:	d102      	bne.n	40415e <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  404158:	4b0e      	ldr	r3, [pc, #56]	; (404194 <_sbrk+0x50>)
  40415a:	4a0f      	ldr	r2, [pc, #60]	; (404198 <_sbrk+0x54>)
  40415c:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40415e:	4b0d      	ldr	r3, [pc, #52]	; (404194 <_sbrk+0x50>)
  404160:	681b      	ldr	r3, [r3, #0]
  404162:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  404164:	68ba      	ldr	r2, [r7, #8]
  404166:	687b      	ldr	r3, [r7, #4]
  404168:	441a      	add	r2, r3
  40416a:	68fb      	ldr	r3, [r7, #12]
  40416c:	429a      	cmp	r2, r3
  40416e:	dd02      	ble.n	404176 <_sbrk+0x32>
		return (caddr_t) -1;	
  404170:	f04f 33ff 	mov.w	r3, #4294967295
  404174:	e006      	b.n	404184 <_sbrk+0x40>
	}

	heap += incr;
  404176:	4b07      	ldr	r3, [pc, #28]	; (404194 <_sbrk+0x50>)
  404178:	681a      	ldr	r2, [r3, #0]
  40417a:	687b      	ldr	r3, [r7, #4]
  40417c:	441a      	add	r2, r3
  40417e:	4b05      	ldr	r3, [pc, #20]	; (404194 <_sbrk+0x50>)
  404180:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  404182:	68bb      	ldr	r3, [r7, #8]
}
  404184:	4618      	mov	r0, r3
  404186:	3714      	adds	r7, #20
  404188:	46bd      	mov	sp, r7
  40418a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40418e:	4770      	bx	lr
  404190:	20005ffc 	.word	0x20005ffc
  404194:	20000c08 	.word	0x20000c08
  404198:	20004828 	.word	0x20004828

0040419c <_close>:
{
	return -1;
}

extern int _close(int file)
{
  40419c:	b480      	push	{r7}
  40419e:	b083      	sub	sp, #12
  4041a0:	af00      	add	r7, sp, #0
  4041a2:	6078      	str	r0, [r7, #4]
	return -1;
  4041a4:	f04f 33ff 	mov.w	r3, #4294967295
}
  4041a8:	4618      	mov	r0, r3
  4041aa:	370c      	adds	r7, #12
  4041ac:	46bd      	mov	sp, r7
  4041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041b2:	4770      	bx	lr

004041b4 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4041b4:	b480      	push	{r7}
  4041b6:	b083      	sub	sp, #12
  4041b8:	af00      	add	r7, sp, #0
  4041ba:	6078      	str	r0, [r7, #4]
  4041bc:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4041be:	683b      	ldr	r3, [r7, #0]
  4041c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4041c4:	605a      	str	r2, [r3, #4]

	return 0;
  4041c6:	2300      	movs	r3, #0
}
  4041c8:	4618      	mov	r0, r3
  4041ca:	370c      	adds	r7, #12
  4041cc:	46bd      	mov	sp, r7
  4041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041d2:	4770      	bx	lr

004041d4 <_isatty>:

extern int _isatty(int file)
{
  4041d4:	b480      	push	{r7}
  4041d6:	b083      	sub	sp, #12
  4041d8:	af00      	add	r7, sp, #0
  4041da:	6078      	str	r0, [r7, #4]
	return 1;
  4041dc:	2301      	movs	r3, #1
}
  4041de:	4618      	mov	r0, r3
  4041e0:	370c      	adds	r7, #12
  4041e2:	46bd      	mov	sp, r7
  4041e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4041e8:	4770      	bx	lr
  4041ea:	bf00      	nop

004041ec <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4041ec:	b480      	push	{r7}
  4041ee:	b085      	sub	sp, #20
  4041f0:	af00      	add	r7, sp, #0
  4041f2:	60f8      	str	r0, [r7, #12]
  4041f4:	60b9      	str	r1, [r7, #8]
  4041f6:	607a      	str	r2, [r7, #4]
	return 0;
  4041f8:	2300      	movs	r3, #0
}
  4041fa:	4618      	mov	r0, r3
  4041fc:	3714      	adds	r7, #20
  4041fe:	46bd      	mov	sp, r7
  404200:	f85d 7b04 	ldr.w	r7, [sp], #4
  404204:	4770      	bx	lr
  404206:	bf00      	nop

00404208 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  404208:	b480      	push	{r7}
  40420a:	b083      	sub	sp, #12
  40420c:	af00      	add	r7, sp, #0
  40420e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  404210:	687b      	ldr	r3, [r7, #4]
  404212:	f103 0208 	add.w	r2, r3, #8
  404216:	687b      	ldr	r3, [r7, #4]
  404218:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40421a:	687b      	ldr	r3, [r7, #4]
  40421c:	f04f 32ff 	mov.w	r2, #4294967295
  404220:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  404222:	687b      	ldr	r3, [r7, #4]
  404224:	f103 0208 	add.w	r2, r3, #8
  404228:	687b      	ldr	r3, [r7, #4]
  40422a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  40422c:	687b      	ldr	r3, [r7, #4]
  40422e:	f103 0208 	add.w	r2, r3, #8
  404232:	687b      	ldr	r3, [r7, #4]
  404234:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  404236:	687b      	ldr	r3, [r7, #4]
  404238:	2200      	movs	r2, #0
  40423a:	601a      	str	r2, [r3, #0]
}
  40423c:	370c      	adds	r7, #12
  40423e:	46bd      	mov	sp, r7
  404240:	f85d 7b04 	ldr.w	r7, [sp], #4
  404244:	4770      	bx	lr
  404246:	bf00      	nop

00404248 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  404248:	b480      	push	{r7}
  40424a:	b083      	sub	sp, #12
  40424c:	af00      	add	r7, sp, #0
  40424e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  404250:	687b      	ldr	r3, [r7, #4]
  404252:	2200      	movs	r2, #0
  404254:	611a      	str	r2, [r3, #16]
}
  404256:	370c      	adds	r7, #12
  404258:	46bd      	mov	sp, r7
  40425a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40425e:	4770      	bx	lr

00404260 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  404260:	b480      	push	{r7}
  404262:	b085      	sub	sp, #20
  404264:	af00      	add	r7, sp, #0
  404266:	6078      	str	r0, [r7, #4]
  404268:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  40426a:	687b      	ldr	r3, [r7, #4]
  40426c:	685b      	ldr	r3, [r3, #4]
  40426e:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  404270:	68fb      	ldr	r3, [r7, #12]
  404272:	685a      	ldr	r2, [r3, #4]
  404274:	683b      	ldr	r3, [r7, #0]
  404276:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  404278:	687b      	ldr	r3, [r7, #4]
  40427a:	685a      	ldr	r2, [r3, #4]
  40427c:	683b      	ldr	r3, [r7, #0]
  40427e:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  404280:	68fb      	ldr	r3, [r7, #12]
  404282:	685b      	ldr	r3, [r3, #4]
  404284:	683a      	ldr	r2, [r7, #0]
  404286:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  404288:	68fb      	ldr	r3, [r7, #12]
  40428a:	683a      	ldr	r2, [r7, #0]
  40428c:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  40428e:	687b      	ldr	r3, [r7, #4]
  404290:	683a      	ldr	r2, [r7, #0]
  404292:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  404294:	683b      	ldr	r3, [r7, #0]
  404296:	687a      	ldr	r2, [r7, #4]
  404298:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  40429a:	687b      	ldr	r3, [r7, #4]
  40429c:	681b      	ldr	r3, [r3, #0]
  40429e:	1c5a      	adds	r2, r3, #1
  4042a0:	687b      	ldr	r3, [r7, #4]
  4042a2:	601a      	str	r2, [r3, #0]
}
  4042a4:	3714      	adds	r7, #20
  4042a6:	46bd      	mov	sp, r7
  4042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4042ac:	4770      	bx	lr
  4042ae:	bf00      	nop

004042b0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4042b0:	b480      	push	{r7}
  4042b2:	b085      	sub	sp, #20
  4042b4:	af00      	add	r7, sp, #0
  4042b6:	6078      	str	r0, [r7, #4]
  4042b8:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4042ba:	683b      	ldr	r3, [r7, #0]
  4042bc:	681b      	ldr	r3, [r3, #0]
  4042be:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4042c0:	68bb      	ldr	r3, [r7, #8]
  4042c2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4042c6:	d103      	bne.n	4042d0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4042c8:	687b      	ldr	r3, [r7, #4]
  4042ca:	691b      	ldr	r3, [r3, #16]
  4042cc:	60fb      	str	r3, [r7, #12]
  4042ce:	e00c      	b.n	4042ea <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4042d0:	687b      	ldr	r3, [r7, #4]
  4042d2:	3308      	adds	r3, #8
  4042d4:	60fb      	str	r3, [r7, #12]
  4042d6:	e002      	b.n	4042de <vListInsert+0x2e>
  4042d8:	68fb      	ldr	r3, [r7, #12]
  4042da:	685b      	ldr	r3, [r3, #4]
  4042dc:	60fb      	str	r3, [r7, #12]
  4042de:	68fb      	ldr	r3, [r7, #12]
  4042e0:	685b      	ldr	r3, [r3, #4]
  4042e2:	681a      	ldr	r2, [r3, #0]
  4042e4:	68bb      	ldr	r3, [r7, #8]
  4042e6:	429a      	cmp	r2, r3
  4042e8:	d9f6      	bls.n	4042d8 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4042ea:	68fb      	ldr	r3, [r7, #12]
  4042ec:	685a      	ldr	r2, [r3, #4]
  4042ee:	683b      	ldr	r3, [r7, #0]
  4042f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4042f2:	683b      	ldr	r3, [r7, #0]
  4042f4:	685b      	ldr	r3, [r3, #4]
  4042f6:	683a      	ldr	r2, [r7, #0]
  4042f8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4042fa:	683b      	ldr	r3, [r7, #0]
  4042fc:	68fa      	ldr	r2, [r7, #12]
  4042fe:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  404300:	68fb      	ldr	r3, [r7, #12]
  404302:	683a      	ldr	r2, [r7, #0]
  404304:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  404306:	683b      	ldr	r3, [r7, #0]
  404308:	687a      	ldr	r2, [r7, #4]
  40430a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  40430c:	687b      	ldr	r3, [r7, #4]
  40430e:	681b      	ldr	r3, [r3, #0]
  404310:	1c5a      	adds	r2, r3, #1
  404312:	687b      	ldr	r3, [r7, #4]
  404314:	601a      	str	r2, [r3, #0]
}
  404316:	3714      	adds	r7, #20
  404318:	46bd      	mov	sp, r7
  40431a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40431e:	4770      	bx	lr

00404320 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  404320:	b480      	push	{r7}
  404322:	b085      	sub	sp, #20
  404324:	af00      	add	r7, sp, #0
  404326:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  404328:	687b      	ldr	r3, [r7, #4]
  40432a:	685b      	ldr	r3, [r3, #4]
  40432c:	687a      	ldr	r2, [r7, #4]
  40432e:	6892      	ldr	r2, [r2, #8]
  404330:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  404332:	687b      	ldr	r3, [r7, #4]
  404334:	689b      	ldr	r3, [r3, #8]
  404336:	687a      	ldr	r2, [r7, #4]
  404338:	6852      	ldr	r2, [r2, #4]
  40433a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  40433c:	687b      	ldr	r3, [r7, #4]
  40433e:	691b      	ldr	r3, [r3, #16]
  404340:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  404342:	68fb      	ldr	r3, [r7, #12]
  404344:	685a      	ldr	r2, [r3, #4]
  404346:	687b      	ldr	r3, [r7, #4]
  404348:	429a      	cmp	r2, r3
  40434a:	d103      	bne.n	404354 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  40434c:	687b      	ldr	r3, [r7, #4]
  40434e:	689a      	ldr	r2, [r3, #8]
  404350:	68fb      	ldr	r3, [r7, #12]
  404352:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  404354:	687b      	ldr	r3, [r7, #4]
  404356:	2200      	movs	r2, #0
  404358:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  40435a:	68fb      	ldr	r3, [r7, #12]
  40435c:	681b      	ldr	r3, [r3, #0]
  40435e:	1e5a      	subs	r2, r3, #1
  404360:	68fb      	ldr	r3, [r7, #12]
  404362:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  404364:	68fb      	ldr	r3, [r7, #12]
  404366:	681b      	ldr	r3, [r3, #0]
}
  404368:	4618      	mov	r0, r3
  40436a:	3714      	adds	r7, #20
  40436c:	46bd      	mov	sp, r7
  40436e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404372:	4770      	bx	lr

00404374 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  404374:	b480      	push	{r7}
  404376:	b083      	sub	sp, #12
  404378:	af00      	add	r7, sp, #0
  40437a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40437c:	687b      	ldr	r3, [r7, #4]
  40437e:	2b07      	cmp	r3, #7
  404380:	d825      	bhi.n	4043ce <osc_get_rate+0x5a>
  404382:	a201      	add	r2, pc, #4	; (adr r2, 404388 <osc_get_rate+0x14>)
  404384:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404388:	004043a9 	.word	0x004043a9
  40438c:	004043af 	.word	0x004043af
  404390:	004043b5 	.word	0x004043b5
  404394:	004043bb 	.word	0x004043bb
  404398:	004043bf 	.word	0x004043bf
  40439c:	004043c3 	.word	0x004043c3
  4043a0:	004043c7 	.word	0x004043c7
  4043a4:	004043cb 	.word	0x004043cb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4043a8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4043ac:	e010      	b.n	4043d0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4043ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4043b2:	e00d      	b.n	4043d0 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4043b4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4043b8:	e00a      	b.n	4043d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4043ba:	4b08      	ldr	r3, [pc, #32]	; (4043dc <osc_get_rate+0x68>)
  4043bc:	e008      	b.n	4043d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4043be:	4b08      	ldr	r3, [pc, #32]	; (4043e0 <osc_get_rate+0x6c>)
  4043c0:	e006      	b.n	4043d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4043c2:	4b08      	ldr	r3, [pc, #32]	; (4043e4 <osc_get_rate+0x70>)
  4043c4:	e004      	b.n	4043d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4043c6:	4b07      	ldr	r3, [pc, #28]	; (4043e4 <osc_get_rate+0x70>)
  4043c8:	e002      	b.n	4043d0 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4043ca:	4b06      	ldr	r3, [pc, #24]	; (4043e4 <osc_get_rate+0x70>)
  4043cc:	e000      	b.n	4043d0 <osc_get_rate+0x5c>
	}

	return 0;
  4043ce:	2300      	movs	r3, #0
}
  4043d0:	4618      	mov	r0, r3
  4043d2:	370c      	adds	r7, #12
  4043d4:	46bd      	mov	sp, r7
  4043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4043da:	4770      	bx	lr
  4043dc:	003d0900 	.word	0x003d0900
  4043e0:	007a1200 	.word	0x007a1200
  4043e4:	00b71b00 	.word	0x00b71b00

004043e8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4043e8:	b580      	push	{r7, lr}
  4043ea:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4043ec:	2006      	movs	r0, #6
  4043ee:	4b03      	ldr	r3, [pc, #12]	; (4043fc <sysclk_get_main_hz+0x14>)
  4043f0:	4798      	blx	r3
  4043f2:	4603      	mov	r3, r0
  4043f4:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4043f6:	4618      	mov	r0, r3
  4043f8:	bd80      	pop	{r7, pc}
  4043fa:	bf00      	nop
  4043fc:	00404375 	.word	0x00404375

00404400 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  404400:	b580      	push	{r7, lr}
  404402:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  404404:	4b02      	ldr	r3, [pc, #8]	; (404410 <sysclk_get_cpu_hz+0x10>)
  404406:	4798      	blx	r3
  404408:	4603      	mov	r3, r0
  40440a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40440c:	4618      	mov	r0, r3
  40440e:	bd80      	pop	{r7, pc}
  404410:	004043e9 	.word	0x004043e9

00404414 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  404414:	b480      	push	{r7}
  404416:	b085      	sub	sp, #20
  404418:	af00      	add	r7, sp, #0
  40441a:	60f8      	str	r0, [r7, #12]
  40441c:	60b9      	str	r1, [r7, #8]
  40441e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  404420:	68fb      	ldr	r3, [r7, #12]
  404422:	3b04      	subs	r3, #4
  404424:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  404426:	68fb      	ldr	r3, [r7, #12]
  404428:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40442c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40442e:	68fb      	ldr	r3, [r7, #12]
  404430:	3b04      	subs	r3, #4
  404432:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  404434:	68ba      	ldr	r2, [r7, #8]
  404436:	68fb      	ldr	r3, [r7, #12]
  404438:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40443a:	68fb      	ldr	r3, [r7, #12]
  40443c:	3b04      	subs	r3, #4
  40443e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  404440:	68fb      	ldr	r3, [r7, #12]
  404442:	2200      	movs	r2, #0
  404444:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  404446:	68fb      	ldr	r3, [r7, #12]
  404448:	3b14      	subs	r3, #20
  40444a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  40444c:	687a      	ldr	r2, [r7, #4]
  40444e:	68fb      	ldr	r3, [r7, #12]
  404450:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  404452:	68fb      	ldr	r3, [r7, #12]
  404454:	3b20      	subs	r3, #32
  404456:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  404458:	68fb      	ldr	r3, [r7, #12]
}
  40445a:	4618      	mov	r0, r3
  40445c:	3714      	adds	r7, #20
  40445e:	46bd      	mov	sp, r7
  404460:	f85d 7b04 	ldr.w	r7, [sp], #4
  404464:	4770      	bx	lr
  404466:	bf00      	nop

00404468 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  404468:	4b06      	ldr	r3, [pc, #24]	; (404484 <pxCurrentTCBConst2>)
  40446a:	6819      	ldr	r1, [r3, #0]
  40446c:	6808      	ldr	r0, [r1, #0]
  40446e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404472:	f380 8809 	msr	PSP, r0
  404476:	f04f 0000 	mov.w	r0, #0
  40447a:	f380 8811 	msr	BASEPRI, r0
  40447e:	f04e 0e0d 	orr.w	lr, lr, #13
  404482:	4770      	bx	lr

00404484 <pxCurrentTCBConst2>:
  404484:	20003d0c 	.word	0x20003d0c

00404488 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  404488:	4803      	ldr	r0, [pc, #12]	; (404498 <prvPortStartFirstTask+0x10>)
  40448a:	6800      	ldr	r0, [r0, #0]
  40448c:	6800      	ldr	r0, [r0, #0]
  40448e:	f380 8808 	msr	MSP, r0
  404492:	b662      	cpsie	i
  404494:	df00      	svc	0
  404496:	bf00      	nop
  404498:	e000ed08 	.word	0xe000ed08

0040449c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  40449c:	b580      	push	{r7, lr}
  40449e:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4044a0:	4b0a      	ldr	r3, [pc, #40]	; (4044cc <xPortStartScheduler+0x30>)
  4044a2:	4a0a      	ldr	r2, [pc, #40]	; (4044cc <xPortStartScheduler+0x30>)
  4044a4:	6812      	ldr	r2, [r2, #0]
  4044a6:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4044aa:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4044ac:	4b07      	ldr	r3, [pc, #28]	; (4044cc <xPortStartScheduler+0x30>)
  4044ae:	4a07      	ldr	r2, [pc, #28]	; (4044cc <xPortStartScheduler+0x30>)
  4044b0:	6812      	ldr	r2, [r2, #0]
  4044b2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4044b6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  4044b8:	4b05      	ldr	r3, [pc, #20]	; (4044d0 <xPortStartScheduler+0x34>)
  4044ba:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  4044bc:	4b05      	ldr	r3, [pc, #20]	; (4044d4 <xPortStartScheduler+0x38>)
  4044be:	2200      	movs	r2, #0
  4044c0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4044c2:	4b05      	ldr	r3, [pc, #20]	; (4044d8 <xPortStartScheduler+0x3c>)
  4044c4:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  4044c6:	2300      	movs	r3, #0
}
  4044c8:	4618      	mov	r0, r3
  4044ca:	bd80      	pop	{r7, pc}
  4044cc:	e000ed20 	.word	0xe000ed20
  4044d0:	004045bd 	.word	0x004045bd
  4044d4:	20000128 	.word	0x20000128
  4044d8:	00404489 	.word	0x00404489

004044dc <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  4044dc:	b480      	push	{r7}
  4044de:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4044e0:	4b03      	ldr	r3, [pc, #12]	; (4044f0 <vPortYieldFromISR+0x14>)
  4044e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4044e6:	601a      	str	r2, [r3, #0]
}
  4044e8:	46bd      	mov	sp, r7
  4044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044ee:	4770      	bx	lr
  4044f0:	e000ed04 	.word	0xe000ed04

004044f4 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4044f4:	b580      	push	{r7, lr}
  4044f6:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  4044f8:	4b03      	ldr	r3, [pc, #12]	; (404508 <vPortEnterCritical+0x14>)
  4044fa:	4798      	blx	r3
	uxCriticalNesting++;
  4044fc:	4b03      	ldr	r3, [pc, #12]	; (40450c <vPortEnterCritical+0x18>)
  4044fe:	681b      	ldr	r3, [r3, #0]
  404500:	1c5a      	adds	r2, r3, #1
  404502:	4b02      	ldr	r3, [pc, #8]	; (40450c <vPortEnterCritical+0x18>)
  404504:	601a      	str	r2, [r3, #0]
}
  404506:	bd80      	pop	{r7, pc}
  404508:	00404539 	.word	0x00404539
  40450c:	20000128 	.word	0x20000128

00404510 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  404510:	b580      	push	{r7, lr}
  404512:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  404514:	4b06      	ldr	r3, [pc, #24]	; (404530 <vPortExitCritical+0x20>)
  404516:	681b      	ldr	r3, [r3, #0]
  404518:	1e5a      	subs	r2, r3, #1
  40451a:	4b05      	ldr	r3, [pc, #20]	; (404530 <vPortExitCritical+0x20>)
  40451c:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  40451e:	4b04      	ldr	r3, [pc, #16]	; (404530 <vPortExitCritical+0x20>)
  404520:	681b      	ldr	r3, [r3, #0]
  404522:	2b00      	cmp	r3, #0
  404524:	d102      	bne.n	40452c <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  404526:	2000      	movs	r0, #0
  404528:	4b02      	ldr	r3, [pc, #8]	; (404534 <vPortExitCritical+0x24>)
  40452a:	4798      	blx	r3
	}
}
  40452c:	bd80      	pop	{r7, pc}
  40452e:	bf00      	nop
  404530:	20000128 	.word	0x20000128
  404534:	0040454d 	.word	0x0040454d

00404538 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  404538:	f3ef 8011 	mrs	r0, BASEPRI
  40453c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  404540:	f381 8811 	msr	BASEPRI, r1
  404544:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  404546:	2300      	movs	r3, #0
}
  404548:	4618      	mov	r0, r3
  40454a:	bf00      	nop

0040454c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  40454c:	f380 8811 	msr	BASEPRI, r0
  404550:	4770      	bx	lr
  404552:	bf00      	nop

00404554 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  404554:	f3ef 8009 	mrs	r0, PSP
  404558:	4b0c      	ldr	r3, [pc, #48]	; (40458c <pxCurrentTCBConst>)
  40455a:	681a      	ldr	r2, [r3, #0]
  40455c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404560:	6010      	str	r0, [r2, #0]
  404562:	e92d 4008 	stmdb	sp!, {r3, lr}
  404566:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  40456a:	f380 8811 	msr	BASEPRI, r0
  40456e:	f001 f969 	bl	405844 <vTaskSwitchContext>
  404572:	f04f 0000 	mov.w	r0, #0
  404576:	f380 8811 	msr	BASEPRI, r0
  40457a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40457e:	6819      	ldr	r1, [r3, #0]
  404580:	6808      	ldr	r0, [r1, #0]
  404582:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404586:	f380 8809 	msr	PSP, r0
  40458a:	4770      	bx	lr

0040458c <pxCurrentTCBConst>:
  40458c:	20003d0c 	.word	0x20003d0c

00404590 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  404590:	b580      	push	{r7, lr}
  404592:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  404594:	4b05      	ldr	r3, [pc, #20]	; (4045ac <SysTick_Handler+0x1c>)
  404596:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40459a:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  40459c:	4b04      	ldr	r3, [pc, #16]	; (4045b0 <SysTick_Handler+0x20>)
  40459e:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4045a0:	4b04      	ldr	r3, [pc, #16]	; (4045b4 <SysTick_Handler+0x24>)
  4045a2:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4045a4:	2000      	movs	r0, #0
  4045a6:	4b04      	ldr	r3, [pc, #16]	; (4045b8 <SysTick_Handler+0x28>)
  4045a8:	4798      	blx	r3
}
  4045aa:	bd80      	pop	{r7, pc}
  4045ac:	e000ed04 	.word	0xe000ed04
  4045b0:	00404539 	.word	0x00404539
  4045b4:	004056e9 	.word	0x004056e9
  4045b8:	0040454d 	.word	0x0040454d

004045bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  4045bc:	b598      	push	{r3, r4, r7, lr}
  4045be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  4045c0:	4c06      	ldr	r4, [pc, #24]	; (4045dc <vPortSetupTimerInterrupt+0x20>)
  4045c2:	4b07      	ldr	r3, [pc, #28]	; (4045e0 <vPortSetupTimerInterrupt+0x24>)
  4045c4:	4798      	blx	r3
  4045c6:	4602      	mov	r2, r0
  4045c8:	4b06      	ldr	r3, [pc, #24]	; (4045e4 <vPortSetupTimerInterrupt+0x28>)
  4045ca:	fba3 1302 	umull	r1, r3, r3, r2
  4045ce:	099b      	lsrs	r3, r3, #6
  4045d0:	3b01      	subs	r3, #1
  4045d2:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  4045d4:	4b04      	ldr	r3, [pc, #16]	; (4045e8 <vPortSetupTimerInterrupt+0x2c>)
  4045d6:	2207      	movs	r2, #7
  4045d8:	601a      	str	r2, [r3, #0]
}
  4045da:	bd98      	pop	{r3, r4, r7, pc}
  4045dc:	e000e014 	.word	0xe000e014
  4045e0:	00404401 	.word	0x00404401
  4045e4:	10624dd3 	.word	0x10624dd3
  4045e8:	e000e010 	.word	0xe000e010

004045ec <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  4045ec:	b580      	push	{r7, lr}
  4045ee:	b086      	sub	sp, #24
  4045f0:	af00      	add	r7, sp, #0
  4045f2:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  4045f4:	2300      	movs	r3, #0
  4045f6:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  4045f8:	4b34      	ldr	r3, [pc, #208]	; (4046cc <pvPortMalloc+0xe0>)
  4045fa:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  4045fc:	4b34      	ldr	r3, [pc, #208]	; (4046d0 <pvPortMalloc+0xe4>)
  4045fe:	681b      	ldr	r3, [r3, #0]
  404600:	2b00      	cmp	r3, #0
  404602:	d101      	bne.n	404608 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  404604:	4b33      	ldr	r3, [pc, #204]	; (4046d4 <pvPortMalloc+0xe8>)
  404606:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  404608:	687b      	ldr	r3, [r7, #4]
  40460a:	2b00      	cmp	r3, #0
  40460c:	d00d      	beq.n	40462a <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  40460e:	2310      	movs	r3, #16
  404610:	687a      	ldr	r2, [r7, #4]
  404612:	4413      	add	r3, r2
  404614:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  404616:	687b      	ldr	r3, [r7, #4]
  404618:	f003 0307 	and.w	r3, r3, #7
  40461c:	2b00      	cmp	r3, #0
  40461e:	d004      	beq.n	40462a <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  404620:	687b      	ldr	r3, [r7, #4]
  404622:	f023 0307 	bic.w	r3, r3, #7
  404626:	3308      	adds	r3, #8
  404628:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  40462a:	687b      	ldr	r3, [r7, #4]
  40462c:	2b00      	cmp	r3, #0
  40462e:	d045      	beq.n	4046bc <pvPortMalloc+0xd0>
  404630:	f243 03f0 	movw	r3, #12528	; 0x30f0
  404634:	687a      	ldr	r2, [r7, #4]
  404636:	429a      	cmp	r2, r3
  404638:	d240      	bcs.n	4046bc <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  40463a:	4b27      	ldr	r3, [pc, #156]	; (4046d8 <pvPortMalloc+0xec>)
  40463c:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  40463e:	4b26      	ldr	r3, [pc, #152]	; (4046d8 <pvPortMalloc+0xec>)
  404640:	681b      	ldr	r3, [r3, #0]
  404642:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404644:	e004      	b.n	404650 <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  404646:	697b      	ldr	r3, [r7, #20]
  404648:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  40464a:	697b      	ldr	r3, [r7, #20]
  40464c:	681b      	ldr	r3, [r3, #0]
  40464e:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  404650:	697b      	ldr	r3, [r7, #20]
  404652:	685a      	ldr	r2, [r3, #4]
  404654:	687b      	ldr	r3, [r7, #4]
  404656:	429a      	cmp	r2, r3
  404658:	d203      	bcs.n	404662 <pvPortMalloc+0x76>
  40465a:	697b      	ldr	r3, [r7, #20]
  40465c:	681b      	ldr	r3, [r3, #0]
  40465e:	2b00      	cmp	r3, #0
  404660:	d1f1      	bne.n	404646 <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  404662:	4b1b      	ldr	r3, [pc, #108]	; (4046d0 <pvPortMalloc+0xe4>)
  404664:	681b      	ldr	r3, [r3, #0]
  404666:	697a      	ldr	r2, [r7, #20]
  404668:	429a      	cmp	r2, r3
  40466a:	d027      	beq.n	4046bc <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  40466c:	693b      	ldr	r3, [r7, #16]
  40466e:	681a      	ldr	r2, [r3, #0]
  404670:	2310      	movs	r3, #16
  404672:	4413      	add	r3, r2
  404674:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  404676:	697b      	ldr	r3, [r7, #20]
  404678:	681a      	ldr	r2, [r3, #0]
  40467a:	693b      	ldr	r3, [r7, #16]
  40467c:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  40467e:	697b      	ldr	r3, [r7, #20]
  404680:	685a      	ldr	r2, [r3, #4]
  404682:	687b      	ldr	r3, [r7, #4]
  404684:	1ad2      	subs	r2, r2, r3
  404686:	2310      	movs	r3, #16
  404688:	005b      	lsls	r3, r3, #1
  40468a:	429a      	cmp	r2, r3
  40468c:	d90f      	bls.n	4046ae <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  40468e:	697a      	ldr	r2, [r7, #20]
  404690:	687b      	ldr	r3, [r7, #4]
  404692:	4413      	add	r3, r2
  404694:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  404696:	697b      	ldr	r3, [r7, #20]
  404698:	685a      	ldr	r2, [r3, #4]
  40469a:	687b      	ldr	r3, [r7, #4]
  40469c:	1ad2      	subs	r2, r2, r3
  40469e:	68bb      	ldr	r3, [r7, #8]
  4046a0:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  4046a2:	697b      	ldr	r3, [r7, #20]
  4046a4:	687a      	ldr	r2, [r7, #4]
  4046a6:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  4046a8:	68b8      	ldr	r0, [r7, #8]
  4046aa:	4b0c      	ldr	r3, [pc, #48]	; (4046dc <pvPortMalloc+0xf0>)
  4046ac:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  4046ae:	4b0c      	ldr	r3, [pc, #48]	; (4046e0 <pvPortMalloc+0xf4>)
  4046b0:	681a      	ldr	r2, [r3, #0]
  4046b2:	697b      	ldr	r3, [r7, #20]
  4046b4:	685b      	ldr	r3, [r3, #4]
  4046b6:	1ad2      	subs	r2, r2, r3
  4046b8:	4b09      	ldr	r3, [pc, #36]	; (4046e0 <pvPortMalloc+0xf4>)
  4046ba:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  4046bc:	4b09      	ldr	r3, [pc, #36]	; (4046e4 <pvPortMalloc+0xf8>)
  4046be:	4798      	blx	r3
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
  4046c0:	68fb      	ldr	r3, [r7, #12]
}
  4046c2:	4618      	mov	r0, r3
  4046c4:	3718      	adds	r7, #24
  4046c6:	46bd      	mov	sp, r7
  4046c8:	bd80      	pop	{r7, pc}
  4046ca:	bf00      	nop
  4046cc:	00405475 	.word	0x00405475
  4046d0:	20003d08 	.word	0x20003d08
  4046d4:	00404755 	.word	0x00404755
  4046d8:	20003d00 	.word	0x20003d00
  4046dc:	004047e5 	.word	0x004047e5
  4046e0:	2000012c 	.word	0x2000012c
  4046e4:	00405491 	.word	0x00405491

004046e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4046e8:	b580      	push	{r7, lr}
  4046ea:	b084      	sub	sp, #16
  4046ec:	af00      	add	r7, sp, #0
  4046ee:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  4046f0:	687b      	ldr	r3, [r7, #4]
  4046f2:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  4046f4:	687b      	ldr	r3, [r7, #4]
  4046f6:	2b00      	cmp	r3, #0
  4046f8:	d014      	beq.n	404724 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  4046fa:	2310      	movs	r3, #16
  4046fc:	425b      	negs	r3, r3
  4046fe:	68fa      	ldr	r2, [r7, #12]
  404700:	4413      	add	r3, r2
  404702:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  404704:	68fb      	ldr	r3, [r7, #12]
  404706:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  404708:	4b08      	ldr	r3, [pc, #32]	; (40472c <vPortFree+0x44>)
  40470a:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  40470c:	68bb      	ldr	r3, [r7, #8]
  40470e:	685a      	ldr	r2, [r3, #4]
  404710:	4b07      	ldr	r3, [pc, #28]	; (404730 <vPortFree+0x48>)
  404712:	681b      	ldr	r3, [r3, #0]
  404714:	441a      	add	r2, r3
  404716:	4b06      	ldr	r3, [pc, #24]	; (404730 <vPortFree+0x48>)
  404718:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  40471a:	68b8      	ldr	r0, [r7, #8]
  40471c:	4b05      	ldr	r3, [pc, #20]	; (404734 <vPortFree+0x4c>)
  40471e:	4798      	blx	r3
		}
		xTaskResumeAll();
  404720:	4b05      	ldr	r3, [pc, #20]	; (404738 <vPortFree+0x50>)
  404722:	4798      	blx	r3
	}
}
  404724:	3710      	adds	r7, #16
  404726:	46bd      	mov	sp, r7
  404728:	bd80      	pop	{r7, pc}
  40472a:	bf00      	nop
  40472c:	00405475 	.word	0x00405475
  404730:	2000012c 	.word	0x2000012c
  404734:	004047e5 	.word	0x004047e5
  404738:	00405491 	.word	0x00405491

0040473c <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
  40473c:	b480      	push	{r7}
  40473e:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
  404740:	4b03      	ldr	r3, [pc, #12]	; (404750 <xPortGetFreeHeapSize+0x14>)
  404742:	681b      	ldr	r3, [r3, #0]
}
  404744:	4618      	mov	r0, r3
  404746:	46bd      	mov	sp, r7
  404748:	f85d 7b04 	ldr.w	r7, [sp], #4
  40474c:	4770      	bx	lr
  40474e:	bf00      	nop
  404750:	2000012c 	.word	0x2000012c

00404754 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  404754:	b580      	push	{r7, lr}
  404756:	b082      	sub	sp, #8
  404758:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  40475a:	4b1d      	ldr	r3, [pc, #116]	; (4047d0 <prvHeapInit+0x7c>)
  40475c:	4a1d      	ldr	r2, [pc, #116]	; (4047d4 <prvHeapInit+0x80>)
  40475e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  404760:	4b1b      	ldr	r3, [pc, #108]	; (4047d0 <prvHeapInit+0x7c>)
  404762:	2200      	movs	r2, #0
  404764:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  404766:	f243 02f0 	movw	r2, #12528	; 0x30f0
  40476a:	4b1a      	ldr	r3, [pc, #104]	; (4047d4 <prvHeapInit+0x80>)
  40476c:	4413      	add	r3, r2
  40476e:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  404770:	2310      	movs	r3, #16
  404772:	425b      	negs	r3, r3
  404774:	687a      	ldr	r2, [r7, #4]
  404776:	4413      	add	r3, r2
  404778:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  40477a:	4b17      	ldr	r3, [pc, #92]	; (4047d8 <prvHeapInit+0x84>)
  40477c:	687a      	ldr	r2, [r7, #4]
  40477e:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  404780:	4b15      	ldr	r3, [pc, #84]	; (4047d8 <prvHeapInit+0x84>)
  404782:	681b      	ldr	r3, [r3, #0]
  404784:	f003 0307 	and.w	r3, r3, #7
  404788:	2b00      	cmp	r3, #0
  40478a:	d003      	beq.n	404794 <prvHeapInit+0x40>
  40478c:	4b13      	ldr	r3, [pc, #76]	; (4047dc <prvHeapInit+0x88>)
  40478e:	4798      	blx	r3
  404790:	bf00      	nop
  404792:	e7fd      	b.n	404790 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  404794:	4b10      	ldr	r3, [pc, #64]	; (4047d8 <prvHeapInit+0x84>)
  404796:	681b      	ldr	r3, [r3, #0]
  404798:	2200      	movs	r2, #0
  40479a:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  40479c:	4b0e      	ldr	r3, [pc, #56]	; (4047d8 <prvHeapInit+0x84>)
  40479e:	681b      	ldr	r3, [r3, #0]
  4047a0:	2200      	movs	r2, #0
  4047a2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  4047a4:	4b0b      	ldr	r3, [pc, #44]	; (4047d4 <prvHeapInit+0x80>)
  4047a6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  4047a8:	f243 02f0 	movw	r2, #12528	; 0x30f0
  4047ac:	2310      	movs	r3, #16
  4047ae:	1ad2      	subs	r2, r2, r3
  4047b0:	683b      	ldr	r3, [r7, #0]
  4047b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  4047b4:	4b08      	ldr	r3, [pc, #32]	; (4047d8 <prvHeapInit+0x84>)
  4047b6:	681a      	ldr	r2, [r3, #0]
  4047b8:	683b      	ldr	r3, [r7, #0]
  4047ba:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  4047bc:	4b08      	ldr	r3, [pc, #32]	; (4047e0 <prvHeapInit+0x8c>)
  4047be:	681a      	ldr	r2, [r3, #0]
  4047c0:	2310      	movs	r3, #16
  4047c2:	1ad2      	subs	r2, r2, r3
  4047c4:	4b06      	ldr	r3, [pc, #24]	; (4047e0 <prvHeapInit+0x8c>)
  4047c6:	601a      	str	r2, [r3, #0]
}
  4047c8:	3708      	adds	r7, #8
  4047ca:	46bd      	mov	sp, r7
  4047cc:	bd80      	pop	{r7, pc}
  4047ce:	bf00      	nop
  4047d0:	20003d00 	.word	0x20003d00
  4047d4:	20000c10 	.word	0x20000c10
  4047d8:	20003d08 	.word	0x20003d08
  4047dc:	00404539 	.word	0x00404539
  4047e0:	2000012c 	.word	0x2000012c

004047e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4047e4:	b480      	push	{r7}
  4047e6:	b085      	sub	sp, #20
  4047e8:	af00      	add	r7, sp, #0
  4047ea:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4047ec:	4b27      	ldr	r3, [pc, #156]	; (40488c <prvInsertBlockIntoFreeList+0xa8>)
  4047ee:	60fb      	str	r3, [r7, #12]
  4047f0:	e002      	b.n	4047f8 <prvInsertBlockIntoFreeList+0x14>
  4047f2:	68fb      	ldr	r3, [r7, #12]
  4047f4:	681b      	ldr	r3, [r3, #0]
  4047f6:	60fb      	str	r3, [r7, #12]
  4047f8:	68fb      	ldr	r3, [r7, #12]
  4047fa:	681a      	ldr	r2, [r3, #0]
  4047fc:	687b      	ldr	r3, [r7, #4]
  4047fe:	429a      	cmp	r2, r3
  404800:	d3f7      	bcc.n	4047f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  404802:	68fb      	ldr	r3, [r7, #12]
  404804:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  404806:	68fb      	ldr	r3, [r7, #12]
  404808:	685b      	ldr	r3, [r3, #4]
  40480a:	68ba      	ldr	r2, [r7, #8]
  40480c:	441a      	add	r2, r3
  40480e:	687b      	ldr	r3, [r7, #4]
  404810:	429a      	cmp	r2, r3
  404812:	d108      	bne.n	404826 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  404814:	68fb      	ldr	r3, [r7, #12]
  404816:	685a      	ldr	r2, [r3, #4]
  404818:	687b      	ldr	r3, [r7, #4]
  40481a:	685b      	ldr	r3, [r3, #4]
  40481c:	441a      	add	r2, r3
  40481e:	68fb      	ldr	r3, [r7, #12]
  404820:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  404822:	68fb      	ldr	r3, [r7, #12]
  404824:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  404826:	687b      	ldr	r3, [r7, #4]
  404828:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  40482a:	687b      	ldr	r3, [r7, #4]
  40482c:	685b      	ldr	r3, [r3, #4]
  40482e:	68ba      	ldr	r2, [r7, #8]
  404830:	441a      	add	r2, r3
  404832:	68fb      	ldr	r3, [r7, #12]
  404834:	681b      	ldr	r3, [r3, #0]
  404836:	429a      	cmp	r2, r3
  404838:	d118      	bne.n	40486c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  40483a:	68fb      	ldr	r3, [r7, #12]
  40483c:	681a      	ldr	r2, [r3, #0]
  40483e:	4b14      	ldr	r3, [pc, #80]	; (404890 <prvInsertBlockIntoFreeList+0xac>)
  404840:	681b      	ldr	r3, [r3, #0]
  404842:	429a      	cmp	r2, r3
  404844:	d00d      	beq.n	404862 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  404846:	687b      	ldr	r3, [r7, #4]
  404848:	685a      	ldr	r2, [r3, #4]
  40484a:	68fb      	ldr	r3, [r7, #12]
  40484c:	681b      	ldr	r3, [r3, #0]
  40484e:	685b      	ldr	r3, [r3, #4]
  404850:	441a      	add	r2, r3
  404852:	687b      	ldr	r3, [r7, #4]
  404854:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  404856:	68fb      	ldr	r3, [r7, #12]
  404858:	681b      	ldr	r3, [r3, #0]
  40485a:	681a      	ldr	r2, [r3, #0]
  40485c:	687b      	ldr	r3, [r7, #4]
  40485e:	601a      	str	r2, [r3, #0]
  404860:	e008      	b.n	404874 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  404862:	4b0b      	ldr	r3, [pc, #44]	; (404890 <prvInsertBlockIntoFreeList+0xac>)
  404864:	681a      	ldr	r2, [r3, #0]
  404866:	687b      	ldr	r3, [r7, #4]
  404868:	601a      	str	r2, [r3, #0]
  40486a:	e003      	b.n	404874 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  40486c:	68fb      	ldr	r3, [r7, #12]
  40486e:	681a      	ldr	r2, [r3, #0]
  404870:	687b      	ldr	r3, [r7, #4]
  404872:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  404874:	68fa      	ldr	r2, [r7, #12]
  404876:	687b      	ldr	r3, [r7, #4]
  404878:	429a      	cmp	r2, r3
  40487a:	d002      	beq.n	404882 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  40487c:	68fb      	ldr	r3, [r7, #12]
  40487e:	687a      	ldr	r2, [r7, #4]
  404880:	601a      	str	r2, [r3, #0]
	}
}
  404882:	3714      	adds	r7, #20
  404884:	46bd      	mov	sp, r7
  404886:	f85d 7b04 	ldr.w	r7, [sp], #4
  40488a:	4770      	bx	lr
  40488c:	20003d00 	.word	0x20003d00
  404890:	20003d08 	.word	0x20003d08

00404894 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  404894:	b580      	push	{r7, lr}
  404896:	b082      	sub	sp, #8
  404898:	af00      	add	r7, sp, #0
  40489a:	6078      	str	r0, [r7, #4]
  40489c:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  40489e:	687b      	ldr	r3, [r7, #4]
  4048a0:	2b00      	cmp	r3, #0
  4048a2:	d103      	bne.n	4048ac <xQueueGenericReset+0x18>
  4048a4:	4b27      	ldr	r3, [pc, #156]	; (404944 <xQueueGenericReset+0xb0>)
  4048a6:	4798      	blx	r3
  4048a8:	bf00      	nop
  4048aa:	e7fd      	b.n	4048a8 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  4048ac:	4b26      	ldr	r3, [pc, #152]	; (404948 <xQueueGenericReset+0xb4>)
  4048ae:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4048b0:	687b      	ldr	r3, [r7, #4]
  4048b2:	681a      	ldr	r2, [r3, #0]
  4048b4:	687b      	ldr	r3, [r7, #4]
  4048b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4048b8:	6879      	ldr	r1, [r7, #4]
  4048ba:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4048bc:	fb01 f303 	mul.w	r3, r1, r3
  4048c0:	441a      	add	r2, r3
  4048c2:	687b      	ldr	r3, [r7, #4]
  4048c4:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  4048c6:	687b      	ldr	r3, [r7, #4]
  4048c8:	2200      	movs	r2, #0
  4048ca:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4048cc:	687b      	ldr	r3, [r7, #4]
  4048ce:	681a      	ldr	r2, [r3, #0]
  4048d0:	687b      	ldr	r3, [r7, #4]
  4048d2:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  4048d4:	687b      	ldr	r3, [r7, #4]
  4048d6:	681a      	ldr	r2, [r3, #0]
  4048d8:	687b      	ldr	r3, [r7, #4]
  4048da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4048dc:	3b01      	subs	r3, #1
  4048de:	6879      	ldr	r1, [r7, #4]
  4048e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4048e2:	fb01 f303 	mul.w	r3, r1, r3
  4048e6:	441a      	add	r2, r3
  4048e8:	687b      	ldr	r3, [r7, #4]
  4048ea:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4048ec:	687b      	ldr	r3, [r7, #4]
  4048ee:	f04f 32ff 	mov.w	r2, #4294967295
  4048f2:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4048f4:	687b      	ldr	r3, [r7, #4]
  4048f6:	f04f 32ff 	mov.w	r2, #4294967295
  4048fa:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  4048fc:	683b      	ldr	r3, [r7, #0]
  4048fe:	2b00      	cmp	r3, #0
  404900:	d10e      	bne.n	404920 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404902:	687b      	ldr	r3, [r7, #4]
  404904:	691b      	ldr	r3, [r3, #16]
  404906:	2b00      	cmp	r3, #0
  404908:	d014      	beq.n	404934 <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  40490a:	687b      	ldr	r3, [r7, #4]
  40490c:	3310      	adds	r3, #16
  40490e:	4618      	mov	r0, r3
  404910:	4b0e      	ldr	r3, [pc, #56]	; (40494c <xQueueGenericReset+0xb8>)
  404912:	4798      	blx	r3
  404914:	4603      	mov	r3, r0
  404916:	2b01      	cmp	r3, #1
  404918:	d10c      	bne.n	404934 <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  40491a:	4b0d      	ldr	r3, [pc, #52]	; (404950 <xQueueGenericReset+0xbc>)
  40491c:	4798      	blx	r3
  40491e:	e009      	b.n	404934 <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  404920:	687b      	ldr	r3, [r7, #4]
  404922:	3310      	adds	r3, #16
  404924:	4618      	mov	r0, r3
  404926:	4b0b      	ldr	r3, [pc, #44]	; (404954 <xQueueGenericReset+0xc0>)
  404928:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  40492a:	687b      	ldr	r3, [r7, #4]
  40492c:	3324      	adds	r3, #36	; 0x24
  40492e:	4618      	mov	r0, r3
  404930:	4b08      	ldr	r3, [pc, #32]	; (404954 <xQueueGenericReset+0xc0>)
  404932:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  404934:	4b08      	ldr	r3, [pc, #32]	; (404958 <xQueueGenericReset+0xc4>)
  404936:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  404938:	2301      	movs	r3, #1
}
  40493a:	4618      	mov	r0, r3
  40493c:	3708      	adds	r7, #8
  40493e:	46bd      	mov	sp, r7
  404940:	bd80      	pop	{r7, pc}
  404942:	bf00      	nop
  404944:	00404539 	.word	0x00404539
  404948:	004044f5 	.word	0x004044f5
  40494c:	004059f1 	.word	0x004059f1
  404950:	004044dd 	.word	0x004044dd
  404954:	00404209 	.word	0x00404209
  404958:	00404511 	.word	0x00404511

0040495c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  40495c:	b580      	push	{r7, lr}
  40495e:	b088      	sub	sp, #32
  404960:	af00      	add	r7, sp, #0
  404962:	60f8      	str	r0, [r7, #12]
  404964:	60b9      	str	r1, [r7, #8]
  404966:	4613      	mov	r3, r2
  404968:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  40496a:	2300      	movs	r3, #0
  40496c:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  40496e:	68fb      	ldr	r3, [r7, #12]
  404970:	2b00      	cmp	r3, #0
  404972:	d02a      	beq.n	4049ca <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  404974:	2050      	movs	r0, #80	; 0x50
  404976:	4b1b      	ldr	r3, [pc, #108]	; (4049e4 <xQueueGenericCreate+0x88>)
  404978:	4798      	blx	r3
  40497a:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  40497c:	69bb      	ldr	r3, [r7, #24]
  40497e:	2b00      	cmp	r3, #0
  404980:	d023      	beq.n	4049ca <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  404982:	68fb      	ldr	r3, [r7, #12]
  404984:	68ba      	ldr	r2, [r7, #8]
  404986:	fb02 f303 	mul.w	r3, r2, r3
  40498a:	3301      	adds	r3, #1
  40498c:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  40498e:	6978      	ldr	r0, [r7, #20]
  404990:	4b14      	ldr	r3, [pc, #80]	; (4049e4 <xQueueGenericCreate+0x88>)
  404992:	4798      	blx	r3
  404994:	4602      	mov	r2, r0
  404996:	69bb      	ldr	r3, [r7, #24]
  404998:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  40499a:	69bb      	ldr	r3, [r7, #24]
  40499c:	681b      	ldr	r3, [r3, #0]
  40499e:	2b00      	cmp	r3, #0
  4049a0:	d010      	beq.n	4049c4 <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  4049a2:	69bb      	ldr	r3, [r7, #24]
  4049a4:	68fa      	ldr	r2, [r7, #12]
  4049a6:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4049a8:	69bb      	ldr	r3, [r7, #24]
  4049aa:	68ba      	ldr	r2, [r7, #8]
  4049ac:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4049ae:	69b8      	ldr	r0, [r7, #24]
  4049b0:	2101      	movs	r1, #1
  4049b2:	4b0d      	ldr	r3, [pc, #52]	; (4049e8 <xQueueGenericCreate+0x8c>)
  4049b4:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  4049b6:	69bb      	ldr	r3, [r7, #24]
  4049b8:	79fa      	ldrb	r2, [r7, #7]
  4049ba:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  4049be:	69bb      	ldr	r3, [r7, #24]
  4049c0:	61fb      	str	r3, [r7, #28]
  4049c2:	e002      	b.n	4049ca <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4049c4:	69b8      	ldr	r0, [r7, #24]
  4049c6:	4b09      	ldr	r3, [pc, #36]	; (4049ec <xQueueGenericCreate+0x90>)
  4049c8:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  4049ca:	69fb      	ldr	r3, [r7, #28]
  4049cc:	2b00      	cmp	r3, #0
  4049ce:	d103      	bne.n	4049d8 <xQueueGenericCreate+0x7c>
  4049d0:	4b07      	ldr	r3, [pc, #28]	; (4049f0 <xQueueGenericCreate+0x94>)
  4049d2:	4798      	blx	r3
  4049d4:	bf00      	nop
  4049d6:	e7fd      	b.n	4049d4 <xQueueGenericCreate+0x78>

	return xReturn;
  4049d8:	69fb      	ldr	r3, [r7, #28]
}
  4049da:	4618      	mov	r0, r3
  4049dc:	3720      	adds	r7, #32
  4049de:	46bd      	mov	sp, r7
  4049e0:	bd80      	pop	{r7, pc}
  4049e2:	bf00      	nop
  4049e4:	004045ed 	.word	0x004045ed
  4049e8:	00404895 	.word	0x00404895
  4049ec:	004046e9 	.word	0x004046e9
  4049f0:	00404539 	.word	0x00404539

004049f4 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  4049f4:	b590      	push	{r4, r7, lr}
  4049f6:	b085      	sub	sp, #20
  4049f8:	af00      	add	r7, sp, #0
  4049fa:	4603      	mov	r3, r0
  4049fc:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4049fe:	2050      	movs	r0, #80	; 0x50
  404a00:	4b21      	ldr	r3, [pc, #132]	; (404a88 <xQueueCreateMutex+0x94>)
  404a02:	4798      	blx	r3
  404a04:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  404a06:	68fb      	ldr	r3, [r7, #12]
  404a08:	2b00      	cmp	r3, #0
  404a0a:	d030      	beq.n	404a6e <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  404a0c:	68fb      	ldr	r3, [r7, #12]
  404a0e:	2200      	movs	r2, #0
  404a10:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  404a12:	68fb      	ldr	r3, [r7, #12]
  404a14:	2200      	movs	r2, #0
  404a16:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  404a18:	68fb      	ldr	r3, [r7, #12]
  404a1a:	2200      	movs	r2, #0
  404a1c:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  404a1e:	68fb      	ldr	r3, [r7, #12]
  404a20:	2200      	movs	r2, #0
  404a22:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  404a24:	68fb      	ldr	r3, [r7, #12]
  404a26:	2200      	movs	r2, #0
  404a28:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  404a2a:	68fb      	ldr	r3, [r7, #12]
  404a2c:	2201      	movs	r2, #1
  404a2e:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  404a30:	68fb      	ldr	r3, [r7, #12]
  404a32:	2200      	movs	r2, #0
  404a34:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  404a36:	68fb      	ldr	r3, [r7, #12]
  404a38:	f04f 32ff 	mov.w	r2, #4294967295
  404a3c:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  404a3e:	68fb      	ldr	r3, [r7, #12]
  404a40:	f04f 32ff 	mov.w	r2, #4294967295
  404a44:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  404a46:	68fb      	ldr	r3, [r7, #12]
  404a48:	79fa      	ldrb	r2, [r7, #7]
  404a4a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  404a4e:	68fb      	ldr	r3, [r7, #12]
  404a50:	3310      	adds	r3, #16
  404a52:	4618      	mov	r0, r3
  404a54:	4b0d      	ldr	r3, [pc, #52]	; (404a8c <xQueueCreateMutex+0x98>)
  404a56:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  404a58:	68fb      	ldr	r3, [r7, #12]
  404a5a:	3324      	adds	r3, #36	; 0x24
  404a5c:	4618      	mov	r0, r3
  404a5e:	4b0b      	ldr	r3, [pc, #44]	; (404a8c <xQueueCreateMutex+0x98>)
  404a60:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  404a62:	68f8      	ldr	r0, [r7, #12]
  404a64:	2100      	movs	r1, #0
  404a66:	2200      	movs	r2, #0
  404a68:	2300      	movs	r3, #0
  404a6a:	4c09      	ldr	r4, [pc, #36]	; (404a90 <xQueueCreateMutex+0x9c>)
  404a6c:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  404a6e:	68fb      	ldr	r3, [r7, #12]
  404a70:	2b00      	cmp	r3, #0
  404a72:	d103      	bne.n	404a7c <xQueueCreateMutex+0x88>
  404a74:	4b07      	ldr	r3, [pc, #28]	; (404a94 <xQueueCreateMutex+0xa0>)
  404a76:	4798      	blx	r3
  404a78:	bf00      	nop
  404a7a:	e7fd      	b.n	404a78 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  404a7c:	68fb      	ldr	r3, [r7, #12]
	}
  404a7e:	4618      	mov	r0, r3
  404a80:	3714      	adds	r7, #20
  404a82:	46bd      	mov	sp, r7
  404a84:	bd90      	pop	{r4, r7, pc}
  404a86:	bf00      	nop
  404a88:	004045ed 	.word	0x004045ed
  404a8c:	00404209 	.word	0x00404209
  404a90:	00404a99 	.word	0x00404a99
  404a94:	00404539 	.word	0x00404539

00404a98 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  404a98:	b580      	push	{r7, lr}
  404a9a:	b088      	sub	sp, #32
  404a9c:	af00      	add	r7, sp, #0
  404a9e:	60f8      	str	r0, [r7, #12]
  404aa0:	60b9      	str	r1, [r7, #8]
  404aa2:	607a      	str	r2, [r7, #4]
  404aa4:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  404aa6:	2300      	movs	r3, #0
  404aa8:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  404aaa:	68fb      	ldr	r3, [r7, #12]
  404aac:	2b00      	cmp	r3, #0
  404aae:	d103      	bne.n	404ab8 <xQueueGenericSend+0x20>
  404ab0:	4b48      	ldr	r3, [pc, #288]	; (404bd4 <xQueueGenericSend+0x13c>)
  404ab2:	4798      	blx	r3
  404ab4:	bf00      	nop
  404ab6:	e7fd      	b.n	404ab4 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  404ab8:	68bb      	ldr	r3, [r7, #8]
  404aba:	2b00      	cmp	r3, #0
  404abc:	d103      	bne.n	404ac6 <xQueueGenericSend+0x2e>
  404abe:	68fb      	ldr	r3, [r7, #12]
  404ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404ac2:	2b00      	cmp	r3, #0
  404ac4:	d101      	bne.n	404aca <xQueueGenericSend+0x32>
  404ac6:	2301      	movs	r3, #1
  404ac8:	e000      	b.n	404acc <xQueueGenericSend+0x34>
  404aca:	2300      	movs	r3, #0
  404acc:	2b00      	cmp	r3, #0
  404ace:	d103      	bne.n	404ad8 <xQueueGenericSend+0x40>
  404ad0:	4b40      	ldr	r3, [pc, #256]	; (404bd4 <xQueueGenericSend+0x13c>)
  404ad2:	4798      	blx	r3
  404ad4:	bf00      	nop
  404ad6:	e7fd      	b.n	404ad4 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  404ad8:	4b3f      	ldr	r3, [pc, #252]	; (404bd8 <xQueueGenericSend+0x140>)
  404ada:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  404adc:	68fb      	ldr	r3, [r7, #12]
  404ade:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404ae0:	68fb      	ldr	r3, [r7, #12]
  404ae2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404ae4:	429a      	cmp	r2, r3
  404ae6:	d216      	bcs.n	404b16 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  404ae8:	68f8      	ldr	r0, [r7, #12]
  404aea:	68b9      	ldr	r1, [r7, #8]
  404aec:	683a      	ldr	r2, [r7, #0]
  404aee:	4b3b      	ldr	r3, [pc, #236]	; (404bdc <xQueueGenericSend+0x144>)
  404af0:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404af2:	68fb      	ldr	r3, [r7, #12]
  404af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404af6:	2b00      	cmp	r3, #0
  404af8:	d009      	beq.n	404b0e <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  404afa:	68fb      	ldr	r3, [r7, #12]
  404afc:	3324      	adds	r3, #36	; 0x24
  404afe:	4618      	mov	r0, r3
  404b00:	4b37      	ldr	r3, [pc, #220]	; (404be0 <xQueueGenericSend+0x148>)
  404b02:	4798      	blx	r3
  404b04:	4603      	mov	r3, r0
  404b06:	2b01      	cmp	r3, #1
  404b08:	d101      	bne.n	404b0e <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  404b0a:	4b36      	ldr	r3, [pc, #216]	; (404be4 <xQueueGenericSend+0x14c>)
  404b0c:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  404b0e:	4b36      	ldr	r3, [pc, #216]	; (404be8 <xQueueGenericSend+0x150>)
  404b10:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  404b12:	2301      	movs	r3, #1
  404b14:	e059      	b.n	404bca <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  404b16:	687b      	ldr	r3, [r7, #4]
  404b18:	2b00      	cmp	r3, #0
  404b1a:	d103      	bne.n	404b24 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  404b1c:	4b32      	ldr	r3, [pc, #200]	; (404be8 <xQueueGenericSend+0x150>)
  404b1e:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  404b20:	2300      	movs	r3, #0
  404b22:	e052      	b.n	404bca <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  404b24:	69fb      	ldr	r3, [r7, #28]
  404b26:	2b00      	cmp	r3, #0
  404b28:	d106      	bne.n	404b38 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  404b2a:	f107 0314 	add.w	r3, r7, #20
  404b2e:	4618      	mov	r0, r3
  404b30:	4b2e      	ldr	r3, [pc, #184]	; (404bec <xQueueGenericSend+0x154>)
  404b32:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  404b34:	2301      	movs	r3, #1
  404b36:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  404b38:	4b2b      	ldr	r3, [pc, #172]	; (404be8 <xQueueGenericSend+0x150>)
  404b3a:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  404b3c:	4b2c      	ldr	r3, [pc, #176]	; (404bf0 <xQueueGenericSend+0x158>)
  404b3e:	4798      	blx	r3
		prvLockQueue( pxQueue );
  404b40:	4b25      	ldr	r3, [pc, #148]	; (404bd8 <xQueueGenericSend+0x140>)
  404b42:	4798      	blx	r3
  404b44:	68fb      	ldr	r3, [r7, #12]
  404b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404b48:	f1b3 3fff 	cmp.w	r3, #4294967295
  404b4c:	d102      	bne.n	404b54 <xQueueGenericSend+0xbc>
  404b4e:	68fb      	ldr	r3, [r7, #12]
  404b50:	2200      	movs	r2, #0
  404b52:	645a      	str	r2, [r3, #68]	; 0x44
  404b54:	68fb      	ldr	r3, [r7, #12]
  404b56:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404b58:	f1b3 3fff 	cmp.w	r3, #4294967295
  404b5c:	d102      	bne.n	404b64 <xQueueGenericSend+0xcc>
  404b5e:	68fb      	ldr	r3, [r7, #12]
  404b60:	2200      	movs	r2, #0
  404b62:	649a      	str	r2, [r3, #72]	; 0x48
  404b64:	4b20      	ldr	r3, [pc, #128]	; (404be8 <xQueueGenericSend+0x150>)
  404b66:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404b68:	f107 0214 	add.w	r2, r7, #20
  404b6c:	1d3b      	adds	r3, r7, #4
  404b6e:	4610      	mov	r0, r2
  404b70:	4619      	mov	r1, r3
  404b72:	4b20      	ldr	r3, [pc, #128]	; (404bf4 <xQueueGenericSend+0x15c>)
  404b74:	4798      	blx	r3
  404b76:	4603      	mov	r3, r0
  404b78:	2b00      	cmp	r3, #0
  404b7a:	d11e      	bne.n	404bba <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  404b7c:	68f8      	ldr	r0, [r7, #12]
  404b7e:	4b1e      	ldr	r3, [pc, #120]	; (404bf8 <xQueueGenericSend+0x160>)
  404b80:	4798      	blx	r3
  404b82:	4603      	mov	r3, r0
  404b84:	2b00      	cmp	r3, #0
  404b86:	d012      	beq.n	404bae <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  404b88:	68fb      	ldr	r3, [r7, #12]
  404b8a:	f103 0210 	add.w	r2, r3, #16
  404b8e:	687b      	ldr	r3, [r7, #4]
  404b90:	4610      	mov	r0, r2
  404b92:	4619      	mov	r1, r3
  404b94:	4b19      	ldr	r3, [pc, #100]	; (404bfc <xQueueGenericSend+0x164>)
  404b96:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  404b98:	68f8      	ldr	r0, [r7, #12]
  404b9a:	4b19      	ldr	r3, [pc, #100]	; (404c00 <xQueueGenericSend+0x168>)
  404b9c:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  404b9e:	4b19      	ldr	r3, [pc, #100]	; (404c04 <xQueueGenericSend+0x16c>)
  404ba0:	4798      	blx	r3
  404ba2:	4603      	mov	r3, r0
  404ba4:	2b00      	cmp	r3, #0
  404ba6:	d10f      	bne.n	404bc8 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  404ba8:	4b0e      	ldr	r3, [pc, #56]	; (404be4 <xQueueGenericSend+0x14c>)
  404baa:	4798      	blx	r3
  404bac:	e00c      	b.n	404bc8 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  404bae:	68f8      	ldr	r0, [r7, #12]
  404bb0:	4b13      	ldr	r3, [pc, #76]	; (404c00 <xQueueGenericSend+0x168>)
  404bb2:	4798      	blx	r3
				( void ) xTaskResumeAll();
  404bb4:	4b13      	ldr	r3, [pc, #76]	; (404c04 <xQueueGenericSend+0x16c>)
  404bb6:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  404bb8:	e78e      	b.n	404ad8 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  404bba:	68f8      	ldr	r0, [r7, #12]
  404bbc:	4b10      	ldr	r3, [pc, #64]	; (404c00 <xQueueGenericSend+0x168>)
  404bbe:	4798      	blx	r3
			( void ) xTaskResumeAll();
  404bc0:	4b10      	ldr	r3, [pc, #64]	; (404c04 <xQueueGenericSend+0x16c>)
  404bc2:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  404bc4:	2300      	movs	r3, #0
  404bc6:	e000      	b.n	404bca <xQueueGenericSend+0x132>
		}
	}
  404bc8:	e786      	b.n	404ad8 <xQueueGenericSend+0x40>
}
  404bca:	4618      	mov	r0, r3
  404bcc:	3720      	adds	r7, #32
  404bce:	46bd      	mov	sp, r7
  404bd0:	bd80      	pop	{r7, pc}
  404bd2:	bf00      	nop
  404bd4:	00404539 	.word	0x00404539
  404bd8:	004044f5 	.word	0x004044f5
  404bdc:	00404e9d 	.word	0x00404e9d
  404be0:	004059f1 	.word	0x004059f1
  404be4:	004044dd 	.word	0x004044dd
  404be8:	00404511 	.word	0x00404511
  404bec:	00405aad 	.word	0x00405aad
  404bf0:	00405475 	.word	0x00405475
  404bf4:	00405ae5 	.word	0x00405ae5
  404bf8:	00405089 	.word	0x00405089
  404bfc:	00405911 	.word	0x00405911
  404c00:	00404fad 	.word	0x00404fad
  404c04:	00405491 	.word	0x00405491

00404c08 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  404c08:	b580      	push	{r7, lr}
  404c0a:	b086      	sub	sp, #24
  404c0c:	af00      	add	r7, sp, #0
  404c0e:	60f8      	str	r0, [r7, #12]
  404c10:	60b9      	str	r1, [r7, #8]
  404c12:	607a      	str	r2, [r7, #4]
  404c14:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  404c16:	68fb      	ldr	r3, [r7, #12]
  404c18:	2b00      	cmp	r3, #0
  404c1a:	d103      	bne.n	404c24 <xQueueGenericSendFromISR+0x1c>
  404c1c:	4b25      	ldr	r3, [pc, #148]	; (404cb4 <xQueueGenericSendFromISR+0xac>)
  404c1e:	4798      	blx	r3
  404c20:	bf00      	nop
  404c22:	e7fd      	b.n	404c20 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  404c24:	68bb      	ldr	r3, [r7, #8]
  404c26:	2b00      	cmp	r3, #0
  404c28:	d103      	bne.n	404c32 <xQueueGenericSendFromISR+0x2a>
  404c2a:	68fb      	ldr	r3, [r7, #12]
  404c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404c2e:	2b00      	cmp	r3, #0
  404c30:	d101      	bne.n	404c36 <xQueueGenericSendFromISR+0x2e>
  404c32:	2301      	movs	r3, #1
  404c34:	e000      	b.n	404c38 <xQueueGenericSendFromISR+0x30>
  404c36:	2300      	movs	r3, #0
  404c38:	2b00      	cmp	r3, #0
  404c3a:	d103      	bne.n	404c44 <xQueueGenericSendFromISR+0x3c>
  404c3c:	4b1d      	ldr	r3, [pc, #116]	; (404cb4 <xQueueGenericSendFromISR+0xac>)
  404c3e:	4798      	blx	r3
  404c40:	bf00      	nop
  404c42:	e7fd      	b.n	404c40 <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  404c44:	4b1b      	ldr	r3, [pc, #108]	; (404cb4 <xQueueGenericSendFromISR+0xac>)
  404c46:	4798      	blx	r3
  404c48:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  404c4a:	68fb      	ldr	r3, [r7, #12]
  404c4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404c4e:	68fb      	ldr	r3, [r7, #12]
  404c50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  404c52:	429a      	cmp	r2, r3
  404c54:	d224      	bcs.n	404ca0 <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  404c56:	68f8      	ldr	r0, [r7, #12]
  404c58:	68b9      	ldr	r1, [r7, #8]
  404c5a:	683a      	ldr	r2, [r7, #0]
  404c5c:	4b16      	ldr	r3, [pc, #88]	; (404cb8 <xQueueGenericSendFromISR+0xb0>)
  404c5e:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  404c60:	68fb      	ldr	r3, [r7, #12]
  404c62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404c64:	f1b3 3fff 	cmp.w	r3, #4294967295
  404c68:	d112      	bne.n	404c90 <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404c6a:	68fb      	ldr	r3, [r7, #12]
  404c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404c6e:	2b00      	cmp	r3, #0
  404c70:	d013      	beq.n	404c9a <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404c72:	68fb      	ldr	r3, [r7, #12]
  404c74:	3324      	adds	r3, #36	; 0x24
  404c76:	4618      	mov	r0, r3
  404c78:	4b10      	ldr	r3, [pc, #64]	; (404cbc <xQueueGenericSendFromISR+0xb4>)
  404c7a:	4798      	blx	r3
  404c7c:	4603      	mov	r3, r0
  404c7e:	2b00      	cmp	r3, #0
  404c80:	d00b      	beq.n	404c9a <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  404c82:	687b      	ldr	r3, [r7, #4]
  404c84:	2b00      	cmp	r3, #0
  404c86:	d008      	beq.n	404c9a <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  404c88:	687b      	ldr	r3, [r7, #4]
  404c8a:	2201      	movs	r2, #1
  404c8c:	601a      	str	r2, [r3, #0]
  404c8e:	e004      	b.n	404c9a <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  404c90:	68fb      	ldr	r3, [r7, #12]
  404c92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404c94:	1c5a      	adds	r2, r3, #1
  404c96:	68fb      	ldr	r3, [r7, #12]
  404c98:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  404c9a:	2301      	movs	r3, #1
  404c9c:	617b      	str	r3, [r7, #20]
  404c9e:	e001      	b.n	404ca4 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  404ca0:	2300      	movs	r3, #0
  404ca2:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  404ca4:	6938      	ldr	r0, [r7, #16]
  404ca6:	4b06      	ldr	r3, [pc, #24]	; (404cc0 <xQueueGenericSendFromISR+0xb8>)
  404ca8:	4798      	blx	r3

	return xReturn;
  404caa:	697b      	ldr	r3, [r7, #20]
}
  404cac:	4618      	mov	r0, r3
  404cae:	3718      	adds	r7, #24
  404cb0:	46bd      	mov	sp, r7
  404cb2:	bd80      	pop	{r7, pc}
  404cb4:	00404539 	.word	0x00404539
  404cb8:	00404e9d 	.word	0x00404e9d
  404cbc:	004059f1 	.word	0x004059f1
  404cc0:	0040454d 	.word	0x0040454d

00404cc4 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  404cc4:	b580      	push	{r7, lr}
  404cc6:	b088      	sub	sp, #32
  404cc8:	af00      	add	r7, sp, #0
  404cca:	60f8      	str	r0, [r7, #12]
  404ccc:	60b9      	str	r1, [r7, #8]
  404cce:	607a      	str	r2, [r7, #4]
  404cd0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  404cd2:	2300      	movs	r3, #0
  404cd4:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  404cd6:	68fb      	ldr	r3, [r7, #12]
  404cd8:	2b00      	cmp	r3, #0
  404cda:	d103      	bne.n	404ce4 <xQueueGenericReceive+0x20>
  404cdc:	4b60      	ldr	r3, [pc, #384]	; (404e60 <xQueueGenericReceive+0x19c>)
  404cde:	4798      	blx	r3
  404ce0:	bf00      	nop
  404ce2:	e7fd      	b.n	404ce0 <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  404ce4:	68bb      	ldr	r3, [r7, #8]
  404ce6:	2b00      	cmp	r3, #0
  404ce8:	d103      	bne.n	404cf2 <xQueueGenericReceive+0x2e>
  404cea:	68fb      	ldr	r3, [r7, #12]
  404cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404cee:	2b00      	cmp	r3, #0
  404cf0:	d101      	bne.n	404cf6 <xQueueGenericReceive+0x32>
  404cf2:	2301      	movs	r3, #1
  404cf4:	e000      	b.n	404cf8 <xQueueGenericReceive+0x34>
  404cf6:	2300      	movs	r3, #0
  404cf8:	2b00      	cmp	r3, #0
  404cfa:	d103      	bne.n	404d04 <xQueueGenericReceive+0x40>
  404cfc:	4b58      	ldr	r3, [pc, #352]	; (404e60 <xQueueGenericReceive+0x19c>)
  404cfe:	4798      	blx	r3
  404d00:	bf00      	nop
  404d02:	e7fd      	b.n	404d00 <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  404d04:	4b57      	ldr	r3, [pc, #348]	; (404e64 <xQueueGenericReceive+0x1a0>)
  404d06:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  404d08:	68fb      	ldr	r3, [r7, #12]
  404d0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404d0c:	2b00      	cmp	r3, #0
  404d0e:	d03b      	beq.n	404d88 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  404d10:	68fb      	ldr	r3, [r7, #12]
  404d12:	68db      	ldr	r3, [r3, #12]
  404d14:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  404d16:	68f8      	ldr	r0, [r7, #12]
  404d18:	68b9      	ldr	r1, [r7, #8]
  404d1a:	4b53      	ldr	r3, [pc, #332]	; (404e68 <xQueueGenericReceive+0x1a4>)
  404d1c:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  404d1e:	683b      	ldr	r3, [r7, #0]
  404d20:	2b00      	cmp	r3, #0
  404d22:	d11c      	bne.n	404d5e <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  404d24:	68fb      	ldr	r3, [r7, #12]
  404d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404d28:	1e5a      	subs	r2, r3, #1
  404d2a:	68fb      	ldr	r3, [r7, #12]
  404d2c:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404d2e:	68fb      	ldr	r3, [r7, #12]
  404d30:	681b      	ldr	r3, [r3, #0]
  404d32:	2b00      	cmp	r3, #0
  404d34:	d104      	bne.n	404d40 <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  404d36:	4b4d      	ldr	r3, [pc, #308]	; (404e6c <xQueueGenericReceive+0x1a8>)
  404d38:	4798      	blx	r3
  404d3a:	4602      	mov	r2, r0
  404d3c:	68fb      	ldr	r3, [r7, #12]
  404d3e:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404d40:	68fb      	ldr	r3, [r7, #12]
  404d42:	691b      	ldr	r3, [r3, #16]
  404d44:	2b00      	cmp	r3, #0
  404d46:	d01b      	beq.n	404d80 <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  404d48:	68fb      	ldr	r3, [r7, #12]
  404d4a:	3310      	adds	r3, #16
  404d4c:	4618      	mov	r0, r3
  404d4e:	4b48      	ldr	r3, [pc, #288]	; (404e70 <xQueueGenericReceive+0x1ac>)
  404d50:	4798      	blx	r3
  404d52:	4603      	mov	r3, r0
  404d54:	2b01      	cmp	r3, #1
  404d56:	d113      	bne.n	404d80 <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  404d58:	4b46      	ldr	r3, [pc, #280]	; (404e74 <xQueueGenericReceive+0x1b0>)
  404d5a:	4798      	blx	r3
  404d5c:	e010      	b.n	404d80 <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  404d5e:	68fb      	ldr	r3, [r7, #12]
  404d60:	69ba      	ldr	r2, [r7, #24]
  404d62:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404d64:	68fb      	ldr	r3, [r7, #12]
  404d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404d68:	2b00      	cmp	r3, #0
  404d6a:	d009      	beq.n	404d80 <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404d6c:	68fb      	ldr	r3, [r7, #12]
  404d6e:	3324      	adds	r3, #36	; 0x24
  404d70:	4618      	mov	r0, r3
  404d72:	4b3f      	ldr	r3, [pc, #252]	; (404e70 <xQueueGenericReceive+0x1ac>)
  404d74:	4798      	blx	r3
  404d76:	4603      	mov	r3, r0
  404d78:	2b00      	cmp	r3, #0
  404d7a:	d001      	beq.n	404d80 <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  404d7c:	4b3d      	ldr	r3, [pc, #244]	; (404e74 <xQueueGenericReceive+0x1b0>)
  404d7e:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  404d80:	4b3d      	ldr	r3, [pc, #244]	; (404e78 <xQueueGenericReceive+0x1b4>)
  404d82:	4798      	blx	r3
				return pdPASS;
  404d84:	2301      	movs	r3, #1
  404d86:	e066      	b.n	404e56 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  404d88:	687b      	ldr	r3, [r7, #4]
  404d8a:	2b00      	cmp	r3, #0
  404d8c:	d103      	bne.n	404d96 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  404d8e:	4b3a      	ldr	r3, [pc, #232]	; (404e78 <xQueueGenericReceive+0x1b4>)
  404d90:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  404d92:	2300      	movs	r3, #0
  404d94:	e05f      	b.n	404e56 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  404d96:	69fb      	ldr	r3, [r7, #28]
  404d98:	2b00      	cmp	r3, #0
  404d9a:	d106      	bne.n	404daa <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  404d9c:	f107 0310 	add.w	r3, r7, #16
  404da0:	4618      	mov	r0, r3
  404da2:	4b36      	ldr	r3, [pc, #216]	; (404e7c <xQueueGenericReceive+0x1b8>)
  404da4:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  404da6:	2301      	movs	r3, #1
  404da8:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  404daa:	4b33      	ldr	r3, [pc, #204]	; (404e78 <xQueueGenericReceive+0x1b4>)
  404dac:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  404dae:	4b34      	ldr	r3, [pc, #208]	; (404e80 <xQueueGenericReceive+0x1bc>)
  404db0:	4798      	blx	r3
		prvLockQueue( pxQueue );
  404db2:	4b2c      	ldr	r3, [pc, #176]	; (404e64 <xQueueGenericReceive+0x1a0>)
  404db4:	4798      	blx	r3
  404db6:	68fb      	ldr	r3, [r7, #12]
  404db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  404dba:	f1b3 3fff 	cmp.w	r3, #4294967295
  404dbe:	d102      	bne.n	404dc6 <xQueueGenericReceive+0x102>
  404dc0:	68fb      	ldr	r3, [r7, #12]
  404dc2:	2200      	movs	r2, #0
  404dc4:	645a      	str	r2, [r3, #68]	; 0x44
  404dc6:	68fb      	ldr	r3, [r7, #12]
  404dc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404dca:	f1b3 3fff 	cmp.w	r3, #4294967295
  404dce:	d102      	bne.n	404dd6 <xQueueGenericReceive+0x112>
  404dd0:	68fb      	ldr	r3, [r7, #12]
  404dd2:	2200      	movs	r2, #0
  404dd4:	649a      	str	r2, [r3, #72]	; 0x48
  404dd6:	4b28      	ldr	r3, [pc, #160]	; (404e78 <xQueueGenericReceive+0x1b4>)
  404dd8:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  404dda:	f107 0210 	add.w	r2, r7, #16
  404dde:	1d3b      	adds	r3, r7, #4
  404de0:	4610      	mov	r0, r2
  404de2:	4619      	mov	r1, r3
  404de4:	4b27      	ldr	r3, [pc, #156]	; (404e84 <xQueueGenericReceive+0x1c0>)
  404de6:	4798      	blx	r3
  404de8:	4603      	mov	r3, r0
  404dea:	2b00      	cmp	r3, #0
  404dec:	d12b      	bne.n	404e46 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  404dee:	68f8      	ldr	r0, [r7, #12]
  404df0:	4b25      	ldr	r3, [pc, #148]	; (404e88 <xQueueGenericReceive+0x1c4>)
  404df2:	4798      	blx	r3
  404df4:	4603      	mov	r3, r0
  404df6:	2b00      	cmp	r3, #0
  404df8:	d01f      	beq.n	404e3a <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404dfa:	68fb      	ldr	r3, [r7, #12]
  404dfc:	681b      	ldr	r3, [r3, #0]
  404dfe:	2b00      	cmp	r3, #0
  404e00:	d108      	bne.n	404e14 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  404e02:	4b18      	ldr	r3, [pc, #96]	; (404e64 <xQueueGenericReceive+0x1a0>)
  404e04:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  404e06:	68fb      	ldr	r3, [r7, #12]
  404e08:	685b      	ldr	r3, [r3, #4]
  404e0a:	4618      	mov	r0, r3
  404e0c:	4b1f      	ldr	r3, [pc, #124]	; (404e8c <xQueueGenericReceive+0x1c8>)
  404e0e:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  404e10:	4b19      	ldr	r3, [pc, #100]	; (404e78 <xQueueGenericReceive+0x1b4>)
  404e12:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  404e14:	68fb      	ldr	r3, [r7, #12]
  404e16:	f103 0224 	add.w	r2, r3, #36	; 0x24
  404e1a:	687b      	ldr	r3, [r7, #4]
  404e1c:	4610      	mov	r0, r2
  404e1e:	4619      	mov	r1, r3
  404e20:	4b1b      	ldr	r3, [pc, #108]	; (404e90 <xQueueGenericReceive+0x1cc>)
  404e22:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  404e24:	68f8      	ldr	r0, [r7, #12]
  404e26:	4b1b      	ldr	r3, [pc, #108]	; (404e94 <xQueueGenericReceive+0x1d0>)
  404e28:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  404e2a:	4b1b      	ldr	r3, [pc, #108]	; (404e98 <xQueueGenericReceive+0x1d4>)
  404e2c:	4798      	blx	r3
  404e2e:	4603      	mov	r3, r0
  404e30:	2b00      	cmp	r3, #0
  404e32:	d10f      	bne.n	404e54 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  404e34:	4b0f      	ldr	r3, [pc, #60]	; (404e74 <xQueueGenericReceive+0x1b0>)
  404e36:	4798      	blx	r3
  404e38:	e00c      	b.n	404e54 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  404e3a:	68f8      	ldr	r0, [r7, #12]
  404e3c:	4b15      	ldr	r3, [pc, #84]	; (404e94 <xQueueGenericReceive+0x1d0>)
  404e3e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  404e40:	4b15      	ldr	r3, [pc, #84]	; (404e98 <xQueueGenericReceive+0x1d4>)
  404e42:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  404e44:	e75e      	b.n	404d04 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  404e46:	68f8      	ldr	r0, [r7, #12]
  404e48:	4b12      	ldr	r3, [pc, #72]	; (404e94 <xQueueGenericReceive+0x1d0>)
  404e4a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  404e4c:	4b12      	ldr	r3, [pc, #72]	; (404e98 <xQueueGenericReceive+0x1d4>)
  404e4e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  404e50:	2300      	movs	r3, #0
  404e52:	e000      	b.n	404e56 <xQueueGenericReceive+0x192>
		}
	}
  404e54:	e756      	b.n	404d04 <xQueueGenericReceive+0x40>
}
  404e56:	4618      	mov	r0, r3
  404e58:	3720      	adds	r7, #32
  404e5a:	46bd      	mov	sp, r7
  404e5c:	bd80      	pop	{r7, pc}
  404e5e:	bf00      	nop
  404e60:	00404539 	.word	0x00404539
  404e64:	004044f5 	.word	0x004044f5
  404e68:	00404f5d 	.word	0x00404f5d
  404e6c:	00405f55 	.word	0x00405f55
  404e70:	004059f1 	.word	0x004059f1
  404e74:	004044dd 	.word	0x004044dd
  404e78:	00404511 	.word	0x00404511
  404e7c:	00405aad 	.word	0x00405aad
  404e80:	00405475 	.word	0x00405475
  404e84:	00405ae5 	.word	0x00405ae5
  404e88:	00405055 	.word	0x00405055
  404e8c:	00405fb1 	.word	0x00405fb1
  404e90:	00405911 	.word	0x00405911
  404e94:	00404fad 	.word	0x00404fad
  404e98:	00405491 	.word	0x00405491

00404e9c <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  404e9c:	b580      	push	{r7, lr}
  404e9e:	b084      	sub	sp, #16
  404ea0:	af00      	add	r7, sp, #0
  404ea2:	60f8      	str	r0, [r7, #12]
  404ea4:	60b9      	str	r1, [r7, #8]
  404ea6:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  404ea8:	68fb      	ldr	r3, [r7, #12]
  404eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404eac:	2b00      	cmp	r3, #0
  404eae:	d10c      	bne.n	404eca <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  404eb0:	68fb      	ldr	r3, [r7, #12]
  404eb2:	681b      	ldr	r3, [r3, #0]
  404eb4:	2b00      	cmp	r3, #0
  404eb6:	d145      	bne.n	404f44 <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  404eb8:	68fb      	ldr	r3, [r7, #12]
  404eba:	685b      	ldr	r3, [r3, #4]
  404ebc:	4618      	mov	r0, r3
  404ebe:	4b25      	ldr	r3, [pc, #148]	; (404f54 <prvCopyDataToQueue+0xb8>)
  404ec0:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  404ec2:	68fb      	ldr	r3, [r7, #12]
  404ec4:	2200      	movs	r2, #0
  404ec6:	605a      	str	r2, [r3, #4]
  404ec8:	e03c      	b.n	404f44 <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  404eca:	687b      	ldr	r3, [r7, #4]
  404ecc:	2b00      	cmp	r3, #0
  404ece:	d11a      	bne.n	404f06 <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  404ed0:	68fb      	ldr	r3, [r7, #12]
  404ed2:	689a      	ldr	r2, [r3, #8]
  404ed4:	68fb      	ldr	r3, [r7, #12]
  404ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404ed8:	4610      	mov	r0, r2
  404eda:	68b9      	ldr	r1, [r7, #8]
  404edc:	461a      	mov	r2, r3
  404ede:	4b1e      	ldr	r3, [pc, #120]	; (404f58 <prvCopyDataToQueue+0xbc>)
  404ee0:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  404ee2:	68fb      	ldr	r3, [r7, #12]
  404ee4:	689a      	ldr	r2, [r3, #8]
  404ee6:	68fb      	ldr	r3, [r7, #12]
  404ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404eea:	441a      	add	r2, r3
  404eec:	68fb      	ldr	r3, [r7, #12]
  404eee:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  404ef0:	68fb      	ldr	r3, [r7, #12]
  404ef2:	689a      	ldr	r2, [r3, #8]
  404ef4:	68fb      	ldr	r3, [r7, #12]
  404ef6:	685b      	ldr	r3, [r3, #4]
  404ef8:	429a      	cmp	r2, r3
  404efa:	d323      	bcc.n	404f44 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  404efc:	68fb      	ldr	r3, [r7, #12]
  404efe:	681a      	ldr	r2, [r3, #0]
  404f00:	68fb      	ldr	r3, [r7, #12]
  404f02:	609a      	str	r2, [r3, #8]
  404f04:	e01e      	b.n	404f44 <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  404f06:	68fb      	ldr	r3, [r7, #12]
  404f08:	68da      	ldr	r2, [r3, #12]
  404f0a:	68fb      	ldr	r3, [r7, #12]
  404f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404f0e:	4610      	mov	r0, r2
  404f10:	68b9      	ldr	r1, [r7, #8]
  404f12:	461a      	mov	r2, r3
  404f14:	4b10      	ldr	r3, [pc, #64]	; (404f58 <prvCopyDataToQueue+0xbc>)
  404f16:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  404f18:	68fb      	ldr	r3, [r7, #12]
  404f1a:	68da      	ldr	r2, [r3, #12]
  404f1c:	68fb      	ldr	r3, [r7, #12]
  404f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404f20:	425b      	negs	r3, r3
  404f22:	441a      	add	r2, r3
  404f24:	68fb      	ldr	r3, [r7, #12]
  404f26:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  404f28:	68fb      	ldr	r3, [r7, #12]
  404f2a:	68da      	ldr	r2, [r3, #12]
  404f2c:	68fb      	ldr	r3, [r7, #12]
  404f2e:	681b      	ldr	r3, [r3, #0]
  404f30:	429a      	cmp	r2, r3
  404f32:	d207      	bcs.n	404f44 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  404f34:	68fb      	ldr	r3, [r7, #12]
  404f36:	685a      	ldr	r2, [r3, #4]
  404f38:	68fb      	ldr	r3, [r7, #12]
  404f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404f3c:	425b      	negs	r3, r3
  404f3e:	441a      	add	r2, r3
  404f40:	68fb      	ldr	r3, [r7, #12]
  404f42:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  404f44:	68fb      	ldr	r3, [r7, #12]
  404f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  404f48:	1c5a      	adds	r2, r3, #1
  404f4a:	68fb      	ldr	r3, [r7, #12]
  404f4c:	639a      	str	r2, [r3, #56]	; 0x38
}
  404f4e:	3710      	adds	r7, #16
  404f50:	46bd      	mov	sp, r7
  404f52:	bd80      	pop	{r7, pc}
  404f54:	00406061 	.word	0x00406061
  404f58:	004081d1 	.word	0x004081d1

00404f5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  404f5c:	b580      	push	{r7, lr}
  404f5e:	b082      	sub	sp, #8
  404f60:	af00      	add	r7, sp, #0
  404f62:	6078      	str	r0, [r7, #4]
  404f64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  404f66:	687b      	ldr	r3, [r7, #4]
  404f68:	681b      	ldr	r3, [r3, #0]
  404f6a:	2b00      	cmp	r3, #0
  404f6c:	d019      	beq.n	404fa2 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  404f6e:	687b      	ldr	r3, [r7, #4]
  404f70:	68da      	ldr	r2, [r3, #12]
  404f72:	687b      	ldr	r3, [r7, #4]
  404f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404f76:	441a      	add	r2, r3
  404f78:	687b      	ldr	r3, [r7, #4]
  404f7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  404f7c:	687b      	ldr	r3, [r7, #4]
  404f7e:	68da      	ldr	r2, [r3, #12]
  404f80:	687b      	ldr	r3, [r7, #4]
  404f82:	685b      	ldr	r3, [r3, #4]
  404f84:	429a      	cmp	r2, r3
  404f86:	d303      	bcc.n	404f90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  404f88:	687b      	ldr	r3, [r7, #4]
  404f8a:	681a      	ldr	r2, [r3, #0]
  404f8c:	687b      	ldr	r3, [r7, #4]
  404f8e:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  404f90:	687b      	ldr	r3, [r7, #4]
  404f92:	68da      	ldr	r2, [r3, #12]
  404f94:	687b      	ldr	r3, [r7, #4]
  404f96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  404f98:	6838      	ldr	r0, [r7, #0]
  404f9a:	4611      	mov	r1, r2
  404f9c:	461a      	mov	r2, r3
  404f9e:	4b02      	ldr	r3, [pc, #8]	; (404fa8 <prvCopyDataFromQueue+0x4c>)
  404fa0:	4798      	blx	r3
	}
}
  404fa2:	3708      	adds	r7, #8
  404fa4:	46bd      	mov	sp, r7
  404fa6:	bd80      	pop	{r7, pc}
  404fa8:	004081d1 	.word	0x004081d1

00404fac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  404fac:	b580      	push	{r7, lr}
  404fae:	b082      	sub	sp, #8
  404fb0:	af00      	add	r7, sp, #0
  404fb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  404fb4:	4b23      	ldr	r3, [pc, #140]	; (405044 <prvUnlockQueue+0x98>)
  404fb6:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404fb8:	e014      	b.n	404fe4 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  404fba:	687b      	ldr	r3, [r7, #4]
  404fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  404fbe:	2b00      	cmp	r3, #0
  404fc0:	d00f      	beq.n	404fe2 <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  404fc2:	687b      	ldr	r3, [r7, #4]
  404fc4:	3324      	adds	r3, #36	; 0x24
  404fc6:	4618      	mov	r0, r3
  404fc8:	4b1f      	ldr	r3, [pc, #124]	; (405048 <prvUnlockQueue+0x9c>)
  404fca:	4798      	blx	r3
  404fcc:	4603      	mov	r3, r0
  404fce:	2b00      	cmp	r3, #0
  404fd0:	d001      	beq.n	404fd6 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  404fd2:	4b1e      	ldr	r3, [pc, #120]	; (40504c <prvUnlockQueue+0xa0>)
  404fd4:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  404fd6:	687b      	ldr	r3, [r7, #4]
  404fd8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404fda:	1e5a      	subs	r2, r3, #1
  404fdc:	687b      	ldr	r3, [r7, #4]
  404fde:	649a      	str	r2, [r3, #72]	; 0x48
  404fe0:	e000      	b.n	404fe4 <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  404fe2:	e003      	b.n	404fec <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  404fe4:	687b      	ldr	r3, [r7, #4]
  404fe6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  404fe8:	2b00      	cmp	r3, #0
  404fea:	dce6      	bgt.n	404fba <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  404fec:	687b      	ldr	r3, [r7, #4]
  404fee:	f04f 32ff 	mov.w	r2, #4294967295
  404ff2:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  404ff4:	4b16      	ldr	r3, [pc, #88]	; (405050 <prvUnlockQueue+0xa4>)
  404ff6:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  404ff8:	4b12      	ldr	r3, [pc, #72]	; (405044 <prvUnlockQueue+0x98>)
  404ffa:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  404ffc:	e014      	b.n	405028 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  404ffe:	687b      	ldr	r3, [r7, #4]
  405000:	691b      	ldr	r3, [r3, #16]
  405002:	2b00      	cmp	r3, #0
  405004:	d00f      	beq.n	405026 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  405006:	687b      	ldr	r3, [r7, #4]
  405008:	3310      	adds	r3, #16
  40500a:	4618      	mov	r0, r3
  40500c:	4b0e      	ldr	r3, [pc, #56]	; (405048 <prvUnlockQueue+0x9c>)
  40500e:	4798      	blx	r3
  405010:	4603      	mov	r3, r0
  405012:	2b00      	cmp	r3, #0
  405014:	d001      	beq.n	40501a <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  405016:	4b0d      	ldr	r3, [pc, #52]	; (40504c <prvUnlockQueue+0xa0>)
  405018:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  40501a:	687b      	ldr	r3, [r7, #4]
  40501c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40501e:	1e5a      	subs	r2, r3, #1
  405020:	687b      	ldr	r3, [r7, #4]
  405022:	645a      	str	r2, [r3, #68]	; 0x44
  405024:	e000      	b.n	405028 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  405026:	e003      	b.n	405030 <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405028:	687b      	ldr	r3, [r7, #4]
  40502a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  40502c:	2b00      	cmp	r3, #0
  40502e:	dce6      	bgt.n	404ffe <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  405030:	687b      	ldr	r3, [r7, #4]
  405032:	f04f 32ff 	mov.w	r2, #4294967295
  405036:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  405038:	4b05      	ldr	r3, [pc, #20]	; (405050 <prvUnlockQueue+0xa4>)
  40503a:	4798      	blx	r3
}
  40503c:	3708      	adds	r7, #8
  40503e:	46bd      	mov	sp, r7
  405040:	bd80      	pop	{r7, pc}
  405042:	bf00      	nop
  405044:	004044f5 	.word	0x004044f5
  405048:	004059f1 	.word	0x004059f1
  40504c:	00405b99 	.word	0x00405b99
  405050:	00404511 	.word	0x00404511

00405054 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  405054:	b580      	push	{r7, lr}
  405056:	b084      	sub	sp, #16
  405058:	af00      	add	r7, sp, #0
  40505a:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  40505c:	4b08      	ldr	r3, [pc, #32]	; (405080 <prvIsQueueEmpty+0x2c>)
  40505e:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  405060:	687b      	ldr	r3, [r7, #4]
  405062:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405064:	2b00      	cmp	r3, #0
  405066:	bf14      	ite	ne
  405068:	2300      	movne	r3, #0
  40506a:	2301      	moveq	r3, #1
  40506c:	b2db      	uxtb	r3, r3
  40506e:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  405070:	4b04      	ldr	r3, [pc, #16]	; (405084 <prvIsQueueEmpty+0x30>)
  405072:	4798      	blx	r3

	return xReturn;
  405074:	68fb      	ldr	r3, [r7, #12]
}
  405076:	4618      	mov	r0, r3
  405078:	3710      	adds	r7, #16
  40507a:	46bd      	mov	sp, r7
  40507c:	bd80      	pop	{r7, pc}
  40507e:	bf00      	nop
  405080:	004044f5 	.word	0x004044f5
  405084:	00404511 	.word	0x00404511

00405088 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  405088:	b580      	push	{r7, lr}
  40508a:	b084      	sub	sp, #16
  40508c:	af00      	add	r7, sp, #0
  40508e:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  405090:	4b09      	ldr	r3, [pc, #36]	; (4050b8 <prvIsQueueFull+0x30>)
  405092:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  405094:	687b      	ldr	r3, [r7, #4]
  405096:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405098:	687b      	ldr	r3, [r7, #4]
  40509a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40509c:	429a      	cmp	r2, r3
  40509e:	bf14      	ite	ne
  4050a0:	2300      	movne	r3, #0
  4050a2:	2301      	moveq	r3, #1
  4050a4:	b2db      	uxtb	r3, r3
  4050a6:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  4050a8:	4b04      	ldr	r3, [pc, #16]	; (4050bc <prvIsQueueFull+0x34>)
  4050aa:	4798      	blx	r3

	return xReturn;
  4050ac:	68fb      	ldr	r3, [r7, #12]
}
  4050ae:	4618      	mov	r0, r3
  4050b0:	3710      	adds	r7, #16
  4050b2:	46bd      	mov	sp, r7
  4050b4:	bd80      	pop	{r7, pc}
  4050b6:	bf00      	nop
  4050b8:	004044f5 	.word	0x004044f5
  4050bc:	00404511 	.word	0x00404511

004050c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  4050c0:	b580      	push	{r7, lr}
  4050c2:	b082      	sub	sp, #8
  4050c4:	af00      	add	r7, sp, #0
  4050c6:	6078      	str	r0, [r7, #4]
  4050c8:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  4050ca:	4b12      	ldr	r3, [pc, #72]	; (405114 <vQueueWaitForMessageRestricted+0x54>)
  4050cc:	4798      	blx	r3
  4050ce:	687b      	ldr	r3, [r7, #4]
  4050d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  4050d2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4050d6:	d102      	bne.n	4050de <vQueueWaitForMessageRestricted+0x1e>
  4050d8:	687b      	ldr	r3, [r7, #4]
  4050da:	2200      	movs	r2, #0
  4050dc:	645a      	str	r2, [r3, #68]	; 0x44
  4050de:	687b      	ldr	r3, [r7, #4]
  4050e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  4050e2:	f1b3 3fff 	cmp.w	r3, #4294967295
  4050e6:	d102      	bne.n	4050ee <vQueueWaitForMessageRestricted+0x2e>
  4050e8:	687b      	ldr	r3, [r7, #4]
  4050ea:	2200      	movs	r2, #0
  4050ec:	649a      	str	r2, [r3, #72]	; 0x48
  4050ee:	4b0a      	ldr	r3, [pc, #40]	; (405118 <vQueueWaitForMessageRestricted+0x58>)
  4050f0:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  4050f2:	687b      	ldr	r3, [r7, #4]
  4050f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  4050f6:	2b00      	cmp	r3, #0
  4050f8:	d105      	bne.n	405106 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  4050fa:	687b      	ldr	r3, [r7, #4]
  4050fc:	3324      	adds	r3, #36	; 0x24
  4050fe:	4618      	mov	r0, r3
  405100:	6839      	ldr	r1, [r7, #0]
  405102:	4b06      	ldr	r3, [pc, #24]	; (40511c <vQueueWaitForMessageRestricted+0x5c>)
  405104:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  405106:	6878      	ldr	r0, [r7, #4]
  405108:	4b05      	ldr	r3, [pc, #20]	; (405120 <vQueueWaitForMessageRestricted+0x60>)
  40510a:	4798      	blx	r3
	}
  40510c:	3708      	adds	r7, #8
  40510e:	46bd      	mov	sp, r7
  405110:	bd80      	pop	{r7, pc}
  405112:	bf00      	nop
  405114:	004044f5 	.word	0x004044f5
  405118:	00404511 	.word	0x00404511
  40511c:	00405991 	.word	0x00405991
  405120:	00404fad 	.word	0x00404fad

00405124 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  405124:	b590      	push	{r4, r7, lr}
  405126:	b08b      	sub	sp, #44	; 0x2c
  405128:	af02      	add	r7, sp, #8
  40512a:	60f8      	str	r0, [r7, #12]
  40512c:	60b9      	str	r1, [r7, #8]
  40512e:	603b      	str	r3, [r7, #0]
  405130:	4613      	mov	r3, r2
  405132:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  405134:	68fb      	ldr	r3, [r7, #12]
  405136:	2b00      	cmp	r3, #0
  405138:	d103      	bne.n	405142 <xTaskGenericCreate+0x1e>
  40513a:	4b5a      	ldr	r3, [pc, #360]	; (4052a4 <xTaskGenericCreate+0x180>)
  40513c:	4798      	blx	r3
  40513e:	bf00      	nop
  405140:	e7fd      	b.n	40513e <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  405142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405144:	2b04      	cmp	r3, #4
  405146:	d903      	bls.n	405150 <xTaskGenericCreate+0x2c>
  405148:	4b56      	ldr	r3, [pc, #344]	; (4052a4 <xTaskGenericCreate+0x180>)
  40514a:	4798      	blx	r3
  40514c:	bf00      	nop
  40514e:	e7fd      	b.n	40514c <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  405150:	88fb      	ldrh	r3, [r7, #6]
  405152:	4618      	mov	r0, r3
  405154:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  405156:	4b54      	ldr	r3, [pc, #336]	; (4052a8 <xTaskGenericCreate+0x184>)
  405158:	4798      	blx	r3
  40515a:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  40515c:	69bb      	ldr	r3, [r7, #24]
  40515e:	2b00      	cmp	r3, #0
  405160:	f000 8088 	beq.w	405274 <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  405164:	69bb      	ldr	r3, [r7, #24]
  405166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  405168:	88fb      	ldrh	r3, [r7, #6]
  40516a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  40516e:	3b01      	subs	r3, #1
  405170:	009b      	lsls	r3, r3, #2
  405172:	4413      	add	r3, r2
  405174:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  405176:	697b      	ldr	r3, [r7, #20]
  405178:	f023 0307 	bic.w	r3, r3, #7
  40517c:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  40517e:	697b      	ldr	r3, [r7, #20]
  405180:	f003 0307 	and.w	r3, r3, #7
  405184:	2b00      	cmp	r3, #0
  405186:	d003      	beq.n	405190 <xTaskGenericCreate+0x6c>
  405188:	4b46      	ldr	r3, [pc, #280]	; (4052a4 <xTaskGenericCreate+0x180>)
  40518a:	4798      	blx	r3
  40518c:	bf00      	nop
  40518e:	e7fd      	b.n	40518c <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  405190:	88fb      	ldrh	r3, [r7, #6]
  405192:	9300      	str	r3, [sp, #0]
  405194:	69b8      	ldr	r0, [r7, #24]
  405196:	68b9      	ldr	r1, [r7, #8]
  405198:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  40519a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40519c:	4c43      	ldr	r4, [pc, #268]	; (4052ac <xTaskGenericCreate+0x188>)
  40519e:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4051a0:	6978      	ldr	r0, [r7, #20]
  4051a2:	68f9      	ldr	r1, [r7, #12]
  4051a4:	683a      	ldr	r2, [r7, #0]
  4051a6:	4b42      	ldr	r3, [pc, #264]	; (4052b0 <xTaskGenericCreate+0x18c>)
  4051a8:	4798      	blx	r3
  4051aa:	4602      	mov	r2, r0
  4051ac:	69bb      	ldr	r3, [r7, #24]
  4051ae:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  4051b0:	69bb      	ldr	r3, [r7, #24]
  4051b2:	681b      	ldr	r3, [r3, #0]
  4051b4:	f003 0307 	and.w	r3, r3, #7
  4051b8:	2b00      	cmp	r3, #0
  4051ba:	d003      	beq.n	4051c4 <xTaskGenericCreate+0xa0>
  4051bc:	4b39      	ldr	r3, [pc, #228]	; (4052a4 <xTaskGenericCreate+0x180>)
  4051be:	4798      	blx	r3
  4051c0:	bf00      	nop
  4051c2:	e7fd      	b.n	4051c0 <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  4051c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4051c6:	2b00      	cmp	r3, #0
  4051c8:	d002      	beq.n	4051d0 <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  4051ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  4051cc:	69ba      	ldr	r2, [r7, #24]
  4051ce:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  4051d0:	4b38      	ldr	r3, [pc, #224]	; (4052b4 <xTaskGenericCreate+0x190>)
  4051d2:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  4051d4:	4b38      	ldr	r3, [pc, #224]	; (4052b8 <xTaskGenericCreate+0x194>)
  4051d6:	681b      	ldr	r3, [r3, #0]
  4051d8:	1c5a      	adds	r2, r3, #1
  4051da:	4b37      	ldr	r3, [pc, #220]	; (4052b8 <xTaskGenericCreate+0x194>)
  4051dc:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  4051de:	4b37      	ldr	r3, [pc, #220]	; (4052bc <xTaskGenericCreate+0x198>)
  4051e0:	681b      	ldr	r3, [r3, #0]
  4051e2:	2b00      	cmp	r3, #0
  4051e4:	d109      	bne.n	4051fa <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  4051e6:	4b35      	ldr	r3, [pc, #212]	; (4052bc <xTaskGenericCreate+0x198>)
  4051e8:	69ba      	ldr	r2, [r7, #24]
  4051ea:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  4051ec:	4b32      	ldr	r3, [pc, #200]	; (4052b8 <xTaskGenericCreate+0x194>)
  4051ee:	681b      	ldr	r3, [r3, #0]
  4051f0:	2b01      	cmp	r3, #1
  4051f2:	d10f      	bne.n	405214 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  4051f4:	4b32      	ldr	r3, [pc, #200]	; (4052c0 <xTaskGenericCreate+0x19c>)
  4051f6:	4798      	blx	r3
  4051f8:	e00c      	b.n	405214 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  4051fa:	4b32      	ldr	r3, [pc, #200]	; (4052c4 <xTaskGenericCreate+0x1a0>)
  4051fc:	681b      	ldr	r3, [r3, #0]
  4051fe:	2b00      	cmp	r3, #0
  405200:	d108      	bne.n	405214 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  405202:	4b2e      	ldr	r3, [pc, #184]	; (4052bc <xTaskGenericCreate+0x198>)
  405204:	681b      	ldr	r3, [r3, #0]
  405206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405208:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40520a:	429a      	cmp	r2, r3
  40520c:	d802      	bhi.n	405214 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  40520e:	4b2b      	ldr	r3, [pc, #172]	; (4052bc <xTaskGenericCreate+0x198>)
  405210:	69ba      	ldr	r2, [r7, #24]
  405212:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  405214:	69bb      	ldr	r3, [r7, #24]
  405216:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405218:	4b2b      	ldr	r3, [pc, #172]	; (4052c8 <xTaskGenericCreate+0x1a4>)
  40521a:	681b      	ldr	r3, [r3, #0]
  40521c:	429a      	cmp	r2, r3
  40521e:	d903      	bls.n	405228 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  405220:	69bb      	ldr	r3, [r7, #24]
  405222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405224:	4b28      	ldr	r3, [pc, #160]	; (4052c8 <xTaskGenericCreate+0x1a4>)
  405226:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  405228:	4b28      	ldr	r3, [pc, #160]	; (4052cc <xTaskGenericCreate+0x1a8>)
  40522a:	681a      	ldr	r2, [r3, #0]
  40522c:	69bb      	ldr	r3, [r7, #24]
  40522e:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  405230:	4b26      	ldr	r3, [pc, #152]	; (4052cc <xTaskGenericCreate+0x1a8>)
  405232:	681b      	ldr	r3, [r3, #0]
  405234:	1c5a      	adds	r2, r3, #1
  405236:	4b25      	ldr	r3, [pc, #148]	; (4052cc <xTaskGenericCreate+0x1a8>)
  405238:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  40523a:	69bb      	ldr	r3, [r7, #24]
  40523c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40523e:	4b24      	ldr	r3, [pc, #144]	; (4052d0 <xTaskGenericCreate+0x1ac>)
  405240:	681b      	ldr	r3, [r3, #0]
  405242:	429a      	cmp	r2, r3
  405244:	d903      	bls.n	40524e <xTaskGenericCreate+0x12a>
  405246:	69bb      	ldr	r3, [r7, #24]
  405248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40524a:	4b21      	ldr	r3, [pc, #132]	; (4052d0 <xTaskGenericCreate+0x1ac>)
  40524c:	601a      	str	r2, [r3, #0]
  40524e:	69bb      	ldr	r3, [r7, #24]
  405250:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405252:	4613      	mov	r3, r2
  405254:	009b      	lsls	r3, r3, #2
  405256:	4413      	add	r3, r2
  405258:	009b      	lsls	r3, r3, #2
  40525a:	4a1e      	ldr	r2, [pc, #120]	; (4052d4 <xTaskGenericCreate+0x1b0>)
  40525c:	441a      	add	r2, r3
  40525e:	69bb      	ldr	r3, [r7, #24]
  405260:	3304      	adds	r3, #4
  405262:	4610      	mov	r0, r2
  405264:	4619      	mov	r1, r3
  405266:	4b1c      	ldr	r3, [pc, #112]	; (4052d8 <xTaskGenericCreate+0x1b4>)
  405268:	4798      	blx	r3

			xReturn = pdPASS;
  40526a:	2301      	movs	r3, #1
  40526c:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  40526e:	4b1b      	ldr	r3, [pc, #108]	; (4052dc <xTaskGenericCreate+0x1b8>)
  405270:	4798      	blx	r3
  405272:	e002      	b.n	40527a <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  405274:	f04f 33ff 	mov.w	r3, #4294967295
  405278:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  40527a:	69fb      	ldr	r3, [r7, #28]
  40527c:	2b01      	cmp	r3, #1
  40527e:	d10b      	bne.n	405298 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  405280:	4b10      	ldr	r3, [pc, #64]	; (4052c4 <xTaskGenericCreate+0x1a0>)
  405282:	681b      	ldr	r3, [r3, #0]
  405284:	2b00      	cmp	r3, #0
  405286:	d007      	beq.n	405298 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  405288:	4b0c      	ldr	r3, [pc, #48]	; (4052bc <xTaskGenericCreate+0x198>)
  40528a:	681b      	ldr	r3, [r3, #0]
  40528c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40528e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405290:	429a      	cmp	r2, r3
  405292:	d201      	bcs.n	405298 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  405294:	4b12      	ldr	r3, [pc, #72]	; (4052e0 <xTaskGenericCreate+0x1bc>)
  405296:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  405298:	69fb      	ldr	r3, [r7, #28]
}
  40529a:	4618      	mov	r0, r3
  40529c:	3724      	adds	r7, #36	; 0x24
  40529e:	46bd      	mov	sp, r7
  4052a0:	bd90      	pop	{r4, r7, pc}
  4052a2:	bf00      	nop
  4052a4:	00404539 	.word	0x00404539
  4052a8:	00405dd1 	.word	0x00405dd1
  4052ac:	00405be1 	.word	0x00405be1
  4052b0:	00404415 	.word	0x00404415
  4052b4:	004044f5 	.word	0x004044f5
  4052b8:	20003de4 	.word	0x20003de4
  4052bc:	20003d0c 	.word	0x20003d0c
  4052c0:	00405c55 	.word	0x00405c55
  4052c4:	20003df4 	.word	0x20003df4
  4052c8:	20003dec 	.word	0x20003dec
  4052cc:	20003e08 	.word	0x20003e08
  4052d0:	20003df0 	.word	0x20003df0
  4052d4:	20003d10 	.word	0x20003d10
  4052d8:	00404261 	.word	0x00404261
  4052dc:	00404511 	.word	0x00404511
  4052e0:	004044dd 	.word	0x004044dd

004052e4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  4052e4:	b580      	push	{r7, lr}
  4052e6:	b084      	sub	sp, #16
  4052e8:	af00      	add	r7, sp, #0
  4052ea:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  4052ec:	4b1e      	ldr	r3, [pc, #120]	; (405368 <vTaskDelete+0x84>)
  4052ee:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  4052f0:	4b1e      	ldr	r3, [pc, #120]	; (40536c <vTaskDelete+0x88>)
  4052f2:	681b      	ldr	r3, [r3, #0]
  4052f4:	687a      	ldr	r2, [r7, #4]
  4052f6:	429a      	cmp	r2, r3
  4052f8:	d101      	bne.n	4052fe <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  4052fa:	2300      	movs	r3, #0
  4052fc:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  4052fe:	687b      	ldr	r3, [r7, #4]
  405300:	2b00      	cmp	r3, #0
  405302:	d102      	bne.n	40530a <vTaskDelete+0x26>
  405304:	4b19      	ldr	r3, [pc, #100]	; (40536c <vTaskDelete+0x88>)
  405306:	681b      	ldr	r3, [r3, #0]
  405308:	e000      	b.n	40530c <vTaskDelete+0x28>
  40530a:	687b      	ldr	r3, [r7, #4]
  40530c:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40530e:	68fb      	ldr	r3, [r7, #12]
  405310:	3304      	adds	r3, #4
  405312:	4618      	mov	r0, r3
  405314:	4b16      	ldr	r3, [pc, #88]	; (405370 <vTaskDelete+0x8c>)
  405316:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  405318:	68fb      	ldr	r3, [r7, #12]
  40531a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40531c:	2b00      	cmp	r3, #0
  40531e:	d004      	beq.n	40532a <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  405320:	68fb      	ldr	r3, [r7, #12]
  405322:	3318      	adds	r3, #24
  405324:	4618      	mov	r0, r3
  405326:	4b12      	ldr	r3, [pc, #72]	; (405370 <vTaskDelete+0x8c>)
  405328:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  40532a:	68fb      	ldr	r3, [r7, #12]
  40532c:	3304      	adds	r3, #4
  40532e:	4811      	ldr	r0, [pc, #68]	; (405374 <vTaskDelete+0x90>)
  405330:	4619      	mov	r1, r3
  405332:	4b11      	ldr	r3, [pc, #68]	; (405378 <vTaskDelete+0x94>)
  405334:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  405336:	4b11      	ldr	r3, [pc, #68]	; (40537c <vTaskDelete+0x98>)
  405338:	681b      	ldr	r3, [r3, #0]
  40533a:	1c5a      	adds	r2, r3, #1
  40533c:	4b0f      	ldr	r3, [pc, #60]	; (40537c <vTaskDelete+0x98>)
  40533e:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  405340:	4b0f      	ldr	r3, [pc, #60]	; (405380 <vTaskDelete+0x9c>)
  405342:	681b      	ldr	r3, [r3, #0]
  405344:	1c5a      	adds	r2, r3, #1
  405346:	4b0e      	ldr	r3, [pc, #56]	; (405380 <vTaskDelete+0x9c>)
  405348:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  40534a:	4b0e      	ldr	r3, [pc, #56]	; (405384 <vTaskDelete+0xa0>)
  40534c:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  40534e:	4b0e      	ldr	r3, [pc, #56]	; (405388 <vTaskDelete+0xa4>)
  405350:	681b      	ldr	r3, [r3, #0]
  405352:	2b00      	cmp	r3, #0
  405354:	d004      	beq.n	405360 <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  405356:	687b      	ldr	r3, [r7, #4]
  405358:	2b00      	cmp	r3, #0
  40535a:	d101      	bne.n	405360 <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  40535c:	4b0b      	ldr	r3, [pc, #44]	; (40538c <vTaskDelete+0xa8>)
  40535e:	4798      	blx	r3
			}
		}
	}
  405360:	3710      	adds	r7, #16
  405362:	46bd      	mov	sp, r7
  405364:	bd80      	pop	{r7, pc}
  405366:	bf00      	nop
  405368:	004044f5 	.word	0x004044f5
  40536c:	20003d0c 	.word	0x20003d0c
  405370:	00404321 	.word	0x00404321
  405374:	20003db8 	.word	0x20003db8
  405378:	00404261 	.word	0x00404261
  40537c:	20003dcc 	.word	0x20003dcc
  405380:	20003e08 	.word	0x20003e08
  405384:	00404511 	.word	0x00404511
  405388:	20003df4 	.word	0x20003df4
  40538c:	004044dd 	.word	0x004044dd

00405390 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  405390:	b580      	push	{r7, lr}
  405392:	b084      	sub	sp, #16
  405394:	af00      	add	r7, sp, #0
  405396:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  405398:	2300      	movs	r3, #0
  40539a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  40539c:	687b      	ldr	r3, [r7, #4]
  40539e:	2b00      	cmp	r3, #0
  4053a0:	d012      	beq.n	4053c8 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  4053a2:	4b0d      	ldr	r3, [pc, #52]	; (4053d8 <vTaskDelay+0x48>)
  4053a4:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  4053a6:	4b0d      	ldr	r3, [pc, #52]	; (4053dc <vTaskDelay+0x4c>)
  4053a8:	681a      	ldr	r2, [r3, #0]
  4053aa:	687b      	ldr	r3, [r7, #4]
  4053ac:	4413      	add	r3, r2
  4053ae:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4053b0:	4b0b      	ldr	r3, [pc, #44]	; (4053e0 <vTaskDelay+0x50>)
  4053b2:	681b      	ldr	r3, [r3, #0]
  4053b4:	3304      	adds	r3, #4
  4053b6:	4618      	mov	r0, r3
  4053b8:	4b0a      	ldr	r3, [pc, #40]	; (4053e4 <vTaskDelay+0x54>)
  4053ba:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4053bc:	68b8      	ldr	r0, [r7, #8]
  4053be:	4b0a      	ldr	r3, [pc, #40]	; (4053e8 <vTaskDelay+0x58>)
  4053c0:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  4053c2:	4b0a      	ldr	r3, [pc, #40]	; (4053ec <vTaskDelay+0x5c>)
  4053c4:	4798      	blx	r3
  4053c6:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  4053c8:	68fb      	ldr	r3, [r7, #12]
  4053ca:	2b00      	cmp	r3, #0
  4053cc:	d101      	bne.n	4053d2 <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  4053ce:	4b08      	ldr	r3, [pc, #32]	; (4053f0 <vTaskDelay+0x60>)
  4053d0:	4798      	blx	r3
		}
	}
  4053d2:	3710      	adds	r7, #16
  4053d4:	46bd      	mov	sp, r7
  4053d6:	bd80      	pop	{r7, pc}
  4053d8:	00405475 	.word	0x00405475
  4053dc:	20003de8 	.word	0x20003de8
  4053e0:	20003d0c 	.word	0x20003d0c
  4053e4:	00404321 	.word	0x00404321
  4053e8:	00405d61 	.word	0x00405d61
  4053ec:	00405491 	.word	0x00405491
  4053f0:	004044dd 	.word	0x004044dd

004053f4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4053f4:	b590      	push	{r4, r7, lr}
  4053f6:	b087      	sub	sp, #28
  4053f8:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  4053fa:	2300      	movs	r3, #0
  4053fc:	9300      	str	r3, [sp, #0]
  4053fe:	2300      	movs	r3, #0
  405400:	9301      	str	r3, [sp, #4]
  405402:	2300      	movs	r3, #0
  405404:	9302      	str	r3, [sp, #8]
  405406:	2300      	movs	r3, #0
  405408:	9303      	str	r3, [sp, #12]
  40540a:	4812      	ldr	r0, [pc, #72]	; (405454 <vTaskStartScheduler+0x60>)
  40540c:	4912      	ldr	r1, [pc, #72]	; (405458 <vTaskStartScheduler+0x64>)
  40540e:	2246      	movs	r2, #70	; 0x46
  405410:	2300      	movs	r3, #0
  405412:	4c12      	ldr	r4, [pc, #72]	; (40545c <vTaskStartScheduler+0x68>)
  405414:	47a0      	blx	r4
  405416:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  405418:	687b      	ldr	r3, [r7, #4]
  40541a:	2b01      	cmp	r3, #1
  40541c:	d102      	bne.n	405424 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  40541e:	4b10      	ldr	r3, [pc, #64]	; (405460 <vTaskStartScheduler+0x6c>)
  405420:	4798      	blx	r3
  405422:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  405424:	687b      	ldr	r3, [r7, #4]
  405426:	2b01      	cmp	r3, #1
  405428:	d109      	bne.n	40543e <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  40542a:	4b0e      	ldr	r3, [pc, #56]	; (405464 <vTaskStartScheduler+0x70>)
  40542c:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  40542e:	4b0e      	ldr	r3, [pc, #56]	; (405468 <vTaskStartScheduler+0x74>)
  405430:	2201      	movs	r2, #1
  405432:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  405434:	4b0d      	ldr	r3, [pc, #52]	; (40546c <vTaskStartScheduler+0x78>)
  405436:	2200      	movs	r2, #0
  405438:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  40543a:	4b0d      	ldr	r3, [pc, #52]	; (405470 <vTaskStartScheduler+0x7c>)
  40543c:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  40543e:	687b      	ldr	r3, [r7, #4]
  405440:	2b00      	cmp	r3, #0
  405442:	d103      	bne.n	40544c <vTaskStartScheduler+0x58>
  405444:	4b07      	ldr	r3, [pc, #28]	; (405464 <vTaskStartScheduler+0x70>)
  405446:	4798      	blx	r3
  405448:	bf00      	nop
  40544a:	e7fd      	b.n	405448 <vTaskStartScheduler+0x54>
}
  40544c:	370c      	adds	r7, #12
  40544e:	46bd      	mov	sp, r7
  405450:	bd90      	pop	{r4, r7, pc}
  405452:	bf00      	nop
  405454:	00405bb1 	.word	0x00405bb1
  405458:	0040fe2c 	.word	0x0040fe2c
  40545c:	00405125 	.word	0x00405125
  405460:	004060e5 	.word	0x004060e5
  405464:	00404539 	.word	0x00404539
  405468:	20003df4 	.word	0x20003df4
  40546c:	20003de8 	.word	0x20003de8
  405470:	0040449d 	.word	0x0040449d

00405474 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  405474:	b480      	push	{r7}
  405476:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  405478:	4b04      	ldr	r3, [pc, #16]	; (40548c <vTaskSuspendAll+0x18>)
  40547a:	681b      	ldr	r3, [r3, #0]
  40547c:	1c5a      	adds	r2, r3, #1
  40547e:	4b03      	ldr	r3, [pc, #12]	; (40548c <vTaskSuspendAll+0x18>)
  405480:	601a      	str	r2, [r3, #0]
}
  405482:	46bd      	mov	sp, r7
  405484:	f85d 7b04 	ldr.w	r7, [sp], #4
  405488:	4770      	bx	lr
  40548a:	bf00      	nop
  40548c:	20003df8 	.word	0x20003df8

00405490 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  405490:	b590      	push	{r4, r7, lr}
  405492:	b083      	sub	sp, #12
  405494:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  405496:	2300      	movs	r3, #0
  405498:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  40549a:	4b36      	ldr	r3, [pc, #216]	; (405574 <xTaskResumeAll+0xe4>)
  40549c:	681b      	ldr	r3, [r3, #0]
  40549e:	2b00      	cmp	r3, #0
  4054a0:	d103      	bne.n	4054aa <xTaskResumeAll+0x1a>
  4054a2:	4b35      	ldr	r3, [pc, #212]	; (405578 <xTaskResumeAll+0xe8>)
  4054a4:	4798      	blx	r3
  4054a6:	bf00      	nop
  4054a8:	e7fd      	b.n	4054a6 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4054aa:	4b34      	ldr	r3, [pc, #208]	; (40557c <xTaskResumeAll+0xec>)
  4054ac:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4054ae:	4b31      	ldr	r3, [pc, #196]	; (405574 <xTaskResumeAll+0xe4>)
  4054b0:	681b      	ldr	r3, [r3, #0]
  4054b2:	1e5a      	subs	r2, r3, #1
  4054b4:	4b2f      	ldr	r3, [pc, #188]	; (405574 <xTaskResumeAll+0xe4>)
  4054b6:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4054b8:	4b2e      	ldr	r3, [pc, #184]	; (405574 <xTaskResumeAll+0xe4>)
  4054ba:	681b      	ldr	r3, [r3, #0]
  4054bc:	2b00      	cmp	r3, #0
  4054be:	d152      	bne.n	405566 <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4054c0:	4b2f      	ldr	r3, [pc, #188]	; (405580 <xTaskResumeAll+0xf0>)
  4054c2:	681b      	ldr	r3, [r3, #0]
  4054c4:	2b00      	cmp	r3, #0
  4054c6:	d04e      	beq.n	405566 <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  4054c8:	2300      	movs	r3, #0
  4054ca:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4054cc:	e027      	b.n	40551e <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4054ce:	4b2d      	ldr	r3, [pc, #180]	; (405584 <xTaskResumeAll+0xf4>)
  4054d0:	68db      	ldr	r3, [r3, #12]
  4054d2:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4054d4:	f104 0318 	add.w	r3, r4, #24
  4054d8:	4618      	mov	r0, r3
  4054da:	4b2b      	ldr	r3, [pc, #172]	; (405588 <xTaskResumeAll+0xf8>)
  4054dc:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4054de:	1d23      	adds	r3, r4, #4
  4054e0:	4618      	mov	r0, r3
  4054e2:	4b29      	ldr	r3, [pc, #164]	; (405588 <xTaskResumeAll+0xf8>)
  4054e4:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4054e6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4054e8:	4b28      	ldr	r3, [pc, #160]	; (40558c <xTaskResumeAll+0xfc>)
  4054ea:	681b      	ldr	r3, [r3, #0]
  4054ec:	429a      	cmp	r2, r3
  4054ee:	d902      	bls.n	4054f6 <xTaskResumeAll+0x66>
  4054f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4054f2:	4b26      	ldr	r3, [pc, #152]	; (40558c <xTaskResumeAll+0xfc>)
  4054f4:	601a      	str	r2, [r3, #0]
  4054f6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4054f8:	4613      	mov	r3, r2
  4054fa:	009b      	lsls	r3, r3, #2
  4054fc:	4413      	add	r3, r2
  4054fe:	009b      	lsls	r3, r3, #2
  405500:	4a23      	ldr	r2, [pc, #140]	; (405590 <xTaskResumeAll+0x100>)
  405502:	441a      	add	r2, r3
  405504:	1d23      	adds	r3, r4, #4
  405506:	4610      	mov	r0, r2
  405508:	4619      	mov	r1, r3
  40550a:	4b22      	ldr	r3, [pc, #136]	; (405594 <xTaskResumeAll+0x104>)
  40550c:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  40550e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  405510:	4b21      	ldr	r3, [pc, #132]	; (405598 <xTaskResumeAll+0x108>)
  405512:	681b      	ldr	r3, [r3, #0]
  405514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405516:	429a      	cmp	r2, r3
  405518:	d301      	bcc.n	40551e <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  40551a:	2301      	movs	r3, #1
  40551c:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  40551e:	4b19      	ldr	r3, [pc, #100]	; (405584 <xTaskResumeAll+0xf4>)
  405520:	681b      	ldr	r3, [r3, #0]
  405522:	2b00      	cmp	r3, #0
  405524:	d1d3      	bne.n	4054ce <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  405526:	4b1d      	ldr	r3, [pc, #116]	; (40559c <xTaskResumeAll+0x10c>)
  405528:	681b      	ldr	r3, [r3, #0]
  40552a:	2b00      	cmp	r3, #0
  40552c:	d00d      	beq.n	40554a <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40552e:	e006      	b.n	40553e <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  405530:	4b1b      	ldr	r3, [pc, #108]	; (4055a0 <xTaskResumeAll+0x110>)
  405532:	4798      	blx	r3
						--uxMissedTicks;
  405534:	4b19      	ldr	r3, [pc, #100]	; (40559c <xTaskResumeAll+0x10c>)
  405536:	681b      	ldr	r3, [r3, #0]
  405538:	1e5a      	subs	r2, r3, #1
  40553a:	4b18      	ldr	r3, [pc, #96]	; (40559c <xTaskResumeAll+0x10c>)
  40553c:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40553e:	4b17      	ldr	r3, [pc, #92]	; (40559c <xTaskResumeAll+0x10c>)
  405540:	681b      	ldr	r3, [r3, #0]
  405542:	2b00      	cmp	r3, #0
  405544:	d1f4      	bne.n	405530 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  405546:	2301      	movs	r3, #1
  405548:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  40554a:	683b      	ldr	r3, [r7, #0]
  40554c:	2b01      	cmp	r3, #1
  40554e:	d003      	beq.n	405558 <xTaskResumeAll+0xc8>
  405550:	4b14      	ldr	r3, [pc, #80]	; (4055a4 <xTaskResumeAll+0x114>)
  405552:	681b      	ldr	r3, [r3, #0]
  405554:	2b01      	cmp	r3, #1
  405556:	d106      	bne.n	405566 <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  405558:	2301      	movs	r3, #1
  40555a:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  40555c:	4b11      	ldr	r3, [pc, #68]	; (4055a4 <xTaskResumeAll+0x114>)
  40555e:	2200      	movs	r2, #0
  405560:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  405562:	4b11      	ldr	r3, [pc, #68]	; (4055a8 <xTaskResumeAll+0x118>)
  405564:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  405566:	4b11      	ldr	r3, [pc, #68]	; (4055ac <xTaskResumeAll+0x11c>)
  405568:	4798      	blx	r3

	return xAlreadyYielded;
  40556a:	687b      	ldr	r3, [r7, #4]
}
  40556c:	4618      	mov	r0, r3
  40556e:	370c      	adds	r7, #12
  405570:	46bd      	mov	sp, r7
  405572:	bd90      	pop	{r4, r7, pc}
  405574:	20003df8 	.word	0x20003df8
  405578:	00404539 	.word	0x00404539
  40557c:	004044f5 	.word	0x004044f5
  405580:	20003de4 	.word	0x20003de4
  405584:	20003da4 	.word	0x20003da4
  405588:	00404321 	.word	0x00404321
  40558c:	20003df0 	.word	0x20003df0
  405590:	20003d10 	.word	0x20003d10
  405594:	00404261 	.word	0x00404261
  405598:	20003d0c 	.word	0x20003d0c
  40559c:	20003dfc 	.word	0x20003dfc
  4055a0:	004056e9 	.word	0x004056e9
  4055a4:	20003e00 	.word	0x20003e00
  4055a8:	004044dd 	.word	0x004044dd
  4055ac:	00404511 	.word	0x00404511

004055b0 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4055b0:	b580      	push	{r7, lr}
  4055b2:	b082      	sub	sp, #8
  4055b4:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4055b6:	4b06      	ldr	r3, [pc, #24]	; (4055d0 <xTaskGetTickCount+0x20>)
  4055b8:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4055ba:	4b06      	ldr	r3, [pc, #24]	; (4055d4 <xTaskGetTickCount+0x24>)
  4055bc:	681b      	ldr	r3, [r3, #0]
  4055be:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  4055c0:	4b05      	ldr	r3, [pc, #20]	; (4055d8 <xTaskGetTickCount+0x28>)
  4055c2:	4798      	blx	r3

	return xTicks;
  4055c4:	687b      	ldr	r3, [r7, #4]
}
  4055c6:	4618      	mov	r0, r3
  4055c8:	3708      	adds	r7, #8
  4055ca:	46bd      	mov	sp, r7
  4055cc:	bd80      	pop	{r7, pc}
  4055ce:	bf00      	nop
  4055d0:	004044f5 	.word	0x004044f5
  4055d4:	20003de8 	.word	0x20003de8
  4055d8:	00404511 	.word	0x00404511

004055dc <uxTaskGetNumberOfTasks>:
	return xReturn;
}
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
  4055dc:	b480      	push	{r7}
  4055de:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
  4055e0:	4b03      	ldr	r3, [pc, #12]	; (4055f0 <uxTaskGetNumberOfTasks+0x14>)
  4055e2:	681b      	ldr	r3, [r3, #0]
}
  4055e4:	4618      	mov	r0, r3
  4055e6:	46bd      	mov	sp, r7
  4055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4055ec:	4770      	bx	lr
  4055ee:	bf00      	nop
  4055f0:	20003de4 	.word	0x20003de4

004055f4 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
  4055f4:	b590      	push	{r4, r7, lr}
  4055f6:	b085      	sub	sp, #20
  4055f8:	af00      	add	r7, sp, #0
  4055fa:	6078      	str	r0, [r7, #4]
	unsigned portBASE_TYPE uxQueue;

		/* This is a VERY costly function that should be used for debug only.
		It leaves interrupts disabled for a LONG time. */

		vTaskSuspendAll();
  4055fc:	4b2f      	ldr	r3, [pc, #188]	; (4056bc <vTaskList+0xc8>)
  4055fe:	4798      	blx	r3
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			*pcWriteBuffer = ( signed char ) 0x00;
  405600:	687b      	ldr	r3, [r7, #4]
  405602:	2200      	movs	r2, #0
  405604:	701a      	strb	r2, [r3, #0]
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
  405606:	687c      	ldr	r4, [r7, #4]
  405608:	4620      	mov	r0, r4
  40560a:	4b2d      	ldr	r3, [pc, #180]	; (4056c0 <vTaskList+0xcc>)
  40560c:	4798      	blx	r3
  40560e:	4603      	mov	r3, r0
  405610:	4423      	add	r3, r4
  405612:	4a2c      	ldr	r2, [pc, #176]	; (4056c4 <vTaskList+0xd0>)
  405614:	8811      	ldrh	r1, [r2, #0]
  405616:	7892      	ldrb	r2, [r2, #2]
  405618:	8019      	strh	r1, [r3, #0]
  40561a:	709a      	strb	r2, [r3, #2]

			uxQueue = uxTopUsedPriority + ( unsigned portBASE_TYPE ) 1U;
  40561c:	4b2a      	ldr	r3, [pc, #168]	; (4056c8 <vTaskList+0xd4>)
  40561e:	681b      	ldr	r3, [r3, #0]
  405620:	3301      	adds	r3, #1
  405622:	60fb      	str	r3, [r7, #12]

			do
			{
				uxQueue--;
  405624:	68fb      	ldr	r3, [r7, #12]
  405626:	3b01      	subs	r3, #1
  405628:	60fb      	str	r3, [r7, #12]

				if( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) == pdFALSE )
  40562a:	4928      	ldr	r1, [pc, #160]	; (4056cc <vTaskList+0xd8>)
  40562c:	68fa      	ldr	r2, [r7, #12]
  40562e:	4613      	mov	r3, r2
  405630:	009b      	lsls	r3, r3, #2
  405632:	4413      	add	r3, r2
  405634:	009b      	lsls	r3, r3, #2
  405636:	440b      	add	r3, r1
  405638:	681b      	ldr	r3, [r3, #0]
  40563a:	2b00      	cmp	r3, #0
  40563c:	d00b      	beq.n	405656 <vTaskList+0x62>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
  40563e:	68fa      	ldr	r2, [r7, #12]
  405640:	4613      	mov	r3, r2
  405642:	009b      	lsls	r3, r3, #2
  405644:	4413      	add	r3, r2
  405646:	009b      	lsls	r3, r3, #2
  405648:	4a20      	ldr	r2, [pc, #128]	; (4056cc <vTaskList+0xd8>)
  40564a:	4413      	add	r3, r2
  40564c:	6878      	ldr	r0, [r7, #4]
  40564e:	4619      	mov	r1, r3
  405650:	2252      	movs	r2, #82	; 0x52
  405652:	4b1f      	ldr	r3, [pc, #124]	; (4056d0 <vTaskList+0xdc>)
  405654:	4798      	blx	r3
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
  405656:	68fb      	ldr	r3, [r7, #12]
  405658:	2b00      	cmp	r3, #0
  40565a:	d1e3      	bne.n	405624 <vTaskList+0x30>

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) == pdFALSE )
  40565c:	4b1d      	ldr	r3, [pc, #116]	; (4056d4 <vTaskList+0xe0>)
  40565e:	681b      	ldr	r3, [r3, #0]
  405660:	681b      	ldr	r3, [r3, #0]
  405662:	2b00      	cmp	r3, #0
  405664:	d006      	beq.n	405674 <vTaskList+0x80>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
  405666:	4b1b      	ldr	r3, [pc, #108]	; (4056d4 <vTaskList+0xe0>)
  405668:	681b      	ldr	r3, [r3, #0]
  40566a:	6878      	ldr	r0, [r7, #4]
  40566c:	4619      	mov	r1, r3
  40566e:	2242      	movs	r2, #66	; 0x42
  405670:	4b17      	ldr	r3, [pc, #92]	; (4056d0 <vTaskList+0xdc>)
  405672:	4798      	blx	r3
			}

			if( listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) == pdFALSE )
  405674:	4b18      	ldr	r3, [pc, #96]	; (4056d8 <vTaskList+0xe4>)
  405676:	681b      	ldr	r3, [r3, #0]
  405678:	681b      	ldr	r3, [r3, #0]
  40567a:	2b00      	cmp	r3, #0
  40567c:	d006      	beq.n	40568c <vTaskList+0x98>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
  40567e:	4b16      	ldr	r3, [pc, #88]	; (4056d8 <vTaskList+0xe4>)
  405680:	681b      	ldr	r3, [r3, #0]
  405682:	6878      	ldr	r0, [r7, #4]
  405684:	4619      	mov	r1, r3
  405686:	2242      	movs	r2, #66	; 0x42
  405688:	4b11      	ldr	r3, [pc, #68]	; (4056d0 <vTaskList+0xdc>)
  40568a:	4798      	blx	r3
			}

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( listLIST_IS_EMPTY( &xTasksWaitingTermination ) == pdFALSE )
  40568c:	4b13      	ldr	r3, [pc, #76]	; (4056dc <vTaskList+0xe8>)
  40568e:	681b      	ldr	r3, [r3, #0]
  405690:	2b00      	cmp	r3, #0
  405692:	d004      	beq.n	40569e <vTaskList+0xaa>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, &xTasksWaitingTermination, tskDELETED_CHAR );
  405694:	6878      	ldr	r0, [r7, #4]
  405696:	4911      	ldr	r1, [pc, #68]	; (4056dc <vTaskList+0xe8>)
  405698:	2244      	movs	r2, #68	; 0x44
  40569a:	4b0d      	ldr	r3, [pc, #52]	; (4056d0 <vTaskList+0xdc>)
  40569c:	4798      	blx	r3
			}
			#endif

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( listLIST_IS_EMPTY( &xSuspendedTaskList ) == pdFALSE )
  40569e:	4b10      	ldr	r3, [pc, #64]	; (4056e0 <vTaskList+0xec>)
  4056a0:	681b      	ldr	r3, [r3, #0]
  4056a2:	2b00      	cmp	r3, #0
  4056a4:	d004      	beq.n	4056b0 <vTaskList+0xbc>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, &xSuspendedTaskList, tskSUSPENDED_CHAR );
  4056a6:	6878      	ldr	r0, [r7, #4]
  4056a8:	490d      	ldr	r1, [pc, #52]	; (4056e0 <vTaskList+0xec>)
  4056aa:	2253      	movs	r2, #83	; 0x53
  4056ac:	4b08      	ldr	r3, [pc, #32]	; (4056d0 <vTaskList+0xdc>)
  4056ae:	4798      	blx	r3
				}
			}
			#endif
		}
		xTaskResumeAll();
  4056b0:	4b0c      	ldr	r3, [pc, #48]	; (4056e4 <vTaskList+0xf0>)
  4056b2:	4798      	blx	r3
	}
  4056b4:	3714      	adds	r7, #20
  4056b6:	46bd      	mov	sp, r7
  4056b8:	bd90      	pop	{r4, r7, pc}
  4056ba:	bf00      	nop
  4056bc:	00405475 	.word	0x00405475
  4056c0:	004085b5 	.word	0x004085b5
  4056c4:	0040fe34 	.word	0x0040fe34
  4056c8:	20003dec 	.word	0x20003dec
  4056cc:	20003d10 	.word	0x20003d10
  4056d0:	00405e41 	.word	0x00405e41
  4056d4:	20003d9c 	.word	0x20003d9c
  4056d8:	20003da0 	.word	0x20003da0
  4056dc:	20003db8 	.word	0x20003db8
  4056e0:	20003dd0 	.word	0x20003dd0
  4056e4:	00405491 	.word	0x00405491

004056e8 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4056e8:	b580      	push	{r7, lr}
  4056ea:	b084      	sub	sp, #16
  4056ec:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4056ee:	4b48      	ldr	r3, [pc, #288]	; (405810 <vTaskIncrementTick+0x128>)
  4056f0:	681b      	ldr	r3, [r3, #0]
  4056f2:	2b00      	cmp	r3, #0
  4056f4:	d17c      	bne.n	4057f0 <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  4056f6:	4b47      	ldr	r3, [pc, #284]	; (405814 <vTaskIncrementTick+0x12c>)
  4056f8:	681b      	ldr	r3, [r3, #0]
  4056fa:	1c5a      	adds	r2, r3, #1
  4056fc:	4b45      	ldr	r3, [pc, #276]	; (405814 <vTaskIncrementTick+0x12c>)
  4056fe:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  405700:	4b44      	ldr	r3, [pc, #272]	; (405814 <vTaskIncrementTick+0x12c>)
  405702:	681b      	ldr	r3, [r3, #0]
  405704:	2b00      	cmp	r3, #0
  405706:	d12a      	bne.n	40575e <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  405708:	4b43      	ldr	r3, [pc, #268]	; (405818 <vTaskIncrementTick+0x130>)
  40570a:	681b      	ldr	r3, [r3, #0]
  40570c:	681b      	ldr	r3, [r3, #0]
  40570e:	2b00      	cmp	r3, #0
  405710:	d003      	beq.n	40571a <vTaskIncrementTick+0x32>
  405712:	4b42      	ldr	r3, [pc, #264]	; (40581c <vTaskIncrementTick+0x134>)
  405714:	4798      	blx	r3
  405716:	bf00      	nop
  405718:	e7fd      	b.n	405716 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  40571a:	4b3f      	ldr	r3, [pc, #252]	; (405818 <vTaskIncrementTick+0x130>)
  40571c:	681b      	ldr	r3, [r3, #0]
  40571e:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  405720:	4b3f      	ldr	r3, [pc, #252]	; (405820 <vTaskIncrementTick+0x138>)
  405722:	681a      	ldr	r2, [r3, #0]
  405724:	4b3c      	ldr	r3, [pc, #240]	; (405818 <vTaskIncrementTick+0x130>)
  405726:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  405728:	4b3d      	ldr	r3, [pc, #244]	; (405820 <vTaskIncrementTick+0x138>)
  40572a:	68fa      	ldr	r2, [r7, #12]
  40572c:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  40572e:	4b3d      	ldr	r3, [pc, #244]	; (405824 <vTaskIncrementTick+0x13c>)
  405730:	681b      	ldr	r3, [r3, #0]
  405732:	1c5a      	adds	r2, r3, #1
  405734:	4b3b      	ldr	r3, [pc, #236]	; (405824 <vTaskIncrementTick+0x13c>)
  405736:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  405738:	4b37      	ldr	r3, [pc, #220]	; (405818 <vTaskIncrementTick+0x130>)
  40573a:	681b      	ldr	r3, [r3, #0]
  40573c:	681b      	ldr	r3, [r3, #0]
  40573e:	2b00      	cmp	r3, #0
  405740:	d104      	bne.n	40574c <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  405742:	4b39      	ldr	r3, [pc, #228]	; (405828 <vTaskIncrementTick+0x140>)
  405744:	f04f 32ff 	mov.w	r2, #4294967295
  405748:	601a      	str	r2, [r3, #0]
  40574a:	e008      	b.n	40575e <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  40574c:	4b32      	ldr	r3, [pc, #200]	; (405818 <vTaskIncrementTick+0x130>)
  40574e:	681b      	ldr	r3, [r3, #0]
  405750:	68db      	ldr	r3, [r3, #12]
  405752:	68db      	ldr	r3, [r3, #12]
  405754:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  405756:	68bb      	ldr	r3, [r7, #8]
  405758:	685a      	ldr	r2, [r3, #4]
  40575a:	4b33      	ldr	r3, [pc, #204]	; (405828 <vTaskIncrementTick+0x140>)
  40575c:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  40575e:	4b2d      	ldr	r3, [pc, #180]	; (405814 <vTaskIncrementTick+0x12c>)
  405760:	681a      	ldr	r2, [r3, #0]
  405762:	4b31      	ldr	r3, [pc, #196]	; (405828 <vTaskIncrementTick+0x140>)
  405764:	681b      	ldr	r3, [r3, #0]
  405766:	429a      	cmp	r2, r3
  405768:	d341      	bcc.n	4057ee <vTaskIncrementTick+0x106>
  40576a:	4b2b      	ldr	r3, [pc, #172]	; (405818 <vTaskIncrementTick+0x130>)
  40576c:	681b      	ldr	r3, [r3, #0]
  40576e:	681b      	ldr	r3, [r3, #0]
  405770:	2b00      	cmp	r3, #0
  405772:	d104      	bne.n	40577e <vTaskIncrementTick+0x96>
  405774:	4b2c      	ldr	r3, [pc, #176]	; (405828 <vTaskIncrementTick+0x140>)
  405776:	f04f 32ff 	mov.w	r2, #4294967295
  40577a:	601a      	str	r2, [r3, #0]
  40577c:	e037      	b.n	4057ee <vTaskIncrementTick+0x106>
  40577e:	4b26      	ldr	r3, [pc, #152]	; (405818 <vTaskIncrementTick+0x130>)
  405780:	681b      	ldr	r3, [r3, #0]
  405782:	68db      	ldr	r3, [r3, #12]
  405784:	68db      	ldr	r3, [r3, #12]
  405786:	60bb      	str	r3, [r7, #8]
  405788:	68bb      	ldr	r3, [r7, #8]
  40578a:	685b      	ldr	r3, [r3, #4]
  40578c:	607b      	str	r3, [r7, #4]
  40578e:	4b21      	ldr	r3, [pc, #132]	; (405814 <vTaskIncrementTick+0x12c>)
  405790:	681a      	ldr	r2, [r3, #0]
  405792:	687b      	ldr	r3, [r7, #4]
  405794:	429a      	cmp	r2, r3
  405796:	d203      	bcs.n	4057a0 <vTaskIncrementTick+0xb8>
  405798:	4b23      	ldr	r3, [pc, #140]	; (405828 <vTaskIncrementTick+0x140>)
  40579a:	687a      	ldr	r2, [r7, #4]
  40579c:	601a      	str	r2, [r3, #0]
  40579e:	e026      	b.n	4057ee <vTaskIncrementTick+0x106>
  4057a0:	68bb      	ldr	r3, [r7, #8]
  4057a2:	3304      	adds	r3, #4
  4057a4:	4618      	mov	r0, r3
  4057a6:	4b21      	ldr	r3, [pc, #132]	; (40582c <vTaskIncrementTick+0x144>)
  4057a8:	4798      	blx	r3
  4057aa:	68bb      	ldr	r3, [r7, #8]
  4057ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4057ae:	2b00      	cmp	r3, #0
  4057b0:	d004      	beq.n	4057bc <vTaskIncrementTick+0xd4>
  4057b2:	68bb      	ldr	r3, [r7, #8]
  4057b4:	3318      	adds	r3, #24
  4057b6:	4618      	mov	r0, r3
  4057b8:	4b1c      	ldr	r3, [pc, #112]	; (40582c <vTaskIncrementTick+0x144>)
  4057ba:	4798      	blx	r3
  4057bc:	68bb      	ldr	r3, [r7, #8]
  4057be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4057c0:	4b1b      	ldr	r3, [pc, #108]	; (405830 <vTaskIncrementTick+0x148>)
  4057c2:	681b      	ldr	r3, [r3, #0]
  4057c4:	429a      	cmp	r2, r3
  4057c6:	d903      	bls.n	4057d0 <vTaskIncrementTick+0xe8>
  4057c8:	68bb      	ldr	r3, [r7, #8]
  4057ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4057cc:	4b18      	ldr	r3, [pc, #96]	; (405830 <vTaskIncrementTick+0x148>)
  4057ce:	601a      	str	r2, [r3, #0]
  4057d0:	68bb      	ldr	r3, [r7, #8]
  4057d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4057d4:	4613      	mov	r3, r2
  4057d6:	009b      	lsls	r3, r3, #2
  4057d8:	4413      	add	r3, r2
  4057da:	009b      	lsls	r3, r3, #2
  4057dc:	4a15      	ldr	r2, [pc, #84]	; (405834 <vTaskIncrementTick+0x14c>)
  4057de:	441a      	add	r2, r3
  4057e0:	68bb      	ldr	r3, [r7, #8]
  4057e2:	3304      	adds	r3, #4
  4057e4:	4610      	mov	r0, r2
  4057e6:	4619      	mov	r1, r3
  4057e8:	4b13      	ldr	r3, [pc, #76]	; (405838 <vTaskIncrementTick+0x150>)
  4057ea:	4798      	blx	r3
  4057ec:	e7bd      	b.n	40576a <vTaskIncrementTick+0x82>
  4057ee:	e006      	b.n	4057fe <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  4057f0:	4b12      	ldr	r3, [pc, #72]	; (40583c <vTaskIncrementTick+0x154>)
  4057f2:	681b      	ldr	r3, [r3, #0]
  4057f4:	1c5a      	adds	r2, r3, #1
  4057f6:	4b11      	ldr	r3, [pc, #68]	; (40583c <vTaskIncrementTick+0x154>)
  4057f8:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  4057fa:	4b11      	ldr	r3, [pc, #68]	; (405840 <vTaskIncrementTick+0x158>)
  4057fc:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  4057fe:	4b0f      	ldr	r3, [pc, #60]	; (40583c <vTaskIncrementTick+0x154>)
  405800:	681b      	ldr	r3, [r3, #0]
  405802:	2b00      	cmp	r3, #0
  405804:	d101      	bne.n	40580a <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  405806:	4b0e      	ldr	r3, [pc, #56]	; (405840 <vTaskIncrementTick+0x158>)
  405808:	4798      	blx	r3
		}
	}
	#endif
}
  40580a:	3710      	adds	r7, #16
  40580c:	46bd      	mov	sp, r7
  40580e:	bd80      	pop	{r7, pc}
  405810:	20003df8 	.word	0x20003df8
  405814:	20003de8 	.word	0x20003de8
  405818:	20003d9c 	.word	0x20003d9c
  40581c:	00404539 	.word	0x00404539
  405820:	20003da0 	.word	0x20003da0
  405824:	20003e04 	.word	0x20003e04
  405828:	20000130 	.word	0x20000130
  40582c:	00404321 	.word	0x00404321
  405830:	20003df0 	.word	0x20003df0
  405834:	20003d10 	.word	0x20003d10
  405838:	00404261 	.word	0x00404261
  40583c:	20003dfc 	.word	0x20003dfc
  405840:	00407221 	.word	0x00407221

00405844 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  405844:	b580      	push	{r7, lr}
  405846:	b082      	sub	sp, #8
  405848:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  40584a:	4b2a      	ldr	r3, [pc, #168]	; (4058f4 <vTaskSwitchContext+0xb0>)
  40584c:	681b      	ldr	r3, [r3, #0]
  40584e:	2b00      	cmp	r3, #0
  405850:	d003      	beq.n	40585a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  405852:	4b29      	ldr	r3, [pc, #164]	; (4058f8 <vTaskSwitchContext+0xb4>)
  405854:	2201      	movs	r2, #1
  405856:	601a      	str	r2, [r3, #0]
  405858:	e048      	b.n	4058ec <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  40585a:	4b28      	ldr	r3, [pc, #160]	; (4058fc <vTaskSwitchContext+0xb8>)
  40585c:	681b      	ldr	r3, [r3, #0]
  40585e:	681a      	ldr	r2, [r3, #0]
  405860:	4b26      	ldr	r3, [pc, #152]	; (4058fc <vTaskSwitchContext+0xb8>)
  405862:	681b      	ldr	r3, [r3, #0]
  405864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405866:	429a      	cmp	r2, r3
  405868:	d809      	bhi.n	40587e <vTaskSwitchContext+0x3a>
  40586a:	4b24      	ldr	r3, [pc, #144]	; (4058fc <vTaskSwitchContext+0xb8>)
  40586c:	681a      	ldr	r2, [r3, #0]
  40586e:	4b23      	ldr	r3, [pc, #140]	; (4058fc <vTaskSwitchContext+0xb8>)
  405870:	681b      	ldr	r3, [r3, #0]
  405872:	3334      	adds	r3, #52	; 0x34
  405874:	4610      	mov	r0, r2
  405876:	4619      	mov	r1, r3
  405878:	4b21      	ldr	r3, [pc, #132]	; (405900 <vTaskSwitchContext+0xbc>)
  40587a:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  40587c:	e00d      	b.n	40589a <vTaskSwitchContext+0x56>
  40587e:	e00c      	b.n	40589a <vTaskSwitchContext+0x56>
  405880:	4b20      	ldr	r3, [pc, #128]	; (405904 <vTaskSwitchContext+0xc0>)
  405882:	681b      	ldr	r3, [r3, #0]
  405884:	2b00      	cmp	r3, #0
  405886:	d103      	bne.n	405890 <vTaskSwitchContext+0x4c>
  405888:	4b1f      	ldr	r3, [pc, #124]	; (405908 <vTaskSwitchContext+0xc4>)
  40588a:	4798      	blx	r3
  40588c:	bf00      	nop
  40588e:	e7fd      	b.n	40588c <vTaskSwitchContext+0x48>
  405890:	4b1c      	ldr	r3, [pc, #112]	; (405904 <vTaskSwitchContext+0xc0>)
  405892:	681b      	ldr	r3, [r3, #0]
  405894:	1e5a      	subs	r2, r3, #1
  405896:	4b1b      	ldr	r3, [pc, #108]	; (405904 <vTaskSwitchContext+0xc0>)
  405898:	601a      	str	r2, [r3, #0]
  40589a:	4b1a      	ldr	r3, [pc, #104]	; (405904 <vTaskSwitchContext+0xc0>)
  40589c:	681a      	ldr	r2, [r3, #0]
  40589e:	491b      	ldr	r1, [pc, #108]	; (40590c <vTaskSwitchContext+0xc8>)
  4058a0:	4613      	mov	r3, r2
  4058a2:	009b      	lsls	r3, r3, #2
  4058a4:	4413      	add	r3, r2
  4058a6:	009b      	lsls	r3, r3, #2
  4058a8:	440b      	add	r3, r1
  4058aa:	681b      	ldr	r3, [r3, #0]
  4058ac:	2b00      	cmp	r3, #0
  4058ae:	d0e7      	beq.n	405880 <vTaskSwitchContext+0x3c>
  4058b0:	4b14      	ldr	r3, [pc, #80]	; (405904 <vTaskSwitchContext+0xc0>)
  4058b2:	681a      	ldr	r2, [r3, #0]
  4058b4:	4613      	mov	r3, r2
  4058b6:	009b      	lsls	r3, r3, #2
  4058b8:	4413      	add	r3, r2
  4058ba:	009b      	lsls	r3, r3, #2
  4058bc:	4a13      	ldr	r2, [pc, #76]	; (40590c <vTaskSwitchContext+0xc8>)
  4058be:	4413      	add	r3, r2
  4058c0:	607b      	str	r3, [r7, #4]
  4058c2:	687b      	ldr	r3, [r7, #4]
  4058c4:	685b      	ldr	r3, [r3, #4]
  4058c6:	685a      	ldr	r2, [r3, #4]
  4058c8:	687b      	ldr	r3, [r7, #4]
  4058ca:	605a      	str	r2, [r3, #4]
  4058cc:	687b      	ldr	r3, [r7, #4]
  4058ce:	685a      	ldr	r2, [r3, #4]
  4058d0:	687b      	ldr	r3, [r7, #4]
  4058d2:	3308      	adds	r3, #8
  4058d4:	429a      	cmp	r2, r3
  4058d6:	d104      	bne.n	4058e2 <vTaskSwitchContext+0x9e>
  4058d8:	687b      	ldr	r3, [r7, #4]
  4058da:	685b      	ldr	r3, [r3, #4]
  4058dc:	685a      	ldr	r2, [r3, #4]
  4058de:	687b      	ldr	r3, [r7, #4]
  4058e0:	605a      	str	r2, [r3, #4]
  4058e2:	687b      	ldr	r3, [r7, #4]
  4058e4:	685b      	ldr	r3, [r3, #4]
  4058e6:	68da      	ldr	r2, [r3, #12]
  4058e8:	4b04      	ldr	r3, [pc, #16]	; (4058fc <vTaskSwitchContext+0xb8>)
  4058ea:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  4058ec:	3708      	adds	r7, #8
  4058ee:	46bd      	mov	sp, r7
  4058f0:	bd80      	pop	{r7, pc}
  4058f2:	bf00      	nop
  4058f4:	20003df8 	.word	0x20003df8
  4058f8:	20003e00 	.word	0x20003e00
  4058fc:	20003d0c 	.word	0x20003d0c
  405900:	004071ed 	.word	0x004071ed
  405904:	20003df0 	.word	0x20003df0
  405908:	00404539 	.word	0x00404539
  40590c:	20003d10 	.word	0x20003d10

00405910 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  405910:	b580      	push	{r7, lr}
  405912:	b084      	sub	sp, #16
  405914:	af00      	add	r7, sp, #0
  405916:	6078      	str	r0, [r7, #4]
  405918:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  40591a:	687b      	ldr	r3, [r7, #4]
  40591c:	2b00      	cmp	r3, #0
  40591e:	d103      	bne.n	405928 <vTaskPlaceOnEventList+0x18>
  405920:	4b13      	ldr	r3, [pc, #76]	; (405970 <vTaskPlaceOnEventList+0x60>)
  405922:	4798      	blx	r3
  405924:	bf00      	nop
  405926:	e7fd      	b.n	405924 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  405928:	4b12      	ldr	r3, [pc, #72]	; (405974 <vTaskPlaceOnEventList+0x64>)
  40592a:	681b      	ldr	r3, [r3, #0]
  40592c:	3318      	adds	r3, #24
  40592e:	6878      	ldr	r0, [r7, #4]
  405930:	4619      	mov	r1, r3
  405932:	4b11      	ldr	r3, [pc, #68]	; (405978 <vTaskPlaceOnEventList+0x68>)
  405934:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  405936:	4b0f      	ldr	r3, [pc, #60]	; (405974 <vTaskPlaceOnEventList+0x64>)
  405938:	681b      	ldr	r3, [r3, #0]
  40593a:	3304      	adds	r3, #4
  40593c:	4618      	mov	r0, r3
  40593e:	4b0f      	ldr	r3, [pc, #60]	; (40597c <vTaskPlaceOnEventList+0x6c>)
  405940:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  405942:	683b      	ldr	r3, [r7, #0]
  405944:	f1b3 3fff 	cmp.w	r3, #4294967295
  405948:	d107      	bne.n	40595a <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  40594a:	4b0a      	ldr	r3, [pc, #40]	; (405974 <vTaskPlaceOnEventList+0x64>)
  40594c:	681b      	ldr	r3, [r3, #0]
  40594e:	3304      	adds	r3, #4
  405950:	480b      	ldr	r0, [pc, #44]	; (405980 <vTaskPlaceOnEventList+0x70>)
  405952:	4619      	mov	r1, r3
  405954:	4b0b      	ldr	r3, [pc, #44]	; (405984 <vTaskPlaceOnEventList+0x74>)
  405956:	4798      	blx	r3
  405958:	e007      	b.n	40596a <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  40595a:	4b0b      	ldr	r3, [pc, #44]	; (405988 <vTaskPlaceOnEventList+0x78>)
  40595c:	681a      	ldr	r2, [r3, #0]
  40595e:	683b      	ldr	r3, [r7, #0]
  405960:	4413      	add	r3, r2
  405962:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  405964:	68f8      	ldr	r0, [r7, #12]
  405966:	4b09      	ldr	r3, [pc, #36]	; (40598c <vTaskPlaceOnEventList+0x7c>)
  405968:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  40596a:	3710      	adds	r7, #16
  40596c:	46bd      	mov	sp, r7
  40596e:	bd80      	pop	{r7, pc}
  405970:	00404539 	.word	0x00404539
  405974:	20003d0c 	.word	0x20003d0c
  405978:	004042b1 	.word	0x004042b1
  40597c:	00404321 	.word	0x00404321
  405980:	20003dd0 	.word	0x20003dd0
  405984:	00404261 	.word	0x00404261
  405988:	20003de8 	.word	0x20003de8
  40598c:	00405d61 	.word	0x00405d61

00405990 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  405990:	b580      	push	{r7, lr}
  405992:	b084      	sub	sp, #16
  405994:	af00      	add	r7, sp, #0
  405996:	6078      	str	r0, [r7, #4]
  405998:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  40599a:	687b      	ldr	r3, [r7, #4]
  40599c:	2b00      	cmp	r3, #0
  40599e:	d103      	bne.n	4059a8 <vTaskPlaceOnEventListRestricted+0x18>
  4059a0:	4b0d      	ldr	r3, [pc, #52]	; (4059d8 <vTaskPlaceOnEventListRestricted+0x48>)
  4059a2:	4798      	blx	r3
  4059a4:	bf00      	nop
  4059a6:	e7fd      	b.n	4059a4 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  4059a8:	4b0c      	ldr	r3, [pc, #48]	; (4059dc <vTaskPlaceOnEventListRestricted+0x4c>)
  4059aa:	681b      	ldr	r3, [r3, #0]
  4059ac:	3318      	adds	r3, #24
  4059ae:	6878      	ldr	r0, [r7, #4]
  4059b0:	4619      	mov	r1, r3
  4059b2:	4b0b      	ldr	r3, [pc, #44]	; (4059e0 <vTaskPlaceOnEventListRestricted+0x50>)
  4059b4:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4059b6:	4b09      	ldr	r3, [pc, #36]	; (4059dc <vTaskPlaceOnEventListRestricted+0x4c>)
  4059b8:	681b      	ldr	r3, [r3, #0]
  4059ba:	3304      	adds	r3, #4
  4059bc:	4618      	mov	r0, r3
  4059be:	4b09      	ldr	r3, [pc, #36]	; (4059e4 <vTaskPlaceOnEventListRestricted+0x54>)
  4059c0:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4059c2:	4b09      	ldr	r3, [pc, #36]	; (4059e8 <vTaskPlaceOnEventListRestricted+0x58>)
  4059c4:	681a      	ldr	r2, [r3, #0]
  4059c6:	683b      	ldr	r3, [r7, #0]
  4059c8:	4413      	add	r3, r2
  4059ca:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4059cc:	68f8      	ldr	r0, [r7, #12]
  4059ce:	4b07      	ldr	r3, [pc, #28]	; (4059ec <vTaskPlaceOnEventListRestricted+0x5c>)
  4059d0:	4798      	blx	r3
	}
  4059d2:	3710      	adds	r7, #16
  4059d4:	46bd      	mov	sp, r7
  4059d6:	bd80      	pop	{r7, pc}
  4059d8:	00404539 	.word	0x00404539
  4059dc:	20003d0c 	.word	0x20003d0c
  4059e0:	00404261 	.word	0x00404261
  4059e4:	00404321 	.word	0x00404321
  4059e8:	20003de8 	.word	0x20003de8
  4059ec:	00405d61 	.word	0x00405d61

004059f0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4059f0:	b580      	push	{r7, lr}
  4059f2:	b084      	sub	sp, #16
  4059f4:	af00      	add	r7, sp, #0
  4059f6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4059f8:	687b      	ldr	r3, [r7, #4]
  4059fa:	68db      	ldr	r3, [r3, #12]
  4059fc:	68db      	ldr	r3, [r3, #12]
  4059fe:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  405a00:	68bb      	ldr	r3, [r7, #8]
  405a02:	2b00      	cmp	r3, #0
  405a04:	d103      	bne.n	405a0e <xTaskRemoveFromEventList+0x1e>
  405a06:	4b21      	ldr	r3, [pc, #132]	; (405a8c <xTaskRemoveFromEventList+0x9c>)
  405a08:	4798      	blx	r3
  405a0a:	bf00      	nop
  405a0c:	e7fd      	b.n	405a0a <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  405a0e:	68bb      	ldr	r3, [r7, #8]
  405a10:	3318      	adds	r3, #24
  405a12:	4618      	mov	r0, r3
  405a14:	4b1e      	ldr	r3, [pc, #120]	; (405a90 <xTaskRemoveFromEventList+0xa0>)
  405a16:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405a18:	4b1e      	ldr	r3, [pc, #120]	; (405a94 <xTaskRemoveFromEventList+0xa4>)
  405a1a:	681b      	ldr	r3, [r3, #0]
  405a1c:	2b00      	cmp	r3, #0
  405a1e:	d11d      	bne.n	405a5c <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  405a20:	68bb      	ldr	r3, [r7, #8]
  405a22:	3304      	adds	r3, #4
  405a24:	4618      	mov	r0, r3
  405a26:	4b1a      	ldr	r3, [pc, #104]	; (405a90 <xTaskRemoveFromEventList+0xa0>)
  405a28:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  405a2a:	68bb      	ldr	r3, [r7, #8]
  405a2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a2e:	4b1a      	ldr	r3, [pc, #104]	; (405a98 <xTaskRemoveFromEventList+0xa8>)
  405a30:	681b      	ldr	r3, [r3, #0]
  405a32:	429a      	cmp	r2, r3
  405a34:	d903      	bls.n	405a3e <xTaskRemoveFromEventList+0x4e>
  405a36:	68bb      	ldr	r3, [r7, #8]
  405a38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a3a:	4b17      	ldr	r3, [pc, #92]	; (405a98 <xTaskRemoveFromEventList+0xa8>)
  405a3c:	601a      	str	r2, [r3, #0]
  405a3e:	68bb      	ldr	r3, [r7, #8]
  405a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a42:	4613      	mov	r3, r2
  405a44:	009b      	lsls	r3, r3, #2
  405a46:	4413      	add	r3, r2
  405a48:	009b      	lsls	r3, r3, #2
  405a4a:	4a14      	ldr	r2, [pc, #80]	; (405a9c <xTaskRemoveFromEventList+0xac>)
  405a4c:	441a      	add	r2, r3
  405a4e:	68bb      	ldr	r3, [r7, #8]
  405a50:	3304      	adds	r3, #4
  405a52:	4610      	mov	r0, r2
  405a54:	4619      	mov	r1, r3
  405a56:	4b12      	ldr	r3, [pc, #72]	; (405aa0 <xTaskRemoveFromEventList+0xb0>)
  405a58:	4798      	blx	r3
  405a5a:	e005      	b.n	405a68 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  405a5c:	68bb      	ldr	r3, [r7, #8]
  405a5e:	3318      	adds	r3, #24
  405a60:	4810      	ldr	r0, [pc, #64]	; (405aa4 <xTaskRemoveFromEventList+0xb4>)
  405a62:	4619      	mov	r1, r3
  405a64:	4b0e      	ldr	r3, [pc, #56]	; (405aa0 <xTaskRemoveFromEventList+0xb0>)
  405a66:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  405a68:	68bb      	ldr	r3, [r7, #8]
  405a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405a6c:	4b0e      	ldr	r3, [pc, #56]	; (405aa8 <xTaskRemoveFromEventList+0xb8>)
  405a6e:	681b      	ldr	r3, [r3, #0]
  405a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405a72:	429a      	cmp	r2, r3
  405a74:	d302      	bcc.n	405a7c <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  405a76:	2301      	movs	r3, #1
  405a78:	60fb      	str	r3, [r7, #12]
  405a7a:	e001      	b.n	405a80 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  405a7c:	2300      	movs	r3, #0
  405a7e:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  405a80:	68fb      	ldr	r3, [r7, #12]
}
  405a82:	4618      	mov	r0, r3
  405a84:	3710      	adds	r7, #16
  405a86:	46bd      	mov	sp, r7
  405a88:	bd80      	pop	{r7, pc}
  405a8a:	bf00      	nop
  405a8c:	00404539 	.word	0x00404539
  405a90:	00404321 	.word	0x00404321
  405a94:	20003df8 	.word	0x20003df8
  405a98:	20003df0 	.word	0x20003df0
  405a9c:	20003d10 	.word	0x20003d10
  405aa0:	00404261 	.word	0x00404261
  405aa4:	20003da4 	.word	0x20003da4
  405aa8:	20003d0c 	.word	0x20003d0c

00405aac <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  405aac:	b580      	push	{r7, lr}
  405aae:	b082      	sub	sp, #8
  405ab0:	af00      	add	r7, sp, #0
  405ab2:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  405ab4:	687b      	ldr	r3, [r7, #4]
  405ab6:	2b00      	cmp	r3, #0
  405ab8:	d103      	bne.n	405ac2 <vTaskSetTimeOutState+0x16>
  405aba:	4b07      	ldr	r3, [pc, #28]	; (405ad8 <vTaskSetTimeOutState+0x2c>)
  405abc:	4798      	blx	r3
  405abe:	bf00      	nop
  405ac0:	e7fd      	b.n	405abe <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  405ac2:	4b06      	ldr	r3, [pc, #24]	; (405adc <vTaskSetTimeOutState+0x30>)
  405ac4:	681a      	ldr	r2, [r3, #0]
  405ac6:	687b      	ldr	r3, [r7, #4]
  405ac8:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  405aca:	4b05      	ldr	r3, [pc, #20]	; (405ae0 <vTaskSetTimeOutState+0x34>)
  405acc:	681a      	ldr	r2, [r3, #0]
  405ace:	687b      	ldr	r3, [r7, #4]
  405ad0:	605a      	str	r2, [r3, #4]
}
  405ad2:	3708      	adds	r7, #8
  405ad4:	46bd      	mov	sp, r7
  405ad6:	bd80      	pop	{r7, pc}
  405ad8:	00404539 	.word	0x00404539
  405adc:	20003e04 	.word	0x20003e04
  405ae0:	20003de8 	.word	0x20003de8

00405ae4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  405ae4:	b580      	push	{r7, lr}
  405ae6:	b084      	sub	sp, #16
  405ae8:	af00      	add	r7, sp, #0
  405aea:	6078      	str	r0, [r7, #4]
  405aec:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  405aee:	687b      	ldr	r3, [r7, #4]
  405af0:	2b00      	cmp	r3, #0
  405af2:	d103      	bne.n	405afc <xTaskCheckForTimeOut+0x18>
  405af4:	4b22      	ldr	r3, [pc, #136]	; (405b80 <xTaskCheckForTimeOut+0x9c>)
  405af6:	4798      	blx	r3
  405af8:	bf00      	nop
  405afa:	e7fd      	b.n	405af8 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  405afc:	683b      	ldr	r3, [r7, #0]
  405afe:	2b00      	cmp	r3, #0
  405b00:	d103      	bne.n	405b0a <xTaskCheckForTimeOut+0x26>
  405b02:	4b1f      	ldr	r3, [pc, #124]	; (405b80 <xTaskCheckForTimeOut+0x9c>)
  405b04:	4798      	blx	r3
  405b06:	bf00      	nop
  405b08:	e7fd      	b.n	405b06 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  405b0a:	4b1e      	ldr	r3, [pc, #120]	; (405b84 <xTaskCheckForTimeOut+0xa0>)
  405b0c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  405b0e:	683b      	ldr	r3, [r7, #0]
  405b10:	681b      	ldr	r3, [r3, #0]
  405b12:	f1b3 3fff 	cmp.w	r3, #4294967295
  405b16:	d102      	bne.n	405b1e <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  405b18:	2300      	movs	r3, #0
  405b1a:	60fb      	str	r3, [r7, #12]
  405b1c:	e029      	b.n	405b72 <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  405b1e:	687b      	ldr	r3, [r7, #4]
  405b20:	681a      	ldr	r2, [r3, #0]
  405b22:	4b19      	ldr	r3, [pc, #100]	; (405b88 <xTaskCheckForTimeOut+0xa4>)
  405b24:	681b      	ldr	r3, [r3, #0]
  405b26:	429a      	cmp	r2, r3
  405b28:	d008      	beq.n	405b3c <xTaskCheckForTimeOut+0x58>
  405b2a:	687b      	ldr	r3, [r7, #4]
  405b2c:	685a      	ldr	r2, [r3, #4]
  405b2e:	4b17      	ldr	r3, [pc, #92]	; (405b8c <xTaskCheckForTimeOut+0xa8>)
  405b30:	681b      	ldr	r3, [r3, #0]
  405b32:	429a      	cmp	r2, r3
  405b34:	d802      	bhi.n	405b3c <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  405b36:	2301      	movs	r3, #1
  405b38:	60fb      	str	r3, [r7, #12]
  405b3a:	e01a      	b.n	405b72 <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  405b3c:	4b13      	ldr	r3, [pc, #76]	; (405b8c <xTaskCheckForTimeOut+0xa8>)
  405b3e:	681a      	ldr	r2, [r3, #0]
  405b40:	687b      	ldr	r3, [r7, #4]
  405b42:	685b      	ldr	r3, [r3, #4]
  405b44:	1ad2      	subs	r2, r2, r3
  405b46:	683b      	ldr	r3, [r7, #0]
  405b48:	681b      	ldr	r3, [r3, #0]
  405b4a:	429a      	cmp	r2, r3
  405b4c:	d20f      	bcs.n	405b6e <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  405b4e:	683b      	ldr	r3, [r7, #0]
  405b50:	681a      	ldr	r2, [r3, #0]
  405b52:	687b      	ldr	r3, [r7, #4]
  405b54:	6859      	ldr	r1, [r3, #4]
  405b56:	4b0d      	ldr	r3, [pc, #52]	; (405b8c <xTaskCheckForTimeOut+0xa8>)
  405b58:	681b      	ldr	r3, [r3, #0]
  405b5a:	1acb      	subs	r3, r1, r3
  405b5c:	441a      	add	r2, r3
  405b5e:	683b      	ldr	r3, [r7, #0]
  405b60:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  405b62:	6878      	ldr	r0, [r7, #4]
  405b64:	4b0a      	ldr	r3, [pc, #40]	; (405b90 <xTaskCheckForTimeOut+0xac>)
  405b66:	4798      	blx	r3
			xReturn = pdFALSE;
  405b68:	2300      	movs	r3, #0
  405b6a:	60fb      	str	r3, [r7, #12]
  405b6c:	e001      	b.n	405b72 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  405b6e:	2301      	movs	r3, #1
  405b70:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  405b72:	4b08      	ldr	r3, [pc, #32]	; (405b94 <xTaskCheckForTimeOut+0xb0>)
  405b74:	4798      	blx	r3

	return xReturn;
  405b76:	68fb      	ldr	r3, [r7, #12]
}
  405b78:	4618      	mov	r0, r3
  405b7a:	3710      	adds	r7, #16
  405b7c:	46bd      	mov	sp, r7
  405b7e:	bd80      	pop	{r7, pc}
  405b80:	00404539 	.word	0x00404539
  405b84:	004044f5 	.word	0x004044f5
  405b88:	20003e04 	.word	0x20003e04
  405b8c:	20003de8 	.word	0x20003de8
  405b90:	00405aad 	.word	0x00405aad
  405b94:	00404511 	.word	0x00404511

00405b98 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  405b98:	b480      	push	{r7}
  405b9a:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  405b9c:	4b03      	ldr	r3, [pc, #12]	; (405bac <vTaskMissedYield+0x14>)
  405b9e:	2201      	movs	r2, #1
  405ba0:	601a      	str	r2, [r3, #0]
}
  405ba2:	46bd      	mov	sp, r7
  405ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
  405ba8:	4770      	bx	lr
  405baa:	bf00      	nop
  405bac:	20003e00 	.word	0x20003e00

00405bb0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  405bb0:	b580      	push	{r7, lr}
  405bb2:	b082      	sub	sp, #8
  405bb4:	af00      	add	r7, sp, #0
  405bb6:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  405bb8:	4b05      	ldr	r3, [pc, #20]	; (405bd0 <prvIdleTask+0x20>)
  405bba:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  405bbc:	4b05      	ldr	r3, [pc, #20]	; (405bd4 <prvIdleTask+0x24>)
  405bbe:	681b      	ldr	r3, [r3, #0]
  405bc0:	2b01      	cmp	r3, #1
  405bc2:	d901      	bls.n	405bc8 <prvIdleTask+0x18>
			{
				taskYIELD();
  405bc4:	4b04      	ldr	r3, [pc, #16]	; (405bd8 <prvIdleTask+0x28>)
  405bc6:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  405bc8:	4b04      	ldr	r3, [pc, #16]	; (405bdc <prvIdleTask+0x2c>)
  405bca:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  405bcc:	e7f4      	b.n	405bb8 <prvIdleTask+0x8>
  405bce:	bf00      	nop
  405bd0:	00405cd5 	.word	0x00405cd5
  405bd4:	20003d10 	.word	0x20003d10
  405bd8:	004044dd 	.word	0x004044dd
  405bdc:	00407215 	.word	0x00407215

00405be0 <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  405be0:	b580      	push	{r7, lr}
  405be2:	b084      	sub	sp, #16
  405be4:	af00      	add	r7, sp, #0
  405be6:	60f8      	str	r0, [r7, #12]
  405be8:	60b9      	str	r1, [r7, #8]
  405bea:	607a      	str	r2, [r7, #4]
  405bec:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  405bee:	68fb      	ldr	r3, [r7, #12]
  405bf0:	3334      	adds	r3, #52	; 0x34
  405bf2:	4618      	mov	r0, r3
  405bf4:	68b9      	ldr	r1, [r7, #8]
  405bf6:	220a      	movs	r2, #10
  405bf8:	4b14      	ldr	r3, [pc, #80]	; (405c4c <prvInitialiseTCBVariables+0x6c>)
  405bfa:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  405bfc:	68fb      	ldr	r3, [r7, #12]
  405bfe:	2200      	movs	r2, #0
  405c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  405c04:	687b      	ldr	r3, [r7, #4]
  405c06:	2b04      	cmp	r3, #4
  405c08:	d901      	bls.n	405c0e <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  405c0a:	2304      	movs	r3, #4
  405c0c:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  405c0e:	68fb      	ldr	r3, [r7, #12]
  405c10:	687a      	ldr	r2, [r7, #4]
  405c12:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  405c14:	68fb      	ldr	r3, [r7, #12]
  405c16:	687a      	ldr	r2, [r7, #4]
  405c18:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  405c1a:	68fb      	ldr	r3, [r7, #12]
  405c1c:	3304      	adds	r3, #4
  405c1e:	4618      	mov	r0, r3
  405c20:	4b0b      	ldr	r3, [pc, #44]	; (405c50 <prvInitialiseTCBVariables+0x70>)
  405c22:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  405c24:	68fb      	ldr	r3, [r7, #12]
  405c26:	3318      	adds	r3, #24
  405c28:	4618      	mov	r0, r3
  405c2a:	4b09      	ldr	r3, [pc, #36]	; (405c50 <prvInitialiseTCBVariables+0x70>)
  405c2c:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  405c2e:	68fb      	ldr	r3, [r7, #12]
  405c30:	68fa      	ldr	r2, [r7, #12]
  405c32:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  405c34:	687b      	ldr	r3, [r7, #4]
  405c36:	f1c3 0205 	rsb	r2, r3, #5
  405c3a:	68fb      	ldr	r3, [r7, #12]
  405c3c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  405c3e:	68fb      	ldr	r3, [r7, #12]
  405c40:	68fa      	ldr	r2, [r7, #12]
  405c42:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  405c44:	3710      	adds	r7, #16
  405c46:	46bd      	mov	sp, r7
  405c48:	bd80      	pop	{r7, pc}
  405c4a:	bf00      	nop
  405c4c:	00408615 	.word	0x00408615
  405c50:	00404249 	.word	0x00404249

00405c54 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  405c54:	b580      	push	{r7, lr}
  405c56:	b082      	sub	sp, #8
  405c58:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  405c5a:	2300      	movs	r3, #0
  405c5c:	607b      	str	r3, [r7, #4]
  405c5e:	e00c      	b.n	405c7a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  405c60:	687a      	ldr	r2, [r7, #4]
  405c62:	4613      	mov	r3, r2
  405c64:	009b      	lsls	r3, r3, #2
  405c66:	4413      	add	r3, r2
  405c68:	009b      	lsls	r3, r3, #2
  405c6a:	4a11      	ldr	r2, [pc, #68]	; (405cb0 <prvInitialiseTaskLists+0x5c>)
  405c6c:	4413      	add	r3, r2
  405c6e:	4618      	mov	r0, r3
  405c70:	4b10      	ldr	r3, [pc, #64]	; (405cb4 <prvInitialiseTaskLists+0x60>)
  405c72:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  405c74:	687b      	ldr	r3, [r7, #4]
  405c76:	3301      	adds	r3, #1
  405c78:	607b      	str	r3, [r7, #4]
  405c7a:	687b      	ldr	r3, [r7, #4]
  405c7c:	2b04      	cmp	r3, #4
  405c7e:	d9ef      	bls.n	405c60 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  405c80:	480d      	ldr	r0, [pc, #52]	; (405cb8 <prvInitialiseTaskLists+0x64>)
  405c82:	4b0c      	ldr	r3, [pc, #48]	; (405cb4 <prvInitialiseTaskLists+0x60>)
  405c84:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  405c86:	480d      	ldr	r0, [pc, #52]	; (405cbc <prvInitialiseTaskLists+0x68>)
  405c88:	4b0a      	ldr	r3, [pc, #40]	; (405cb4 <prvInitialiseTaskLists+0x60>)
  405c8a:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  405c8c:	480c      	ldr	r0, [pc, #48]	; (405cc0 <prvInitialiseTaskLists+0x6c>)
  405c8e:	4b09      	ldr	r3, [pc, #36]	; (405cb4 <prvInitialiseTaskLists+0x60>)
  405c90:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  405c92:	480c      	ldr	r0, [pc, #48]	; (405cc4 <prvInitialiseTaskLists+0x70>)
  405c94:	4b07      	ldr	r3, [pc, #28]	; (405cb4 <prvInitialiseTaskLists+0x60>)
  405c96:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  405c98:	480b      	ldr	r0, [pc, #44]	; (405cc8 <prvInitialiseTaskLists+0x74>)
  405c9a:	4b06      	ldr	r3, [pc, #24]	; (405cb4 <prvInitialiseTaskLists+0x60>)
  405c9c:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  405c9e:	4b0b      	ldr	r3, [pc, #44]	; (405ccc <prvInitialiseTaskLists+0x78>)
  405ca0:	4a05      	ldr	r2, [pc, #20]	; (405cb8 <prvInitialiseTaskLists+0x64>)
  405ca2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  405ca4:	4b0a      	ldr	r3, [pc, #40]	; (405cd0 <prvInitialiseTaskLists+0x7c>)
  405ca6:	4a05      	ldr	r2, [pc, #20]	; (405cbc <prvInitialiseTaskLists+0x68>)
  405ca8:	601a      	str	r2, [r3, #0]
}
  405caa:	3708      	adds	r7, #8
  405cac:	46bd      	mov	sp, r7
  405cae:	bd80      	pop	{r7, pc}
  405cb0:	20003d10 	.word	0x20003d10
  405cb4:	00404209 	.word	0x00404209
  405cb8:	20003d74 	.word	0x20003d74
  405cbc:	20003d88 	.word	0x20003d88
  405cc0:	20003da4 	.word	0x20003da4
  405cc4:	20003db8 	.word	0x20003db8
  405cc8:	20003dd0 	.word	0x20003dd0
  405ccc:	20003d9c 	.word	0x20003d9c
  405cd0:	20003da0 	.word	0x20003da0

00405cd4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  405cd4:	b580      	push	{r7, lr}
  405cd6:	b082      	sub	sp, #8
  405cd8:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  405cda:	e028      	b.n	405d2e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  405cdc:	4b17      	ldr	r3, [pc, #92]	; (405d3c <prvCheckTasksWaitingTermination+0x68>)
  405cde:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  405ce0:	4b17      	ldr	r3, [pc, #92]	; (405d40 <prvCheckTasksWaitingTermination+0x6c>)
  405ce2:	681b      	ldr	r3, [r3, #0]
  405ce4:	2b00      	cmp	r3, #0
  405ce6:	bf14      	ite	ne
  405ce8:	2300      	movne	r3, #0
  405cea:	2301      	moveq	r3, #1
  405cec:	b2db      	uxtb	r3, r3
  405cee:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  405cf0:	4b14      	ldr	r3, [pc, #80]	; (405d44 <prvCheckTasksWaitingTermination+0x70>)
  405cf2:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  405cf4:	687b      	ldr	r3, [r7, #4]
  405cf6:	2b00      	cmp	r3, #0
  405cf8:	d119      	bne.n	405d2e <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  405cfa:	4b13      	ldr	r3, [pc, #76]	; (405d48 <prvCheckTasksWaitingTermination+0x74>)
  405cfc:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  405cfe:	4b10      	ldr	r3, [pc, #64]	; (405d40 <prvCheckTasksWaitingTermination+0x6c>)
  405d00:	68db      	ldr	r3, [r3, #12]
  405d02:	68db      	ldr	r3, [r3, #12]
  405d04:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  405d06:	683b      	ldr	r3, [r7, #0]
  405d08:	3304      	adds	r3, #4
  405d0a:	4618      	mov	r0, r3
  405d0c:	4b0f      	ldr	r3, [pc, #60]	; (405d4c <prvCheckTasksWaitingTermination+0x78>)
  405d0e:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  405d10:	4b0f      	ldr	r3, [pc, #60]	; (405d50 <prvCheckTasksWaitingTermination+0x7c>)
  405d12:	681b      	ldr	r3, [r3, #0]
  405d14:	1e5a      	subs	r2, r3, #1
  405d16:	4b0e      	ldr	r3, [pc, #56]	; (405d50 <prvCheckTasksWaitingTermination+0x7c>)
  405d18:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  405d1a:	4b0e      	ldr	r3, [pc, #56]	; (405d54 <prvCheckTasksWaitingTermination+0x80>)
  405d1c:	681b      	ldr	r3, [r3, #0]
  405d1e:	1e5a      	subs	r2, r3, #1
  405d20:	4b0c      	ldr	r3, [pc, #48]	; (405d54 <prvCheckTasksWaitingTermination+0x80>)
  405d22:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  405d24:	4b0c      	ldr	r3, [pc, #48]	; (405d58 <prvCheckTasksWaitingTermination+0x84>)
  405d26:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  405d28:	6838      	ldr	r0, [r7, #0]
  405d2a:	4b0c      	ldr	r3, [pc, #48]	; (405d5c <prvCheckTasksWaitingTermination+0x88>)
  405d2c:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  405d2e:	4b09      	ldr	r3, [pc, #36]	; (405d54 <prvCheckTasksWaitingTermination+0x80>)
  405d30:	681b      	ldr	r3, [r3, #0]
  405d32:	2b00      	cmp	r3, #0
  405d34:	d1d2      	bne.n	405cdc <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  405d36:	3708      	adds	r7, #8
  405d38:	46bd      	mov	sp, r7
  405d3a:	bd80      	pop	{r7, pc}
  405d3c:	00405475 	.word	0x00405475
  405d40:	20003db8 	.word	0x20003db8
  405d44:	00405491 	.word	0x00405491
  405d48:	004044f5 	.word	0x004044f5
  405d4c:	00404321 	.word	0x00404321
  405d50:	20003de4 	.word	0x20003de4
  405d54:	20003dcc 	.word	0x20003dcc
  405d58:	00404511 	.word	0x00404511
  405d5c:	00405f31 	.word	0x00405f31

00405d60 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  405d60:	b580      	push	{r7, lr}
  405d62:	b082      	sub	sp, #8
  405d64:	af00      	add	r7, sp, #0
  405d66:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  405d68:	4b13      	ldr	r3, [pc, #76]	; (405db8 <prvAddCurrentTaskToDelayedList+0x58>)
  405d6a:	681b      	ldr	r3, [r3, #0]
  405d6c:	687a      	ldr	r2, [r7, #4]
  405d6e:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  405d70:	4b12      	ldr	r3, [pc, #72]	; (405dbc <prvAddCurrentTaskToDelayedList+0x5c>)
  405d72:	681b      	ldr	r3, [r3, #0]
  405d74:	687a      	ldr	r2, [r7, #4]
  405d76:	429a      	cmp	r2, r3
  405d78:	d209      	bcs.n	405d8e <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  405d7a:	4b11      	ldr	r3, [pc, #68]	; (405dc0 <prvAddCurrentTaskToDelayedList+0x60>)
  405d7c:	681a      	ldr	r2, [r3, #0]
  405d7e:	4b0e      	ldr	r3, [pc, #56]	; (405db8 <prvAddCurrentTaskToDelayedList+0x58>)
  405d80:	681b      	ldr	r3, [r3, #0]
  405d82:	3304      	adds	r3, #4
  405d84:	4610      	mov	r0, r2
  405d86:	4619      	mov	r1, r3
  405d88:	4b0e      	ldr	r3, [pc, #56]	; (405dc4 <prvAddCurrentTaskToDelayedList+0x64>)
  405d8a:	4798      	blx	r3
  405d8c:	e010      	b.n	405db0 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  405d8e:	4b0e      	ldr	r3, [pc, #56]	; (405dc8 <prvAddCurrentTaskToDelayedList+0x68>)
  405d90:	681a      	ldr	r2, [r3, #0]
  405d92:	4b09      	ldr	r3, [pc, #36]	; (405db8 <prvAddCurrentTaskToDelayedList+0x58>)
  405d94:	681b      	ldr	r3, [r3, #0]
  405d96:	3304      	adds	r3, #4
  405d98:	4610      	mov	r0, r2
  405d9a:	4619      	mov	r1, r3
  405d9c:	4b09      	ldr	r3, [pc, #36]	; (405dc4 <prvAddCurrentTaskToDelayedList+0x64>)
  405d9e:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  405da0:	4b0a      	ldr	r3, [pc, #40]	; (405dcc <prvAddCurrentTaskToDelayedList+0x6c>)
  405da2:	681b      	ldr	r3, [r3, #0]
  405da4:	687a      	ldr	r2, [r7, #4]
  405da6:	429a      	cmp	r2, r3
  405da8:	d202      	bcs.n	405db0 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  405daa:	4b08      	ldr	r3, [pc, #32]	; (405dcc <prvAddCurrentTaskToDelayedList+0x6c>)
  405dac:	687a      	ldr	r2, [r7, #4]
  405dae:	601a      	str	r2, [r3, #0]
		}
	}
}
  405db0:	3708      	adds	r7, #8
  405db2:	46bd      	mov	sp, r7
  405db4:	bd80      	pop	{r7, pc}
  405db6:	bf00      	nop
  405db8:	20003d0c 	.word	0x20003d0c
  405dbc:	20003de8 	.word	0x20003de8
  405dc0:	20003da0 	.word	0x20003da0
  405dc4:	004042b1 	.word	0x004042b1
  405dc8:	20003d9c 	.word	0x20003d9c
  405dcc:	20000130 	.word	0x20000130

00405dd0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  405dd0:	b580      	push	{r7, lr}
  405dd2:	b084      	sub	sp, #16
  405dd4:	af00      	add	r7, sp, #0
  405dd6:	4603      	mov	r3, r0
  405dd8:	6039      	str	r1, [r7, #0]
  405dda:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  405ddc:	204c      	movs	r0, #76	; 0x4c
  405dde:	4b15      	ldr	r3, [pc, #84]	; (405e34 <prvAllocateTCBAndStack+0x64>)
  405de0:	4798      	blx	r3
  405de2:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  405de4:	68fb      	ldr	r3, [r7, #12]
  405de6:	2b00      	cmp	r3, #0
  405de8:	d01f      	beq.n	405e2a <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  405dea:	683b      	ldr	r3, [r7, #0]
  405dec:	2b00      	cmp	r3, #0
  405dee:	d106      	bne.n	405dfe <prvAllocateTCBAndStack+0x2e>
  405df0:	88fb      	ldrh	r3, [r7, #6]
  405df2:	009b      	lsls	r3, r3, #2
  405df4:	4618      	mov	r0, r3
  405df6:	4b0f      	ldr	r3, [pc, #60]	; (405e34 <prvAllocateTCBAndStack+0x64>)
  405df8:	4798      	blx	r3
  405dfa:	4603      	mov	r3, r0
  405dfc:	e000      	b.n	405e00 <prvAllocateTCBAndStack+0x30>
  405dfe:	683b      	ldr	r3, [r7, #0]
  405e00:	68fa      	ldr	r2, [r7, #12]
  405e02:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  405e04:	68fb      	ldr	r3, [r7, #12]
  405e06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405e08:	2b00      	cmp	r3, #0
  405e0a:	d105      	bne.n	405e18 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  405e0c:	68f8      	ldr	r0, [r7, #12]
  405e0e:	4b0a      	ldr	r3, [pc, #40]	; (405e38 <prvAllocateTCBAndStack+0x68>)
  405e10:	4798      	blx	r3
			pxNewTCB = NULL;
  405e12:	2300      	movs	r3, #0
  405e14:	60fb      	str	r3, [r7, #12]
  405e16:	e008      	b.n	405e2a <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  405e18:	68fb      	ldr	r3, [r7, #12]
  405e1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  405e1c:	88fb      	ldrh	r3, [r7, #6]
  405e1e:	009b      	lsls	r3, r3, #2
  405e20:	4610      	mov	r0, r2
  405e22:	21a5      	movs	r1, #165	; 0xa5
  405e24:	461a      	mov	r2, r3
  405e26:	4b05      	ldr	r3, [pc, #20]	; (405e3c <prvAllocateTCBAndStack+0x6c>)
  405e28:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  405e2a:	68fb      	ldr	r3, [r7, #12]
}
  405e2c:	4618      	mov	r0, r3
  405e2e:	3710      	adds	r7, #16
  405e30:	46bd      	mov	sp, r7
  405e32:	bd80      	pop	{r7, pc}
  405e34:	004045ed 	.word	0x004045ed
  405e38:	004046e9 	.word	0x004046e9
  405e3c:	004082bd 	.word	0x004082bd

00405e40 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
  405e40:	b590      	push	{r4, r7, lr}
  405e42:	b08f      	sub	sp, #60	; 0x3c
  405e44:	af04      	add	r7, sp, #16
  405e46:	60f8      	str	r0, [r7, #12]
  405e48:	60b9      	str	r1, [r7, #8]
  405e4a:	4613      	mov	r3, r2
  405e4c:	71fb      	strb	r3, [r7, #7]
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;
	PRIVILEGED_DATA static char pcStatusString[ configMAX_TASK_NAME_LEN + 30 ];

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
  405e4e:	68bb      	ldr	r3, [r7, #8]
  405e50:	627b      	str	r3, [r7, #36]	; 0x24
  405e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405e54:	685b      	ldr	r3, [r3, #4]
  405e56:	685a      	ldr	r2, [r3, #4]
  405e58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405e5a:	605a      	str	r2, [r3, #4]
  405e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405e5e:	685a      	ldr	r2, [r3, #4]
  405e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405e62:	3308      	adds	r3, #8
  405e64:	429a      	cmp	r2, r3
  405e66:	d104      	bne.n	405e72 <prvListTaskWithinSingleList+0x32>
  405e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405e6a:	685b      	ldr	r3, [r3, #4]
  405e6c:	685a      	ldr	r2, [r3, #4]
  405e6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405e70:	605a      	str	r2, [r3, #4]
  405e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  405e74:	685b      	ldr	r3, [r3, #4]
  405e76:	68db      	ldr	r3, [r3, #12]
  405e78:	623b      	str	r3, [r7, #32]
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
  405e7a:	68bb      	ldr	r3, [r7, #8]
  405e7c:	61fb      	str	r3, [r7, #28]
  405e7e:	69fb      	ldr	r3, [r7, #28]
  405e80:	685b      	ldr	r3, [r3, #4]
  405e82:	685a      	ldr	r2, [r3, #4]
  405e84:	69fb      	ldr	r3, [r7, #28]
  405e86:	605a      	str	r2, [r3, #4]
  405e88:	69fb      	ldr	r3, [r7, #28]
  405e8a:	685a      	ldr	r2, [r3, #4]
  405e8c:	69fb      	ldr	r3, [r7, #28]
  405e8e:	3308      	adds	r3, #8
  405e90:	429a      	cmp	r2, r3
  405e92:	d104      	bne.n	405e9e <prvListTaskWithinSingleList+0x5e>
  405e94:	69fb      	ldr	r3, [r7, #28]
  405e96:	685b      	ldr	r3, [r3, #4]
  405e98:	685a      	ldr	r2, [r3, #4]
  405e9a:	69fb      	ldr	r3, [r7, #28]
  405e9c:	605a      	str	r2, [r3, #4]
  405e9e:	69fb      	ldr	r3, [r7, #28]
  405ea0:	685b      	ldr	r3, [r3, #4]
  405ea2:	68db      	ldr	r3, [r3, #12]
  405ea4:	61bb      	str	r3, [r7, #24]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxEndOfStack );
			}
			#else
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
  405ea6:	69bb      	ldr	r3, [r7, #24]
  405ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405eaa:	4618      	mov	r0, r3
  405eac:	4b0f      	ldr	r3, [pc, #60]	; (405eec <prvListTaskWithinSingleList+0xac>)
  405eae:	4798      	blx	r3
  405eb0:	4603      	mov	r3, r0
  405eb2:	82fb      	strh	r3, [r7, #22]
			}
			#endif

			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, ( unsigned int ) usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
  405eb4:	69bb      	ldr	r3, [r7, #24]
  405eb6:	f103 0234 	add.w	r2, r3, #52	; 0x34
  405eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
  405ebe:	69b9      	ldr	r1, [r7, #24]
  405ec0:	6acc      	ldr	r4, [r1, #44]	; 0x2c
  405ec2:	8af8      	ldrh	r0, [r7, #22]
  405ec4:	69b9      	ldr	r1, [r7, #24]
  405ec6:	6c09      	ldr	r1, [r1, #64]	; 0x40
  405ec8:	9400      	str	r4, [sp, #0]
  405eca:	9001      	str	r0, [sp, #4]
  405ecc:	9102      	str	r1, [sp, #8]
  405ece:	4808      	ldr	r0, [pc, #32]	; (405ef0 <prvListTaskWithinSingleList+0xb0>)
  405ed0:	4908      	ldr	r1, [pc, #32]	; (405ef4 <prvListTaskWithinSingleList+0xb4>)
  405ed2:	4c09      	ldr	r4, [pc, #36]	; (405ef8 <prvListTaskWithinSingleList+0xb8>)
  405ed4:	47a0      	blx	r4
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
  405ed6:	68f8      	ldr	r0, [r7, #12]
  405ed8:	4905      	ldr	r1, [pc, #20]	; (405ef0 <prvListTaskWithinSingleList+0xb0>)
  405eda:	4b08      	ldr	r3, [pc, #32]	; (405efc <prvListTaskWithinSingleList+0xbc>)
  405edc:	4798      	blx	r3

		} while( pxNextTCB != pxFirstTCB );
  405ede:	69ba      	ldr	r2, [r7, #24]
  405ee0:	6a3b      	ldr	r3, [r7, #32]
  405ee2:	429a      	cmp	r2, r3
  405ee4:	d1c9      	bne.n	405e7a <prvListTaskWithinSingleList+0x3a>
	}
  405ee6:	372c      	adds	r7, #44	; 0x2c
  405ee8:	46bd      	mov	sp, r7
  405eea:	bd90      	pop	{r4, r7, pc}
  405eec:	00405f01 	.word	0x00405f01
  405ef0:	20003e0c 	.word	0x20003e0c
  405ef4:	0040fe38 	.word	0x0040fe38
  405ef8:	00408461 	.word	0x00408461
  405efc:	004084ad 	.word	0x004084ad

00405f00 <usTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
  405f00:	b490      	push	{r4, r7}
  405f02:	b082      	sub	sp, #8
  405f04:	af00      	add	r7, sp, #0
  405f06:	6078      	str	r0, [r7, #4]
	register unsigned short usCount = 0U;
  405f08:	2400      	movs	r4, #0

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  405f0a:	e005      	b.n	405f18 <usTaskCheckFreeStackSpace+0x18>
		{
			pucStackByte -= portSTACK_GROWTH;
  405f0c:	687b      	ldr	r3, [r7, #4]
  405f0e:	3301      	adds	r3, #1
  405f10:	607b      	str	r3, [r7, #4]
			usCount++;
  405f12:	4623      	mov	r3, r4
  405f14:	3301      	adds	r3, #1
  405f16:	b29c      	uxth	r4, r3

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0U;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
  405f18:	687b      	ldr	r3, [r7, #4]
  405f1a:	781b      	ldrb	r3, [r3, #0]
  405f1c:	2ba5      	cmp	r3, #165	; 0xa5
  405f1e:	d0f5      	beq.n	405f0c <usTaskCheckFreeStackSpace+0xc>
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
		}

		usCount /= sizeof( portSTACK_TYPE );
  405f20:	08a3      	lsrs	r3, r4, #2
  405f22:	b29c      	uxth	r4, r3

		return usCount;
  405f24:	4623      	mov	r3, r4
	}
  405f26:	4618      	mov	r0, r3
  405f28:	3708      	adds	r7, #8
  405f2a:	46bd      	mov	sp, r7
  405f2c:	bc90      	pop	{r4, r7}
  405f2e:	4770      	bx	lr

00405f30 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  405f30:	b580      	push	{r7, lr}
  405f32:	b082      	sub	sp, #8
  405f34:	af00      	add	r7, sp, #0
  405f36:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  405f38:	687b      	ldr	r3, [r7, #4]
  405f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  405f3c:	4618      	mov	r0, r3
  405f3e:	4b04      	ldr	r3, [pc, #16]	; (405f50 <prvDeleteTCB+0x20>)
  405f40:	4798      	blx	r3
		vPortFree( pxTCB );
  405f42:	6878      	ldr	r0, [r7, #4]
  405f44:	4b02      	ldr	r3, [pc, #8]	; (405f50 <prvDeleteTCB+0x20>)
  405f46:	4798      	blx	r3
	}
  405f48:	3708      	adds	r7, #8
  405f4a:	46bd      	mov	sp, r7
  405f4c:	bd80      	pop	{r7, pc}
  405f4e:	bf00      	nop
  405f50:	004046e9 	.word	0x004046e9

00405f54 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  405f54:	b480      	push	{r7}
  405f56:	b083      	sub	sp, #12
  405f58:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  405f5a:	4b05      	ldr	r3, [pc, #20]	; (405f70 <xTaskGetCurrentTaskHandle+0x1c>)
  405f5c:	681b      	ldr	r3, [r3, #0]
  405f5e:	607b      	str	r3, [r7, #4]

		return xReturn;
  405f60:	687b      	ldr	r3, [r7, #4]
	}
  405f62:	4618      	mov	r0, r3
  405f64:	370c      	adds	r7, #12
  405f66:	46bd      	mov	sp, r7
  405f68:	f85d 7b04 	ldr.w	r7, [sp], #4
  405f6c:	4770      	bx	lr
  405f6e:	bf00      	nop
  405f70:	20003d0c 	.word	0x20003d0c

00405f74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  405f74:	b480      	push	{r7}
  405f76:	b083      	sub	sp, #12
  405f78:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  405f7a:	4b0b      	ldr	r3, [pc, #44]	; (405fa8 <xTaskGetSchedulerState+0x34>)
  405f7c:	681b      	ldr	r3, [r3, #0]
  405f7e:	2b00      	cmp	r3, #0
  405f80:	d102      	bne.n	405f88 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  405f82:	2300      	movs	r3, #0
  405f84:	607b      	str	r3, [r7, #4]
  405f86:	e008      	b.n	405f9a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  405f88:	4b08      	ldr	r3, [pc, #32]	; (405fac <xTaskGetSchedulerState+0x38>)
  405f8a:	681b      	ldr	r3, [r3, #0]
  405f8c:	2b00      	cmp	r3, #0
  405f8e:	d102      	bne.n	405f96 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  405f90:	2301      	movs	r3, #1
  405f92:	607b      	str	r3, [r7, #4]
  405f94:	e001      	b.n	405f9a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  405f96:	2302      	movs	r3, #2
  405f98:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  405f9a:	687b      	ldr	r3, [r7, #4]
	}
  405f9c:	4618      	mov	r0, r3
  405f9e:	370c      	adds	r7, #12
  405fa0:	46bd      	mov	sp, r7
  405fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
  405fa6:	4770      	bx	lr
  405fa8:	20003df4 	.word	0x20003df4
  405fac:	20003df8 	.word	0x20003df8

00405fb0 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  405fb0:	b580      	push	{r7, lr}
  405fb2:	b084      	sub	sp, #16
  405fb4:	af00      	add	r7, sp, #0
  405fb6:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  405fb8:	687b      	ldr	r3, [r7, #4]
  405fba:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  405fbc:	687b      	ldr	r3, [r7, #4]
  405fbe:	2b00      	cmp	r3, #0
  405fc0:	d041      	beq.n	406046 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  405fc2:	68fb      	ldr	r3, [r7, #12]
  405fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405fc6:	4b21      	ldr	r3, [pc, #132]	; (40604c <vTaskPriorityInherit+0x9c>)
  405fc8:	681b      	ldr	r3, [r3, #0]
  405fca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405fcc:	429a      	cmp	r2, r3
  405fce:	d23a      	bcs.n	406046 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  405fd0:	4b1e      	ldr	r3, [pc, #120]	; (40604c <vTaskPriorityInherit+0x9c>)
  405fd2:	681b      	ldr	r3, [r3, #0]
  405fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  405fd6:	f1c3 0205 	rsb	r2, r3, #5
  405fda:	68fb      	ldr	r3, [r7, #12]
  405fdc:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  405fde:	68fb      	ldr	r3, [r7, #12]
  405fe0:	6959      	ldr	r1, [r3, #20]
  405fe2:	68fb      	ldr	r3, [r7, #12]
  405fe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  405fe6:	4613      	mov	r3, r2
  405fe8:	009b      	lsls	r3, r3, #2
  405fea:	4413      	add	r3, r2
  405fec:	009b      	lsls	r3, r3, #2
  405fee:	4a18      	ldr	r2, [pc, #96]	; (406050 <vTaskPriorityInherit+0xa0>)
  405ff0:	4413      	add	r3, r2
  405ff2:	4299      	cmp	r1, r3
  405ff4:	d122      	bne.n	40603c <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  405ff6:	68fb      	ldr	r3, [r7, #12]
  405ff8:	3304      	adds	r3, #4
  405ffa:	4618      	mov	r0, r3
  405ffc:	4b15      	ldr	r3, [pc, #84]	; (406054 <vTaskPriorityInherit+0xa4>)
  405ffe:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406000:	4b12      	ldr	r3, [pc, #72]	; (40604c <vTaskPriorityInherit+0x9c>)
  406002:	681b      	ldr	r3, [r3, #0]
  406004:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406006:	68fb      	ldr	r3, [r7, #12]
  406008:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  40600a:	68fb      	ldr	r3, [r7, #12]
  40600c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40600e:	4b12      	ldr	r3, [pc, #72]	; (406058 <vTaskPriorityInherit+0xa8>)
  406010:	681b      	ldr	r3, [r3, #0]
  406012:	429a      	cmp	r2, r3
  406014:	d903      	bls.n	40601e <vTaskPriorityInherit+0x6e>
  406016:	68fb      	ldr	r3, [r7, #12]
  406018:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40601a:	4b0f      	ldr	r3, [pc, #60]	; (406058 <vTaskPriorityInherit+0xa8>)
  40601c:	601a      	str	r2, [r3, #0]
  40601e:	68fb      	ldr	r3, [r7, #12]
  406020:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406022:	4613      	mov	r3, r2
  406024:	009b      	lsls	r3, r3, #2
  406026:	4413      	add	r3, r2
  406028:	009b      	lsls	r3, r3, #2
  40602a:	4a09      	ldr	r2, [pc, #36]	; (406050 <vTaskPriorityInherit+0xa0>)
  40602c:	441a      	add	r2, r3
  40602e:	68fb      	ldr	r3, [r7, #12]
  406030:	3304      	adds	r3, #4
  406032:	4610      	mov	r0, r2
  406034:	4619      	mov	r1, r3
  406036:	4b09      	ldr	r3, [pc, #36]	; (40605c <vTaskPriorityInherit+0xac>)
  406038:	4798      	blx	r3
  40603a:	e004      	b.n	406046 <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  40603c:	4b03      	ldr	r3, [pc, #12]	; (40604c <vTaskPriorityInherit+0x9c>)
  40603e:	681b      	ldr	r3, [r3, #0]
  406040:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406042:	68fb      	ldr	r3, [r7, #12]
  406044:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  406046:	3710      	adds	r7, #16
  406048:	46bd      	mov	sp, r7
  40604a:	bd80      	pop	{r7, pc}
  40604c:	20003d0c 	.word	0x20003d0c
  406050:	20003d10 	.word	0x20003d10
  406054:	00404321 	.word	0x00404321
  406058:	20003df0 	.word	0x20003df0
  40605c:	00404261 	.word	0x00404261

00406060 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  406060:	b580      	push	{r7, lr}
  406062:	b084      	sub	sp, #16
  406064:	af00      	add	r7, sp, #0
  406066:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  406068:	687b      	ldr	r3, [r7, #4]
  40606a:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  40606c:	687b      	ldr	r3, [r7, #4]
  40606e:	2b00      	cmp	r3, #0
  406070:	d02c      	beq.n	4060cc <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  406072:	68fb      	ldr	r3, [r7, #12]
  406074:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406076:	68fb      	ldr	r3, [r7, #12]
  406078:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  40607a:	429a      	cmp	r2, r3
  40607c:	d026      	beq.n	4060cc <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40607e:	68fb      	ldr	r3, [r7, #12]
  406080:	3304      	adds	r3, #4
  406082:	4618      	mov	r0, r3
  406084:	4b13      	ldr	r3, [pc, #76]	; (4060d4 <vTaskPriorityDisinherit+0x74>)
  406086:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  406088:	68fb      	ldr	r3, [r7, #12]
  40608a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  40608c:	68fb      	ldr	r3, [r7, #12]
  40608e:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  406090:	68fb      	ldr	r3, [r7, #12]
  406092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406094:	f1c3 0205 	rsb	r2, r3, #5
  406098:	68fb      	ldr	r3, [r7, #12]
  40609a:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  40609c:	68fb      	ldr	r3, [r7, #12]
  40609e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060a0:	4b0d      	ldr	r3, [pc, #52]	; (4060d8 <vTaskPriorityDisinherit+0x78>)
  4060a2:	681b      	ldr	r3, [r3, #0]
  4060a4:	429a      	cmp	r2, r3
  4060a6:	d903      	bls.n	4060b0 <vTaskPriorityDisinherit+0x50>
  4060a8:	68fb      	ldr	r3, [r7, #12]
  4060aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060ac:	4b0a      	ldr	r3, [pc, #40]	; (4060d8 <vTaskPriorityDisinherit+0x78>)
  4060ae:	601a      	str	r2, [r3, #0]
  4060b0:	68fb      	ldr	r3, [r7, #12]
  4060b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060b4:	4613      	mov	r3, r2
  4060b6:	009b      	lsls	r3, r3, #2
  4060b8:	4413      	add	r3, r2
  4060ba:	009b      	lsls	r3, r3, #2
  4060bc:	4a07      	ldr	r2, [pc, #28]	; (4060dc <vTaskPriorityDisinherit+0x7c>)
  4060be:	441a      	add	r2, r3
  4060c0:	68fb      	ldr	r3, [r7, #12]
  4060c2:	3304      	adds	r3, #4
  4060c4:	4610      	mov	r0, r2
  4060c6:	4619      	mov	r1, r3
  4060c8:	4b05      	ldr	r3, [pc, #20]	; (4060e0 <vTaskPriorityDisinherit+0x80>)
  4060ca:	4798      	blx	r3
			}
		}
	}
  4060cc:	3710      	adds	r7, #16
  4060ce:	46bd      	mov	sp, r7
  4060d0:	bd80      	pop	{r7, pc}
  4060d2:	bf00      	nop
  4060d4:	00404321 	.word	0x00404321
  4060d8:	20003df0 	.word	0x20003df0
  4060dc:	20003d10 	.word	0x20003d10
  4060e0:	00404261 	.word	0x00404261

004060e4 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  4060e4:	b590      	push	{r4, r7, lr}
  4060e6:	b087      	sub	sp, #28
  4060e8:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  4060ea:	2300      	movs	r3, #0
  4060ec:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  4060ee:	4b10      	ldr	r3, [pc, #64]	; (406130 <xTimerCreateTimerTask+0x4c>)
  4060f0:	4798      	blx	r3

	if( xTimerQueue != NULL )
  4060f2:	4b10      	ldr	r3, [pc, #64]	; (406134 <xTimerCreateTimerTask+0x50>)
  4060f4:	681b      	ldr	r3, [r3, #0]
  4060f6:	2b00      	cmp	r3, #0
  4060f8:	d00e      	beq.n	406118 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  4060fa:	2304      	movs	r3, #4
  4060fc:	9300      	str	r3, [sp, #0]
  4060fe:	2300      	movs	r3, #0
  406100:	9301      	str	r3, [sp, #4]
  406102:	2300      	movs	r3, #0
  406104:	9302      	str	r3, [sp, #8]
  406106:	2300      	movs	r3, #0
  406108:	9303      	str	r3, [sp, #12]
  40610a:	480b      	ldr	r0, [pc, #44]	; (406138 <xTimerCreateTimerTask+0x54>)
  40610c:	490b      	ldr	r1, [pc, #44]	; (40613c <xTimerCreateTimerTask+0x58>)
  40610e:	228c      	movs	r2, #140	; 0x8c
  406110:	2300      	movs	r3, #0
  406112:	4c0b      	ldr	r4, [pc, #44]	; (406140 <xTimerCreateTimerTask+0x5c>)
  406114:	47a0      	blx	r4
  406116:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  406118:	687b      	ldr	r3, [r7, #4]
  40611a:	2b00      	cmp	r3, #0
  40611c:	d103      	bne.n	406126 <xTimerCreateTimerTask+0x42>
  40611e:	4b09      	ldr	r3, [pc, #36]	; (406144 <xTimerCreateTimerTask+0x60>)
  406120:	4798      	blx	r3
  406122:	bf00      	nop
  406124:	e7fd      	b.n	406122 <xTimerCreateTimerTask+0x3e>
	return xReturn;
  406126:	687b      	ldr	r3, [r7, #4]
}
  406128:	4618      	mov	r0, r3
  40612a:	370c      	adds	r7, #12
  40612c:	46bd      	mov	sp, r7
  40612e:	bd90      	pop	{r4, r7, pc}
  406130:	0040668d 	.word	0x0040668d
  406134:	20003e64 	.word	0x20003e64
  406138:	004062e1 	.word	0x004062e1
  40613c:	0040fe4c 	.word	0x0040fe4c
  406140:	00405125 	.word	0x00405125
  406144:	00404539 	.word	0x00404539

00406148 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  406148:	b580      	push	{r7, lr}
  40614a:	b086      	sub	sp, #24
  40614c:	af00      	add	r7, sp, #0
  40614e:	60f8      	str	r0, [r7, #12]
  406150:	60b9      	str	r1, [r7, #8]
  406152:	607a      	str	r2, [r7, #4]
  406154:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  406156:	68bb      	ldr	r3, [r7, #8]
  406158:	2b00      	cmp	r3, #0
  40615a:	d108      	bne.n	40616e <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  40615c:	2300      	movs	r3, #0
  40615e:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  406160:	68bb      	ldr	r3, [r7, #8]
  406162:	2b00      	cmp	r3, #0
  406164:	d120      	bne.n	4061a8 <xTimerCreate+0x60>
  406166:	4b13      	ldr	r3, [pc, #76]	; (4061b4 <xTimerCreate+0x6c>)
  406168:	4798      	blx	r3
  40616a:	bf00      	nop
  40616c:	e7fd      	b.n	40616a <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  40616e:	2028      	movs	r0, #40	; 0x28
  406170:	4b11      	ldr	r3, [pc, #68]	; (4061b8 <xTimerCreate+0x70>)
  406172:	4798      	blx	r3
  406174:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  406176:	697b      	ldr	r3, [r7, #20]
  406178:	2b00      	cmp	r3, #0
  40617a:	d015      	beq.n	4061a8 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  40617c:	4b0f      	ldr	r3, [pc, #60]	; (4061bc <xTimerCreate+0x74>)
  40617e:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  406180:	697b      	ldr	r3, [r7, #20]
  406182:	68fa      	ldr	r2, [r7, #12]
  406184:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  406186:	697b      	ldr	r3, [r7, #20]
  406188:	68ba      	ldr	r2, [r7, #8]
  40618a:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  40618c:	697b      	ldr	r3, [r7, #20]
  40618e:	687a      	ldr	r2, [r7, #4]
  406190:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  406192:	697b      	ldr	r3, [r7, #20]
  406194:	683a      	ldr	r2, [r7, #0]
  406196:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  406198:	697b      	ldr	r3, [r7, #20]
  40619a:	6a3a      	ldr	r2, [r7, #32]
  40619c:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  40619e:	697b      	ldr	r3, [r7, #20]
  4061a0:	3304      	adds	r3, #4
  4061a2:	4618      	mov	r0, r3
  4061a4:	4b06      	ldr	r3, [pc, #24]	; (4061c0 <xTimerCreate+0x78>)
  4061a6:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  4061a8:	697b      	ldr	r3, [r7, #20]
}
  4061aa:	4618      	mov	r0, r3
  4061ac:	3718      	adds	r7, #24
  4061ae:	46bd      	mov	sp, r7
  4061b0:	bd80      	pop	{r7, pc}
  4061b2:	bf00      	nop
  4061b4:	00404539 	.word	0x00404539
  4061b8:	004045ed 	.word	0x004045ed
  4061bc:	0040668d 	.word	0x0040668d
  4061c0:	00404249 	.word	0x00404249

004061c4 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  4061c4:	b590      	push	{r4, r7, lr}
  4061c6:	b089      	sub	sp, #36	; 0x24
  4061c8:	af00      	add	r7, sp, #0
  4061ca:	60f8      	str	r0, [r7, #12]
  4061cc:	60b9      	str	r1, [r7, #8]
  4061ce:	607a      	str	r2, [r7, #4]
  4061d0:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  4061d2:	2300      	movs	r3, #0
  4061d4:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  4061d6:	4b1d      	ldr	r3, [pc, #116]	; (40624c <xTimerGenericCommand+0x88>)
  4061d8:	681b      	ldr	r3, [r3, #0]
  4061da:	2b00      	cmp	r3, #0
  4061dc:	d030      	beq.n	406240 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  4061de:	68bb      	ldr	r3, [r7, #8]
  4061e0:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  4061e2:	687b      	ldr	r3, [r7, #4]
  4061e4:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  4061e6:	68fb      	ldr	r3, [r7, #12]
  4061e8:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  4061ea:	683b      	ldr	r3, [r7, #0]
  4061ec:	2b00      	cmp	r3, #0
  4061ee:	d11c      	bne.n	40622a <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  4061f0:	4b17      	ldr	r3, [pc, #92]	; (406250 <xTimerGenericCommand+0x8c>)
  4061f2:	4798      	blx	r3
  4061f4:	4603      	mov	r3, r0
  4061f6:	2b01      	cmp	r3, #1
  4061f8:	d10b      	bne.n	406212 <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  4061fa:	4b14      	ldr	r3, [pc, #80]	; (40624c <xTimerGenericCommand+0x88>)
  4061fc:	681a      	ldr	r2, [r3, #0]
  4061fe:	f107 0310 	add.w	r3, r7, #16
  406202:	4610      	mov	r0, r2
  406204:	4619      	mov	r1, r3
  406206:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  406208:	2300      	movs	r3, #0
  40620a:	4c12      	ldr	r4, [pc, #72]	; (406254 <xTimerGenericCommand+0x90>)
  40620c:	47a0      	blx	r4
  40620e:	61f8      	str	r0, [r7, #28]
  406210:	e016      	b.n	406240 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  406212:	4b0e      	ldr	r3, [pc, #56]	; (40624c <xTimerGenericCommand+0x88>)
  406214:	681a      	ldr	r2, [r3, #0]
  406216:	f107 0310 	add.w	r3, r7, #16
  40621a:	4610      	mov	r0, r2
  40621c:	4619      	mov	r1, r3
  40621e:	2200      	movs	r2, #0
  406220:	2300      	movs	r3, #0
  406222:	4c0c      	ldr	r4, [pc, #48]	; (406254 <xTimerGenericCommand+0x90>)
  406224:	47a0      	blx	r4
  406226:	61f8      	str	r0, [r7, #28]
  406228:	e00a      	b.n	406240 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  40622a:	4b08      	ldr	r3, [pc, #32]	; (40624c <xTimerGenericCommand+0x88>)
  40622c:	681a      	ldr	r2, [r3, #0]
  40622e:	f107 0310 	add.w	r3, r7, #16
  406232:	4610      	mov	r0, r2
  406234:	4619      	mov	r1, r3
  406236:	683a      	ldr	r2, [r7, #0]
  406238:	2300      	movs	r3, #0
  40623a:	4c07      	ldr	r4, [pc, #28]	; (406258 <xTimerGenericCommand+0x94>)
  40623c:	47a0      	blx	r4
  40623e:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  406240:	69fb      	ldr	r3, [r7, #28]
}
  406242:	4618      	mov	r0, r3
  406244:	3724      	adds	r7, #36	; 0x24
  406246:	46bd      	mov	sp, r7
  406248:	bd90      	pop	{r4, r7, pc}
  40624a:	bf00      	nop
  40624c:	20003e64 	.word	0x20003e64
  406250:	00405f75 	.word	0x00405f75
  406254:	00404a99 	.word	0x00404a99
  406258:	00404c09 	.word	0x00404c09

0040625c <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  40625c:	b590      	push	{r4, r7, lr}
  40625e:	b087      	sub	sp, #28
  406260:	af02      	add	r7, sp, #8
  406262:	6078      	str	r0, [r7, #4]
  406264:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  406266:	4b19      	ldr	r3, [pc, #100]	; (4062cc <prvProcessExpiredTimer+0x70>)
  406268:	681b      	ldr	r3, [r3, #0]
  40626a:	68db      	ldr	r3, [r3, #12]
  40626c:	68db      	ldr	r3, [r3, #12]
  40626e:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  406270:	68fb      	ldr	r3, [r7, #12]
  406272:	3304      	adds	r3, #4
  406274:	4618      	mov	r0, r3
  406276:	4b16      	ldr	r3, [pc, #88]	; (4062d0 <prvProcessExpiredTimer+0x74>)
  406278:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40627a:	68fb      	ldr	r3, [r7, #12]
  40627c:	69db      	ldr	r3, [r3, #28]
  40627e:	2b01      	cmp	r3, #1
  406280:	d11c      	bne.n	4062bc <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  406282:	68fb      	ldr	r3, [r7, #12]
  406284:	699a      	ldr	r2, [r3, #24]
  406286:	687b      	ldr	r3, [r7, #4]
  406288:	4413      	add	r3, r2
  40628a:	68f8      	ldr	r0, [r7, #12]
  40628c:	4619      	mov	r1, r3
  40628e:	683a      	ldr	r2, [r7, #0]
  406290:	687b      	ldr	r3, [r7, #4]
  406292:	4c10      	ldr	r4, [pc, #64]	; (4062d4 <prvProcessExpiredTimer+0x78>)
  406294:	47a0      	blx	r4
  406296:	4603      	mov	r3, r0
  406298:	2b01      	cmp	r3, #1
  40629a:	d10f      	bne.n	4062bc <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  40629c:	2300      	movs	r3, #0
  40629e:	9300      	str	r3, [sp, #0]
  4062a0:	68f8      	ldr	r0, [r7, #12]
  4062a2:	2100      	movs	r1, #0
  4062a4:	687a      	ldr	r2, [r7, #4]
  4062a6:	2300      	movs	r3, #0
  4062a8:	4c0b      	ldr	r4, [pc, #44]	; (4062d8 <prvProcessExpiredTimer+0x7c>)
  4062aa:	47a0      	blx	r4
  4062ac:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  4062ae:	68bb      	ldr	r3, [r7, #8]
  4062b0:	2b00      	cmp	r3, #0
  4062b2:	d103      	bne.n	4062bc <prvProcessExpiredTimer+0x60>
  4062b4:	4b09      	ldr	r3, [pc, #36]	; (4062dc <prvProcessExpiredTimer+0x80>)
  4062b6:	4798      	blx	r3
  4062b8:	bf00      	nop
  4062ba:	e7fd      	b.n	4062b8 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4062bc:	68fb      	ldr	r3, [r7, #12]
  4062be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4062c0:	68f8      	ldr	r0, [r7, #12]
  4062c2:	4798      	blx	r3
}
  4062c4:	3714      	adds	r7, #20
  4062c6:	46bd      	mov	sp, r7
  4062c8:	bd90      	pop	{r4, r7, pc}
  4062ca:	bf00      	nop
  4062cc:	20003e5c 	.word	0x20003e5c
  4062d0:	00404321 	.word	0x00404321
  4062d4:	00406429 	.word	0x00406429
  4062d8:	004061c5 	.word	0x004061c5
  4062dc:	00404539 	.word	0x00404539

004062e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  4062e0:	b580      	push	{r7, lr}
  4062e2:	b084      	sub	sp, #16
  4062e4:	af00      	add	r7, sp, #0
  4062e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  4062e8:	f107 0308 	add.w	r3, r7, #8
  4062ec:	4618      	mov	r0, r3
  4062ee:	4b05      	ldr	r3, [pc, #20]	; (406304 <prvTimerTask+0x24>)
  4062f0:	4798      	blx	r3
  4062f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  4062f4:	68bb      	ldr	r3, [r7, #8]
  4062f6:	68f8      	ldr	r0, [r7, #12]
  4062f8:	4619      	mov	r1, r3
  4062fa:	4b03      	ldr	r3, [pc, #12]	; (406308 <prvTimerTask+0x28>)
  4062fc:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  4062fe:	4b03      	ldr	r3, [pc, #12]	; (40630c <prvTimerTask+0x2c>)
  406300:	4798      	blx	r3
	}
  406302:	e7f1      	b.n	4062e8 <prvTimerTask+0x8>
  406304:	00406395 	.word	0x00406395
  406308:	00406311 	.word	0x00406311
  40630c:	004064b1 	.word	0x004064b1

00406310 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  406310:	b580      	push	{r7, lr}
  406312:	b084      	sub	sp, #16
  406314:	af00      	add	r7, sp, #0
  406316:	6078      	str	r0, [r7, #4]
  406318:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  40631a:	4b17      	ldr	r3, [pc, #92]	; (406378 <prvProcessTimerOrBlockTask+0x68>)
  40631c:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40631e:	f107 0308 	add.w	r3, r7, #8
  406322:	4618      	mov	r0, r3
  406324:	4b15      	ldr	r3, [pc, #84]	; (40637c <prvProcessTimerOrBlockTask+0x6c>)
  406326:	4798      	blx	r3
  406328:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  40632a:	68bb      	ldr	r3, [r7, #8]
  40632c:	2b00      	cmp	r3, #0
  40632e:	d11e      	bne.n	40636e <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  406330:	683b      	ldr	r3, [r7, #0]
  406332:	2b00      	cmp	r3, #0
  406334:	d10a      	bne.n	40634c <prvProcessTimerOrBlockTask+0x3c>
  406336:	687a      	ldr	r2, [r7, #4]
  406338:	68fb      	ldr	r3, [r7, #12]
  40633a:	429a      	cmp	r2, r3
  40633c:	d806      	bhi.n	40634c <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  40633e:	4b10      	ldr	r3, [pc, #64]	; (406380 <prvProcessTimerOrBlockTask+0x70>)
  406340:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  406342:	6878      	ldr	r0, [r7, #4]
  406344:	68f9      	ldr	r1, [r7, #12]
  406346:	4b0f      	ldr	r3, [pc, #60]	; (406384 <prvProcessTimerOrBlockTask+0x74>)
  406348:	4798      	blx	r3
  40634a:	e012      	b.n	406372 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  40634c:	4b0e      	ldr	r3, [pc, #56]	; (406388 <prvProcessTimerOrBlockTask+0x78>)
  40634e:	681a      	ldr	r2, [r3, #0]
  406350:	6879      	ldr	r1, [r7, #4]
  406352:	68fb      	ldr	r3, [r7, #12]
  406354:	1acb      	subs	r3, r1, r3
  406356:	4610      	mov	r0, r2
  406358:	4619      	mov	r1, r3
  40635a:	4b0c      	ldr	r3, [pc, #48]	; (40638c <prvProcessTimerOrBlockTask+0x7c>)
  40635c:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  40635e:	4b08      	ldr	r3, [pc, #32]	; (406380 <prvProcessTimerOrBlockTask+0x70>)
  406360:	4798      	blx	r3
  406362:	4603      	mov	r3, r0
  406364:	2b00      	cmp	r3, #0
  406366:	d104      	bne.n	406372 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  406368:	4b09      	ldr	r3, [pc, #36]	; (406390 <prvProcessTimerOrBlockTask+0x80>)
  40636a:	4798      	blx	r3
  40636c:	e001      	b.n	406372 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  40636e:	4b04      	ldr	r3, [pc, #16]	; (406380 <prvProcessTimerOrBlockTask+0x70>)
  406370:	4798      	blx	r3
		}
	}
}
  406372:	3710      	adds	r7, #16
  406374:	46bd      	mov	sp, r7
  406376:	bd80      	pop	{r7, pc}
  406378:	00405475 	.word	0x00405475
  40637c:	004063dd 	.word	0x004063dd
  406380:	00405491 	.word	0x00405491
  406384:	0040625d 	.word	0x0040625d
  406388:	20003e64 	.word	0x20003e64
  40638c:	004050c1 	.word	0x004050c1
  406390:	004044dd 	.word	0x004044dd

00406394 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  406394:	b480      	push	{r7}
  406396:	b085      	sub	sp, #20
  406398:	af00      	add	r7, sp, #0
  40639a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  40639c:	4b0e      	ldr	r3, [pc, #56]	; (4063d8 <prvGetNextExpireTime+0x44>)
  40639e:	681b      	ldr	r3, [r3, #0]
  4063a0:	681b      	ldr	r3, [r3, #0]
  4063a2:	2b00      	cmp	r3, #0
  4063a4:	bf14      	ite	ne
  4063a6:	2300      	movne	r3, #0
  4063a8:	2301      	moveq	r3, #1
  4063aa:	b2db      	uxtb	r3, r3
  4063ac:	461a      	mov	r2, r3
  4063ae:	687b      	ldr	r3, [r7, #4]
  4063b0:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4063b2:	687b      	ldr	r3, [r7, #4]
  4063b4:	681b      	ldr	r3, [r3, #0]
  4063b6:	2b00      	cmp	r3, #0
  4063b8:	d105      	bne.n	4063c6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4063ba:	4b07      	ldr	r3, [pc, #28]	; (4063d8 <prvGetNextExpireTime+0x44>)
  4063bc:	681b      	ldr	r3, [r3, #0]
  4063be:	68db      	ldr	r3, [r3, #12]
  4063c0:	681b      	ldr	r3, [r3, #0]
  4063c2:	60fb      	str	r3, [r7, #12]
  4063c4:	e001      	b.n	4063ca <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4063c6:	2300      	movs	r3, #0
  4063c8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4063ca:	68fb      	ldr	r3, [r7, #12]
}
  4063cc:	4618      	mov	r0, r3
  4063ce:	3714      	adds	r7, #20
  4063d0:	46bd      	mov	sp, r7
  4063d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4063d6:	4770      	bx	lr
  4063d8:	20003e5c 	.word	0x20003e5c

004063dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  4063dc:	b580      	push	{r7, lr}
  4063de:	b084      	sub	sp, #16
  4063e0:	af00      	add	r7, sp, #0
  4063e2:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  4063e4:	4b0d      	ldr	r3, [pc, #52]	; (40641c <prvSampleTimeNow+0x40>)
  4063e6:	4798      	blx	r3
  4063e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  4063ea:	4b0d      	ldr	r3, [pc, #52]	; (406420 <prvSampleTimeNow+0x44>)
  4063ec:	681b      	ldr	r3, [r3, #0]
  4063ee:	68fa      	ldr	r2, [r7, #12]
  4063f0:	429a      	cmp	r2, r3
  4063f2:	d208      	bcs.n	406406 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  4063f4:	4b0a      	ldr	r3, [pc, #40]	; (406420 <prvSampleTimeNow+0x44>)
  4063f6:	681b      	ldr	r3, [r3, #0]
  4063f8:	4618      	mov	r0, r3
  4063fa:	4b0a      	ldr	r3, [pc, #40]	; (406424 <prvSampleTimeNow+0x48>)
  4063fc:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  4063fe:	687b      	ldr	r3, [r7, #4]
  406400:	2201      	movs	r2, #1
  406402:	601a      	str	r2, [r3, #0]
  406404:	e002      	b.n	40640c <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  406406:	687b      	ldr	r3, [r7, #4]
  406408:	2200      	movs	r2, #0
  40640a:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  40640c:	4b04      	ldr	r3, [pc, #16]	; (406420 <prvSampleTimeNow+0x44>)
  40640e:	68fa      	ldr	r2, [r7, #12]
  406410:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  406412:	68fb      	ldr	r3, [r7, #12]
}
  406414:	4618      	mov	r0, r3
  406416:	3710      	adds	r7, #16
  406418:	46bd      	mov	sp, r7
  40641a:	bd80      	pop	{r7, pc}
  40641c:	004055b1 	.word	0x004055b1
  406420:	20003e68 	.word	0x20003e68
  406424:	004065c9 	.word	0x004065c9

00406428 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  406428:	b580      	push	{r7, lr}
  40642a:	b086      	sub	sp, #24
  40642c:	af00      	add	r7, sp, #0
  40642e:	60f8      	str	r0, [r7, #12]
  406430:	60b9      	str	r1, [r7, #8]
  406432:	607a      	str	r2, [r7, #4]
  406434:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  406436:	2300      	movs	r3, #0
  406438:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  40643a:	68fb      	ldr	r3, [r7, #12]
  40643c:	68ba      	ldr	r2, [r7, #8]
  40643e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406440:	68fb      	ldr	r3, [r7, #12]
  406442:	68fa      	ldr	r2, [r7, #12]
  406444:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  406446:	68ba      	ldr	r2, [r7, #8]
  406448:	687b      	ldr	r3, [r7, #4]
  40644a:	429a      	cmp	r2, r3
  40644c:	d812      	bhi.n	406474 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  40644e:	687a      	ldr	r2, [r7, #4]
  406450:	683b      	ldr	r3, [r7, #0]
  406452:	1ad2      	subs	r2, r2, r3
  406454:	68fb      	ldr	r3, [r7, #12]
  406456:	699b      	ldr	r3, [r3, #24]
  406458:	429a      	cmp	r2, r3
  40645a:	d302      	bcc.n	406462 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  40645c:	2301      	movs	r3, #1
  40645e:	617b      	str	r3, [r7, #20]
  406460:	e01b      	b.n	40649a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  406462:	4b10      	ldr	r3, [pc, #64]	; (4064a4 <prvInsertTimerInActiveList+0x7c>)
  406464:	681a      	ldr	r2, [r3, #0]
  406466:	68fb      	ldr	r3, [r7, #12]
  406468:	3304      	adds	r3, #4
  40646a:	4610      	mov	r0, r2
  40646c:	4619      	mov	r1, r3
  40646e:	4b0e      	ldr	r3, [pc, #56]	; (4064a8 <prvInsertTimerInActiveList+0x80>)
  406470:	4798      	blx	r3
  406472:	e012      	b.n	40649a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  406474:	687a      	ldr	r2, [r7, #4]
  406476:	683b      	ldr	r3, [r7, #0]
  406478:	429a      	cmp	r2, r3
  40647a:	d206      	bcs.n	40648a <prvInsertTimerInActiveList+0x62>
  40647c:	68ba      	ldr	r2, [r7, #8]
  40647e:	683b      	ldr	r3, [r7, #0]
  406480:	429a      	cmp	r2, r3
  406482:	d302      	bcc.n	40648a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  406484:	2301      	movs	r3, #1
  406486:	617b      	str	r3, [r7, #20]
  406488:	e007      	b.n	40649a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40648a:	4b08      	ldr	r3, [pc, #32]	; (4064ac <prvInsertTimerInActiveList+0x84>)
  40648c:	681a      	ldr	r2, [r3, #0]
  40648e:	68fb      	ldr	r3, [r7, #12]
  406490:	3304      	adds	r3, #4
  406492:	4610      	mov	r0, r2
  406494:	4619      	mov	r1, r3
  406496:	4b04      	ldr	r3, [pc, #16]	; (4064a8 <prvInsertTimerInActiveList+0x80>)
  406498:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  40649a:	697b      	ldr	r3, [r7, #20]
}
  40649c:	4618      	mov	r0, r3
  40649e:	3718      	adds	r7, #24
  4064a0:	46bd      	mov	sp, r7
  4064a2:	bd80      	pop	{r7, pc}
  4064a4:	20003e60 	.word	0x20003e60
  4064a8:	004042b1 	.word	0x004042b1
  4064ac:	20003e5c 	.word	0x20003e5c

004064b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  4064b0:	b590      	push	{r4, r7, lr}
  4064b2:	b08b      	sub	sp, #44	; 0x2c
  4064b4:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4064b6:	1d3b      	adds	r3, r7, #4
  4064b8:	4618      	mov	r0, r3
  4064ba:	4b3b      	ldr	r3, [pc, #236]	; (4065a8 <prvProcessReceivedCommands+0xf8>)
  4064bc:	4798      	blx	r3
  4064be:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4064c0:	e061      	b.n	406586 <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  4064c2:	693b      	ldr	r3, [r7, #16]
  4064c4:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4064c6:	69bb      	ldr	r3, [r7, #24]
  4064c8:	2b00      	cmp	r3, #0
  4064ca:	d008      	beq.n	4064de <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4064cc:	69bb      	ldr	r3, [r7, #24]
  4064ce:	695b      	ldr	r3, [r3, #20]
  4064d0:	2b00      	cmp	r3, #0
  4064d2:	d004      	beq.n	4064de <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4064d4:	69bb      	ldr	r3, [r7, #24]
  4064d6:	3304      	adds	r3, #4
  4064d8:	4618      	mov	r0, r3
  4064da:	4b34      	ldr	r3, [pc, #208]	; (4065ac <prvProcessReceivedCommands+0xfc>)
  4064dc:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4064de:	68bb      	ldr	r3, [r7, #8]
  4064e0:	2b03      	cmp	r3, #3
  4064e2:	d84f      	bhi.n	406584 <prvProcessReceivedCommands+0xd4>
  4064e4:	a201      	add	r2, pc, #4	; (adr r2, 4064ec <prvProcessReceivedCommands+0x3c>)
  4064e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4064ea:	bf00      	nop
  4064ec:	004064fd 	.word	0x004064fd
  4064f0:	00406585 	.word	0x00406585
  4064f4:	00406551 	.word	0x00406551
  4064f8:	0040657d 	.word	0x0040657d
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  4064fc:	68fa      	ldr	r2, [r7, #12]
  4064fe:	69bb      	ldr	r3, [r7, #24]
  406500:	699b      	ldr	r3, [r3, #24]
  406502:	441a      	add	r2, r3
  406504:	68fb      	ldr	r3, [r7, #12]
  406506:	69b8      	ldr	r0, [r7, #24]
  406508:	4611      	mov	r1, r2
  40650a:	69fa      	ldr	r2, [r7, #28]
  40650c:	4c28      	ldr	r4, [pc, #160]	; (4065b0 <prvProcessReceivedCommands+0x100>)
  40650e:	47a0      	blx	r4
  406510:	4603      	mov	r3, r0
  406512:	2b01      	cmp	r3, #1
  406514:	d11b      	bne.n	40654e <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  406516:	69bb      	ldr	r3, [r7, #24]
  406518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  40651a:	69b8      	ldr	r0, [r7, #24]
  40651c:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40651e:	69bb      	ldr	r3, [r7, #24]
  406520:	69db      	ldr	r3, [r3, #28]
  406522:	2b01      	cmp	r3, #1
  406524:	d113      	bne.n	40654e <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  406526:	68fa      	ldr	r2, [r7, #12]
  406528:	69bb      	ldr	r3, [r7, #24]
  40652a:	699b      	ldr	r3, [r3, #24]
  40652c:	4413      	add	r3, r2
  40652e:	2200      	movs	r2, #0
  406530:	9200      	str	r2, [sp, #0]
  406532:	69b8      	ldr	r0, [r7, #24]
  406534:	2100      	movs	r1, #0
  406536:	461a      	mov	r2, r3
  406538:	2300      	movs	r3, #0
  40653a:	4c1e      	ldr	r4, [pc, #120]	; (4065b4 <prvProcessReceivedCommands+0x104>)
  40653c:	47a0      	blx	r4
  40653e:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  406540:	697b      	ldr	r3, [r7, #20]
  406542:	2b00      	cmp	r3, #0
  406544:	d103      	bne.n	40654e <prvProcessReceivedCommands+0x9e>
  406546:	4b1c      	ldr	r3, [pc, #112]	; (4065b8 <prvProcessReceivedCommands+0x108>)
  406548:	4798      	blx	r3
  40654a:	bf00      	nop
  40654c:	e7fd      	b.n	40654a <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  40654e:	e01a      	b.n	406586 <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  406550:	68fa      	ldr	r2, [r7, #12]
  406552:	69bb      	ldr	r3, [r7, #24]
  406554:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  406556:	69bb      	ldr	r3, [r7, #24]
  406558:	699b      	ldr	r3, [r3, #24]
  40655a:	2b00      	cmp	r3, #0
  40655c:	d103      	bne.n	406566 <prvProcessReceivedCommands+0xb6>
  40655e:	4b16      	ldr	r3, [pc, #88]	; (4065b8 <prvProcessReceivedCommands+0x108>)
  406560:	4798      	blx	r3
  406562:	bf00      	nop
  406564:	e7fd      	b.n	406562 <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  406566:	69bb      	ldr	r3, [r7, #24]
  406568:	699a      	ldr	r2, [r3, #24]
  40656a:	69fb      	ldr	r3, [r7, #28]
  40656c:	4413      	add	r3, r2
  40656e:	69b8      	ldr	r0, [r7, #24]
  406570:	4619      	mov	r1, r3
  406572:	69fa      	ldr	r2, [r7, #28]
  406574:	69fb      	ldr	r3, [r7, #28]
  406576:	4c0e      	ldr	r4, [pc, #56]	; (4065b0 <prvProcessReceivedCommands+0x100>)
  406578:	47a0      	blx	r4
				break;
  40657a:	e004      	b.n	406586 <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  40657c:	69b8      	ldr	r0, [r7, #24]
  40657e:	4b0f      	ldr	r3, [pc, #60]	; (4065bc <prvProcessReceivedCommands+0x10c>)
  406580:	4798      	blx	r3
				break;
  406582:	e000      	b.n	406586 <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  406584:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  406586:	4b0e      	ldr	r3, [pc, #56]	; (4065c0 <prvProcessReceivedCommands+0x110>)
  406588:	681a      	ldr	r2, [r3, #0]
  40658a:	f107 0308 	add.w	r3, r7, #8
  40658e:	4610      	mov	r0, r2
  406590:	4619      	mov	r1, r3
  406592:	2200      	movs	r2, #0
  406594:	2300      	movs	r3, #0
  406596:	4c0b      	ldr	r4, [pc, #44]	; (4065c4 <prvProcessReceivedCommands+0x114>)
  406598:	47a0      	blx	r4
  40659a:	4603      	mov	r3, r0
  40659c:	2b00      	cmp	r3, #0
  40659e:	d190      	bne.n	4064c2 <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  4065a0:	3724      	adds	r7, #36	; 0x24
  4065a2:	46bd      	mov	sp, r7
  4065a4:	bd90      	pop	{r4, r7, pc}
  4065a6:	bf00      	nop
  4065a8:	004063dd 	.word	0x004063dd
  4065ac:	00404321 	.word	0x00404321
  4065b0:	00406429 	.word	0x00406429
  4065b4:	004061c5 	.word	0x004061c5
  4065b8:	00404539 	.word	0x00404539
  4065bc:	004046e9 	.word	0x004046e9
  4065c0:	20003e64 	.word	0x20003e64
  4065c4:	00404cc5 	.word	0x00404cc5

004065c8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  4065c8:	b590      	push	{r4, r7, lr}
  4065ca:	b08b      	sub	sp, #44	; 0x2c
  4065cc:	af02      	add	r7, sp, #8
  4065ce:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4065d0:	e03e      	b.n	406650 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4065d2:	4b28      	ldr	r3, [pc, #160]	; (406674 <prvSwitchTimerLists+0xac>)
  4065d4:	681b      	ldr	r3, [r3, #0]
  4065d6:	68db      	ldr	r3, [r3, #12]
  4065d8:	681b      	ldr	r3, [r3, #0]
  4065da:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4065dc:	4b25      	ldr	r3, [pc, #148]	; (406674 <prvSwitchTimerLists+0xac>)
  4065de:	681b      	ldr	r3, [r3, #0]
  4065e0:	68db      	ldr	r3, [r3, #12]
  4065e2:	68db      	ldr	r3, [r3, #12]
  4065e4:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4065e6:	69bb      	ldr	r3, [r7, #24]
  4065e8:	3304      	adds	r3, #4
  4065ea:	4618      	mov	r0, r3
  4065ec:	4b22      	ldr	r3, [pc, #136]	; (406678 <prvSwitchTimerLists+0xb0>)
  4065ee:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4065f0:	69bb      	ldr	r3, [r7, #24]
  4065f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4065f4:	69b8      	ldr	r0, [r7, #24]
  4065f6:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4065f8:	69bb      	ldr	r3, [r7, #24]
  4065fa:	69db      	ldr	r3, [r3, #28]
  4065fc:	2b01      	cmp	r3, #1
  4065fe:	d127      	bne.n	406650 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  406600:	69bb      	ldr	r3, [r7, #24]
  406602:	699a      	ldr	r2, [r3, #24]
  406604:	69fb      	ldr	r3, [r7, #28]
  406606:	4413      	add	r3, r2
  406608:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  40660a:	697a      	ldr	r2, [r7, #20]
  40660c:	69fb      	ldr	r3, [r7, #28]
  40660e:	429a      	cmp	r2, r3
  406610:	d90e      	bls.n	406630 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  406612:	69bb      	ldr	r3, [r7, #24]
  406614:	697a      	ldr	r2, [r7, #20]
  406616:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  406618:	69bb      	ldr	r3, [r7, #24]
  40661a:	69ba      	ldr	r2, [r7, #24]
  40661c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40661e:	4b15      	ldr	r3, [pc, #84]	; (406674 <prvSwitchTimerLists+0xac>)
  406620:	681a      	ldr	r2, [r3, #0]
  406622:	69bb      	ldr	r3, [r7, #24]
  406624:	3304      	adds	r3, #4
  406626:	4610      	mov	r0, r2
  406628:	4619      	mov	r1, r3
  40662a:	4b14      	ldr	r3, [pc, #80]	; (40667c <prvSwitchTimerLists+0xb4>)
  40662c:	4798      	blx	r3
  40662e:	e00f      	b.n	406650 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  406630:	2300      	movs	r3, #0
  406632:	9300      	str	r3, [sp, #0]
  406634:	69b8      	ldr	r0, [r7, #24]
  406636:	2100      	movs	r1, #0
  406638:	69fa      	ldr	r2, [r7, #28]
  40663a:	2300      	movs	r3, #0
  40663c:	4c10      	ldr	r4, [pc, #64]	; (406680 <prvSwitchTimerLists+0xb8>)
  40663e:	47a0      	blx	r4
  406640:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  406642:	693b      	ldr	r3, [r7, #16]
  406644:	2b00      	cmp	r3, #0
  406646:	d103      	bne.n	406650 <prvSwitchTimerLists+0x88>
  406648:	4b0e      	ldr	r3, [pc, #56]	; (406684 <prvSwitchTimerLists+0xbc>)
  40664a:	4798      	blx	r3
  40664c:	bf00      	nop
  40664e:	e7fd      	b.n	40664c <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  406650:	4b08      	ldr	r3, [pc, #32]	; (406674 <prvSwitchTimerLists+0xac>)
  406652:	681b      	ldr	r3, [r3, #0]
  406654:	681b      	ldr	r3, [r3, #0]
  406656:	2b00      	cmp	r3, #0
  406658:	d1bb      	bne.n	4065d2 <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  40665a:	4b06      	ldr	r3, [pc, #24]	; (406674 <prvSwitchTimerLists+0xac>)
  40665c:	681b      	ldr	r3, [r3, #0]
  40665e:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  406660:	4b09      	ldr	r3, [pc, #36]	; (406688 <prvSwitchTimerLists+0xc0>)
  406662:	681a      	ldr	r2, [r3, #0]
  406664:	4b03      	ldr	r3, [pc, #12]	; (406674 <prvSwitchTimerLists+0xac>)
  406666:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  406668:	4b07      	ldr	r3, [pc, #28]	; (406688 <prvSwitchTimerLists+0xc0>)
  40666a:	68fa      	ldr	r2, [r7, #12]
  40666c:	601a      	str	r2, [r3, #0]
}
  40666e:	3724      	adds	r7, #36	; 0x24
  406670:	46bd      	mov	sp, r7
  406672:	bd90      	pop	{r4, r7, pc}
  406674:	20003e5c 	.word	0x20003e5c
  406678:	00404321 	.word	0x00404321
  40667c:	004042b1 	.word	0x004042b1
  406680:	004061c5 	.word	0x004061c5
  406684:	00404539 	.word	0x00404539
  406688:	20003e60 	.word	0x20003e60

0040668c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  40668c:	b580      	push	{r7, lr}
  40668e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  406690:	4b0e      	ldr	r3, [pc, #56]	; (4066cc <prvCheckForValidListAndQueue+0x40>)
  406692:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  406694:	4b0e      	ldr	r3, [pc, #56]	; (4066d0 <prvCheckForValidListAndQueue+0x44>)
  406696:	681b      	ldr	r3, [r3, #0]
  406698:	2b00      	cmp	r3, #0
  40669a:	d113      	bne.n	4066c4 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  40669c:	480d      	ldr	r0, [pc, #52]	; (4066d4 <prvCheckForValidListAndQueue+0x48>)
  40669e:	4b0e      	ldr	r3, [pc, #56]	; (4066d8 <prvCheckForValidListAndQueue+0x4c>)
  4066a0:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  4066a2:	480e      	ldr	r0, [pc, #56]	; (4066dc <prvCheckForValidListAndQueue+0x50>)
  4066a4:	4b0c      	ldr	r3, [pc, #48]	; (4066d8 <prvCheckForValidListAndQueue+0x4c>)
  4066a6:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  4066a8:	4b0d      	ldr	r3, [pc, #52]	; (4066e0 <prvCheckForValidListAndQueue+0x54>)
  4066aa:	4a0a      	ldr	r2, [pc, #40]	; (4066d4 <prvCheckForValidListAndQueue+0x48>)
  4066ac:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4066ae:	4b0d      	ldr	r3, [pc, #52]	; (4066e4 <prvCheckForValidListAndQueue+0x58>)
  4066b0:	4a0a      	ldr	r2, [pc, #40]	; (4066dc <prvCheckForValidListAndQueue+0x50>)
  4066b2:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  4066b4:	2005      	movs	r0, #5
  4066b6:	210c      	movs	r1, #12
  4066b8:	2200      	movs	r2, #0
  4066ba:	4b0b      	ldr	r3, [pc, #44]	; (4066e8 <prvCheckForValidListAndQueue+0x5c>)
  4066bc:	4798      	blx	r3
  4066be:	4602      	mov	r2, r0
  4066c0:	4b03      	ldr	r3, [pc, #12]	; (4066d0 <prvCheckForValidListAndQueue+0x44>)
  4066c2:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  4066c4:	4b09      	ldr	r3, [pc, #36]	; (4066ec <prvCheckForValidListAndQueue+0x60>)
  4066c6:	4798      	blx	r3
}
  4066c8:	bd80      	pop	{r7, pc}
  4066ca:	bf00      	nop
  4066cc:	004044f5 	.word	0x004044f5
  4066d0:	20003e64 	.word	0x20003e64
  4066d4:	20003e34 	.word	0x20003e34
  4066d8:	00404209 	.word	0x00404209
  4066dc:	20003e48 	.word	0x20003e48
  4066e0:	20003e5c 	.word	0x20003e5c
  4066e4:	20003e60 	.word	0x20003e60
  4066e8:	0040495d 	.word	0x0040495d
  4066ec:	00404511 	.word	0x00404511

004066f0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4066f0:	b480      	push	{r7}
  4066f2:	b083      	sub	sp, #12
  4066f4:	af00      	add	r7, sp, #0
  4066f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4066f8:	687b      	ldr	r3, [r7, #4]
  4066fa:	2b07      	cmp	r3, #7
  4066fc:	d825      	bhi.n	40674a <osc_get_rate+0x5a>
  4066fe:	a201      	add	r2, pc, #4	; (adr r2, 406704 <osc_get_rate+0x14>)
  406700:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  406704:	00406725 	.word	0x00406725
  406708:	0040672b 	.word	0x0040672b
  40670c:	00406731 	.word	0x00406731
  406710:	00406737 	.word	0x00406737
  406714:	0040673b 	.word	0x0040673b
  406718:	0040673f 	.word	0x0040673f
  40671c:	00406743 	.word	0x00406743
  406720:	00406747 	.word	0x00406747
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  406724:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  406728:	e010      	b.n	40674c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40672a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40672e:	e00d      	b.n	40674c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  406730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  406734:	e00a      	b.n	40674c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  406736:	4b08      	ldr	r3, [pc, #32]	; (406758 <osc_get_rate+0x68>)
  406738:	e008      	b.n	40674c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40673a:	4b08      	ldr	r3, [pc, #32]	; (40675c <osc_get_rate+0x6c>)
  40673c:	e006      	b.n	40674c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40673e:	4b08      	ldr	r3, [pc, #32]	; (406760 <osc_get_rate+0x70>)
  406740:	e004      	b.n	40674c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  406742:	4b07      	ldr	r3, [pc, #28]	; (406760 <osc_get_rate+0x70>)
  406744:	e002      	b.n	40674c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  406746:	4b06      	ldr	r3, [pc, #24]	; (406760 <osc_get_rate+0x70>)
  406748:	e000      	b.n	40674c <osc_get_rate+0x5c>
	}

	return 0;
  40674a:	2300      	movs	r3, #0
}
  40674c:	4618      	mov	r0, r3
  40674e:	370c      	adds	r7, #12
  406750:	46bd      	mov	sp, r7
  406752:	f85d 7b04 	ldr.w	r7, [sp], #4
  406756:	4770      	bx	lr
  406758:	003d0900 	.word	0x003d0900
  40675c:	007a1200 	.word	0x007a1200
  406760:	00b71b00 	.word	0x00b71b00

00406764 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  406764:	b580      	push	{r7, lr}
  406766:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  406768:	2006      	movs	r0, #6
  40676a:	4b03      	ldr	r3, [pc, #12]	; (406778 <sysclk_get_main_hz+0x14>)
  40676c:	4798      	blx	r3
  40676e:	4603      	mov	r3, r0
  406770:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  406772:	4618      	mov	r0, r3
  406774:	bd80      	pop	{r7, pc}
  406776:	bf00      	nop
  406778:	004066f1 	.word	0x004066f1

0040677c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40677c:	b580      	push	{r7, lr}
  40677e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  406780:	4b02      	ldr	r3, [pc, #8]	; (40678c <sysclk_get_cpu_hz+0x10>)
  406782:	4798      	blx	r3
  406784:	4603      	mov	r3, r0
  406786:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  406788:	4618      	mov	r0, r3
  40678a:	bd80      	pop	{r7, pc}
  40678c:	00406765 	.word	0x00406765

00406790 <vTimerIMU>:

xSemaphoreHandle xseIMU;
xSemaphoreHandle xSemIMUTimer;
xTimerHandle xTimerIMU;

static void vTimerIMU(void *pvParameters){
  406790:	b590      	push	{r4, r7, lr}
  406792:	b083      	sub	sp, #12
  406794:	af00      	add	r7, sp, #0
  406796:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUTimer);
  406798:	4b05      	ldr	r3, [pc, #20]	; (4067b0 <vTimerIMU+0x20>)
  40679a:	681b      	ldr	r3, [r3, #0]
  40679c:	4618      	mov	r0, r3
  40679e:	2100      	movs	r1, #0
  4067a0:	2200      	movs	r2, #0
  4067a2:	2300      	movs	r3, #0
  4067a4:	4c03      	ldr	r4, [pc, #12]	; (4067b4 <vTimerIMU+0x24>)
  4067a6:	47a0      	blx	r4
}
  4067a8:	370c      	adds	r7, #12
  4067aa:	46bd      	mov	sp, r7
  4067ac:	bd90      	pop	{r4, r7, pc}
  4067ae:	bf00      	nop
  4067b0:	20003fe0 	.word	0x20003fe0
  4067b4:	00404a99 	.word	0x00404a99

004067b8 <IMUTask>:

void IMUTask(void *pvParameters){
  4067b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
  4067bc:	b08e      	sub	sp, #56	; 0x38
  4067be:	af04      	add	r7, sp, #16
  4067c0:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	vSemaphoreCreateBinary(xSemIMUTimer);
  4067c2:	2001      	movs	r0, #1
  4067c4:	2100      	movs	r1, #0
  4067c6:	2203      	movs	r2, #3
  4067c8:	4b22      	ldr	r3, [pc, #136]	; (406854 <IMUTask+0x9c>)
  4067ca:	4798      	blx	r3
  4067cc:	4602      	mov	r2, r0
  4067ce:	4b22      	ldr	r3, [pc, #136]	; (406858 <IMUTask+0xa0>)
  4067d0:	601a      	str	r2, [r3, #0]
  4067d2:	4b21      	ldr	r3, [pc, #132]	; (406858 <IMUTask+0xa0>)
  4067d4:	681b      	ldr	r3, [r3, #0]
  4067d6:	2b00      	cmp	r3, #0
  4067d8:	d007      	beq.n	4067ea <IMUTask+0x32>
  4067da:	4b1f      	ldr	r3, [pc, #124]	; (406858 <IMUTask+0xa0>)
  4067dc:	681b      	ldr	r3, [r3, #0]
  4067de:	4618      	mov	r0, r3
  4067e0:	2100      	movs	r1, #0
  4067e2:	2200      	movs	r2, #0
  4067e4:	2300      	movs	r3, #0
  4067e6:	4c1d      	ldr	r4, [pc, #116]	; (40685c <IMUTask+0xa4>)
  4067e8:	47a0      	blx	r4
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  4067ea:	4b1d      	ldr	r3, [pc, #116]	; (406860 <IMUTask+0xa8>)
  4067ec:	9300      	str	r3, [sp, #0]
  4067ee:	481d      	ldr	r0, [pc, #116]	; (406864 <IMUTask+0xac>)
  4067f0:	2164      	movs	r1, #100	; 0x64
  4067f2:	2201      	movs	r2, #1
  4067f4:	2300      	movs	r3, #0
  4067f6:	4c1c      	ldr	r4, [pc, #112]	; (406868 <IMUTask+0xb0>)
  4067f8:	47a0      	blx	r4
  4067fa:	4602      	mov	r2, r0
  4067fc:	4b1b      	ldr	r3, [pc, #108]	; (40686c <IMUTask+0xb4>)
  4067fe:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  406800:	4b1a      	ldr	r3, [pc, #104]	; (40686c <IMUTask+0xb4>)
  406802:	681c      	ldr	r4, [r3, #0]
  406804:	4b1a      	ldr	r3, [pc, #104]	; (406870 <IMUTask+0xb8>)
  406806:	4798      	blx	r3
  406808:	4603      	mov	r3, r0
  40680a:	2200      	movs	r2, #0
  40680c:	9200      	str	r2, [sp, #0]
  40680e:	4620      	mov	r0, r4
  406810:	2100      	movs	r1, #0
  406812:	461a      	mov	r2, r3
  406814:	2300      	movs	r3, #0
  406816:	4c17      	ldr	r4, [pc, #92]	; (406874 <IMUTask+0xbc>)
  406818:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xseIMU);
  40681a:	2001      	movs	r0, #1
  40681c:	2100      	movs	r1, #0
  40681e:	2203      	movs	r2, #3
  406820:	4b0c      	ldr	r3, [pc, #48]	; (406854 <IMUTask+0x9c>)
  406822:	4798      	blx	r3
  406824:	4602      	mov	r2, r0
  406826:	4b14      	ldr	r3, [pc, #80]	; (406878 <IMUTask+0xc0>)
  406828:	601a      	str	r2, [r3, #0]
  40682a:	4b13      	ldr	r3, [pc, #76]	; (406878 <IMUTask+0xc0>)
  40682c:	681b      	ldr	r3, [r3, #0]
  40682e:	2b00      	cmp	r3, #0
  406830:	d007      	beq.n	406842 <IMUTask+0x8a>
  406832:	4b11      	ldr	r3, [pc, #68]	; (406878 <IMUTask+0xc0>)
  406834:	681b      	ldr	r3, [r3, #0]
  406836:	4618      	mov	r0, r3
  406838:	2100      	movs	r1, #0
  40683a:	2200      	movs	r2, #0
  40683c:	2300      	movs	r3, #0
  40683e:	4c07      	ldr	r4, [pc, #28]	; (40685c <IMUTask+0xa4>)
  406840:	47a0      	blx	r4
	configASSERT(xseIMU);
  406842:	4b0d      	ldr	r3, [pc, #52]	; (406878 <IMUTask+0xc0>)
  406844:	681b      	ldr	r3, [r3, #0]
  406846:	2b00      	cmp	r3, #0
  406848:	d11a      	bne.n	406880 <IMUTask+0xc8>
  40684a:	4b0c      	ldr	r3, [pc, #48]	; (40687c <IMUTask+0xc4>)
  40684c:	4798      	blx	r3
  40684e:	bf00      	nop
  406850:	e7fd      	b.n	40684e <IMUTask+0x96>
  406852:	bf00      	nop
  406854:	0040495d 	.word	0x0040495d
  406858:	20003fe0 	.word	0x20003fe0
  40685c:	00404a99 	.word	0x00404a99
  406860:	00406791 	.word	0x00406791
  406864:	0040fe54 	.word	0x0040fe54
  406868:	00406149 	.word	0x00406149
  40686c:	2000401c 	.word	0x2000401c
  406870:	004055b1 	.word	0x004055b1
  406874:	004061c5 	.word	0x004061c5
  406878:	20003fe4 	.word	0x20003fe4
  40687c:	00404539 	.word	0x00404539
	xSemaphoreTake(xseIMU, 0);
  406880:	4b91      	ldr	r3, [pc, #580]	; (406ac8 <IMUTask+0x310>)
  406882:	681b      	ldr	r3, [r3, #0]
  406884:	4618      	mov	r0, r3
  406886:	2100      	movs	r1, #0
  406888:	2200      	movs	r2, #0
  40688a:	2300      	movs	r3, #0
  40688c:	4c8f      	ldr	r4, [pc, #572]	; (406acc <IMUTask+0x314>)
  40688e:	47a0      	blx	r4
	status = configIMU(xseIMU);
  406890:	4b8d      	ldr	r3, [pc, #564]	; (406ac8 <IMUTask+0x310>)
  406892:	681b      	ldr	r3, [r3, #0]
  406894:	4618      	mov	r0, r3
  406896:	4b8e      	ldr	r3, [pc, #568]	; (406ad0 <IMUTask+0x318>)
  406898:	4798      	blx	r3
  40689a:	4603      	mov	r3, r0
  40689c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (status != STATUS_OK){
  4068a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  4068a4:	2b00      	cmp	r3, #0
  4068a6:	d008      	beq.n	4068ba <IMUTask+0x102>
		printf_mux("Error IMU!");
  4068a8:	488a      	ldr	r0, [pc, #552]	; (406ad4 <IMUTask+0x31c>)
  4068aa:	4b8b      	ldr	r3, [pc, #556]	; (406ad8 <IMUTask+0x320>)
  4068ac:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4068ae:	2019      	movs	r0, #25
  4068b0:	4b8a      	ldr	r3, [pc, #552]	; (406adc <IMUTask+0x324>)
  4068b2:	4798      	blx	r3
		vTaskDelete(NULL);
  4068b4:	2000      	movs	r0, #0
  4068b6:	4b8a      	ldr	r3, [pc, #552]	; (406ae0 <IMUTask+0x328>)
  4068b8:	4798      	blx	r3
	
	float acel[3];
	float gyro[3];
	
	for (;;){
		xSemaphoreTake(xSemIMUTimer, portMAX_DELAY);
  4068ba:	4b8a      	ldr	r3, [pc, #552]	; (406ae4 <IMUTask+0x32c>)
  4068bc:	681b      	ldr	r3, [r3, #0]
  4068be:	4618      	mov	r0, r3
  4068c0:	2100      	movs	r1, #0
  4068c2:	f04f 32ff 	mov.w	r2, #4294967295
  4068c6:	2300      	movs	r3, #0
  4068c8:	4c80      	ldr	r4, [pc, #512]	; (406acc <IMUTask+0x314>)
  4068ca:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  4068cc:	f107 0318 	add.w	r3, r7, #24
  4068d0:	4618      	mov	r0, r3
  4068d2:	2100      	movs	r1, #0
  4068d4:	220c      	movs	r2, #12
  4068d6:	4b84      	ldr	r3, [pc, #528]	; (406ae8 <IMUTask+0x330>)
  4068d8:	4798      	blx	r3
		acel[Axis_X] = get_acel_value(Axis_X, ADXL_Low, xseIMU) + ACEL_OFFSET_X;
  4068da:	4b7b      	ldr	r3, [pc, #492]	; (406ac8 <IMUTask+0x310>)
  4068dc:	681b      	ldr	r3, [r3, #0]
  4068de:	2000      	movs	r0, #0
  4068e0:	2153      	movs	r1, #83	; 0x53
  4068e2:	461a      	mov	r2, r3
  4068e4:	4b81      	ldr	r3, [pc, #516]	; (406aec <IMUTask+0x334>)
  4068e6:	4798      	blx	r3
  4068e8:	4602      	mov	r2, r0
  4068ea:	4b81      	ldr	r3, [pc, #516]	; (406af0 <IMUTask+0x338>)
  4068ec:	4610      	mov	r0, r2
  4068ee:	4981      	ldr	r1, [pc, #516]	; (406af4 <IMUTask+0x33c>)
  4068f0:	4798      	blx	r3
  4068f2:	4603      	mov	r3, r0
  4068f4:	61bb      	str	r3, [r7, #24]
		xQueueOverwrite(xQueueAcel[Axis_X], (void * ) &acel[Axis_X]);
  4068f6:	4b80      	ldr	r3, [pc, #512]	; (406af8 <IMUTask+0x340>)
  4068f8:	681b      	ldr	r3, [r3, #0]
  4068fa:	4618      	mov	r0, r3
  4068fc:	2100      	movs	r1, #0
  4068fe:	4b7f      	ldr	r3, [pc, #508]	; (406afc <IMUTask+0x344>)
  406900:	4798      	blx	r3
  406902:	4b7d      	ldr	r3, [pc, #500]	; (406af8 <IMUTask+0x340>)
  406904:	681a      	ldr	r2, [r3, #0]
  406906:	f107 0318 	add.w	r3, r7, #24
  40690a:	4610      	mov	r0, r2
  40690c:	4619      	mov	r1, r3
  40690e:	2200      	movs	r2, #0
  406910:	2301      	movs	r3, #1
  406912:	4c7b      	ldr	r4, [pc, #492]	; (406b00 <IMUTask+0x348>)
  406914:	47a0      	blx	r4
		acel[Axis_Y] = get_acel_value(Axis_Y, ADXL_Low, xseIMU) + ACEL_OFFSET_Y;
  406916:	4b6c      	ldr	r3, [pc, #432]	; (406ac8 <IMUTask+0x310>)
  406918:	681b      	ldr	r3, [r3, #0]
  40691a:	2001      	movs	r0, #1
  40691c:	2153      	movs	r1, #83	; 0x53
  40691e:	461a      	mov	r2, r3
  406920:	4b72      	ldr	r3, [pc, #456]	; (406aec <IMUTask+0x334>)
  406922:	4798      	blx	r3
  406924:	4602      	mov	r2, r0
  406926:	4b72      	ldr	r3, [pc, #456]	; (406af0 <IMUTask+0x338>)
  406928:	4610      	mov	r0, r2
  40692a:	4976      	ldr	r1, [pc, #472]	; (406b04 <IMUTask+0x34c>)
  40692c:	4798      	blx	r3
  40692e:	4603      	mov	r3, r0
  406930:	61fb      	str	r3, [r7, #28]
		xQueueOverwrite(xQueueAcel[Axis_Y], (void * ) &acel[Axis_Y]);
  406932:	4b71      	ldr	r3, [pc, #452]	; (406af8 <IMUTask+0x340>)
  406934:	685b      	ldr	r3, [r3, #4]
  406936:	4618      	mov	r0, r3
  406938:	2100      	movs	r1, #0
  40693a:	4b70      	ldr	r3, [pc, #448]	; (406afc <IMUTask+0x344>)
  40693c:	4798      	blx	r3
  40693e:	4b6e      	ldr	r3, [pc, #440]	; (406af8 <IMUTask+0x340>)
  406940:	685a      	ldr	r2, [r3, #4]
  406942:	f107 0318 	add.w	r3, r7, #24
  406946:	3304      	adds	r3, #4
  406948:	4610      	mov	r0, r2
  40694a:	4619      	mov	r1, r3
  40694c:	2200      	movs	r2, #0
  40694e:	2301      	movs	r3, #1
  406950:	4c6b      	ldr	r4, [pc, #428]	; (406b00 <IMUTask+0x348>)
  406952:	47a0      	blx	r4
		acel[Axis_Z] = get_acel_value(Axis_Z, ADXL_Low, xseIMU) + ACEL_OFFSET_Z;
  406954:	4b5c      	ldr	r3, [pc, #368]	; (406ac8 <IMUTask+0x310>)
  406956:	681b      	ldr	r3, [r3, #0]
  406958:	2002      	movs	r0, #2
  40695a:	2153      	movs	r1, #83	; 0x53
  40695c:	461a      	mov	r2, r3
  40695e:	4b63      	ldr	r3, [pc, #396]	; (406aec <IMUTask+0x334>)
  406960:	4798      	blx	r3
  406962:	4602      	mov	r2, r0
  406964:	4b62      	ldr	r3, [pc, #392]	; (406af0 <IMUTask+0x338>)
  406966:	4610      	mov	r0, r2
  406968:	f04f 0100 	mov.w	r1, #0
  40696c:	4798      	blx	r3
  40696e:	4603      	mov	r3, r0
  406970:	623b      	str	r3, [r7, #32]
		xQueueOverwrite(xQueueAcel[Axis_Z], (void * ) &acel[Axis_Z]);
  406972:	4b61      	ldr	r3, [pc, #388]	; (406af8 <IMUTask+0x340>)
  406974:	689b      	ldr	r3, [r3, #8]
  406976:	4618      	mov	r0, r3
  406978:	2100      	movs	r1, #0
  40697a:	4b60      	ldr	r3, [pc, #384]	; (406afc <IMUTask+0x344>)
  40697c:	4798      	blx	r3
  40697e:	4b5e      	ldr	r3, [pc, #376]	; (406af8 <IMUTask+0x340>)
  406980:	689a      	ldr	r2, [r3, #8]
  406982:	f107 0318 	add.w	r3, r7, #24
  406986:	3308      	adds	r3, #8
  406988:	4610      	mov	r0, r2
  40698a:	4619      	mov	r1, r3
  40698c:	2200      	movs	r2, #0
  40698e:	2301      	movs	r3, #1
  406990:	4c5b      	ldr	r4, [pc, #364]	; (406b00 <IMUTask+0x348>)
  406992:	47a0      	blx	r4
		
		memset(gyro, 0, sizeof(gyro));
  406994:	f107 030c 	add.w	r3, r7, #12
  406998:	4618      	mov	r0, r3
  40699a:	2100      	movs	r1, #0
  40699c:	220c      	movs	r2, #12
  40699e:	4b52      	ldr	r3, [pc, #328]	; (406ae8 <IMUTask+0x330>)
  4069a0:	4798      	blx	r3
		gyro[Axis_X] = get_gyro_value(Axis_X, ITG_Low, xseIMU) + GYRO_OFFSET_X;
  4069a2:	4b49      	ldr	r3, [pc, #292]	; (406ac8 <IMUTask+0x310>)
  4069a4:	681b      	ldr	r3, [r3, #0]
  4069a6:	2000      	movs	r0, #0
  4069a8:	2168      	movs	r1, #104	; 0x68
  4069aa:	461a      	mov	r2, r3
  4069ac:	4b56      	ldr	r3, [pc, #344]	; (406b08 <IMUTask+0x350>)
  4069ae:	4798      	blx	r3
  4069b0:	4602      	mov	r2, r0
  4069b2:	4b4f      	ldr	r3, [pc, #316]	; (406af0 <IMUTask+0x338>)
  4069b4:	4610      	mov	r0, r2
  4069b6:	4955      	ldr	r1, [pc, #340]	; (406b0c <IMUTask+0x354>)
  4069b8:	4798      	blx	r3
  4069ba:	4603      	mov	r3, r0
  4069bc:	60fb      	str	r3, [r7, #12]
		xQueueOverwrite(xQueueGyro[Axis_X], (void * ) &gyro[Axis_X]);
  4069be:	4b54      	ldr	r3, [pc, #336]	; (406b10 <IMUTask+0x358>)
  4069c0:	681b      	ldr	r3, [r3, #0]
  4069c2:	4618      	mov	r0, r3
  4069c4:	2100      	movs	r1, #0
  4069c6:	4b4d      	ldr	r3, [pc, #308]	; (406afc <IMUTask+0x344>)
  4069c8:	4798      	blx	r3
  4069ca:	4b51      	ldr	r3, [pc, #324]	; (406b10 <IMUTask+0x358>)
  4069cc:	681a      	ldr	r2, [r3, #0]
  4069ce:	f107 030c 	add.w	r3, r7, #12
  4069d2:	4610      	mov	r0, r2
  4069d4:	4619      	mov	r1, r3
  4069d6:	2200      	movs	r2, #0
  4069d8:	2301      	movs	r3, #1
  4069da:	4c49      	ldr	r4, [pc, #292]	; (406b00 <IMUTask+0x348>)
  4069dc:	47a0      	blx	r4
		gyro[Axis_Y] = get_gyro_value(Axis_Y, ITG_Low, xseIMU) + GYRO_OFFSET_Y;
  4069de:	4b3a      	ldr	r3, [pc, #232]	; (406ac8 <IMUTask+0x310>)
  4069e0:	681b      	ldr	r3, [r3, #0]
  4069e2:	2001      	movs	r0, #1
  4069e4:	2168      	movs	r1, #104	; 0x68
  4069e6:	461a      	mov	r2, r3
  4069e8:	4b47      	ldr	r3, [pc, #284]	; (406b08 <IMUTask+0x350>)
  4069ea:	4798      	blx	r3
  4069ec:	4602      	mov	r2, r0
  4069ee:	4b40      	ldr	r3, [pc, #256]	; (406af0 <IMUTask+0x338>)
  4069f0:	4610      	mov	r0, r2
  4069f2:	f04f 0100 	mov.w	r1, #0
  4069f6:	4798      	blx	r3
  4069f8:	4603      	mov	r3, r0
  4069fa:	613b      	str	r3, [r7, #16]
		xQueueOverwrite(xQueueGyro[Axis_Y], (void * ) &gyro[Axis_Y]);
  4069fc:	4b44      	ldr	r3, [pc, #272]	; (406b10 <IMUTask+0x358>)
  4069fe:	685b      	ldr	r3, [r3, #4]
  406a00:	4618      	mov	r0, r3
  406a02:	2100      	movs	r1, #0
  406a04:	4b3d      	ldr	r3, [pc, #244]	; (406afc <IMUTask+0x344>)
  406a06:	4798      	blx	r3
  406a08:	4b41      	ldr	r3, [pc, #260]	; (406b10 <IMUTask+0x358>)
  406a0a:	685a      	ldr	r2, [r3, #4]
  406a0c:	f107 030c 	add.w	r3, r7, #12
  406a10:	3304      	adds	r3, #4
  406a12:	4610      	mov	r0, r2
  406a14:	4619      	mov	r1, r3
  406a16:	2200      	movs	r2, #0
  406a18:	2301      	movs	r3, #1
  406a1a:	4c39      	ldr	r4, [pc, #228]	; (406b00 <IMUTask+0x348>)
  406a1c:	47a0      	blx	r4
		gyro[Axis_Z] = get_gyro_value(Axis_Z, ITG_Low, xseIMU) + GYRO_OFFSET_Z;
  406a1e:	4b2a      	ldr	r3, [pc, #168]	; (406ac8 <IMUTask+0x310>)
  406a20:	681b      	ldr	r3, [r3, #0]
  406a22:	2002      	movs	r0, #2
  406a24:	2168      	movs	r1, #104	; 0x68
  406a26:	461a      	mov	r2, r3
  406a28:	4b37      	ldr	r3, [pc, #220]	; (406b08 <IMUTask+0x350>)
  406a2a:	4798      	blx	r3
  406a2c:	4602      	mov	r2, r0
  406a2e:	4b30      	ldr	r3, [pc, #192]	; (406af0 <IMUTask+0x338>)
  406a30:	4610      	mov	r0, r2
  406a32:	f04f 0100 	mov.w	r1, #0
  406a36:	4798      	blx	r3
  406a38:	4603      	mov	r3, r0
  406a3a:	617b      	str	r3, [r7, #20]
		xQueueOverwrite(xQueueGyro[Axis_Z], (void * ) &gyro[Axis_Z]);
  406a3c:	4b34      	ldr	r3, [pc, #208]	; (406b10 <IMUTask+0x358>)
  406a3e:	689b      	ldr	r3, [r3, #8]
  406a40:	4618      	mov	r0, r3
  406a42:	2100      	movs	r1, #0
  406a44:	4b2d      	ldr	r3, [pc, #180]	; (406afc <IMUTask+0x344>)
  406a46:	4798      	blx	r3
  406a48:	4b31      	ldr	r3, [pc, #196]	; (406b10 <IMUTask+0x358>)
  406a4a:	689a      	ldr	r2, [r3, #8]
  406a4c:	f107 030c 	add.w	r3, r7, #12
  406a50:	3308      	adds	r3, #8
  406a52:	4610      	mov	r0, r2
  406a54:	4619      	mov	r1, r3
  406a56:	2200      	movs	r2, #0
  406a58:	2301      	movs	r3, #1
  406a5a:	4c29      	ldr	r4, [pc, #164]	; (406b00 <IMUTask+0x348>)
  406a5c:	47a0      	blx	r4
		
		printf_mux("Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f", acel[0] , acel[1], acel[2]);
  406a5e:	69ba      	ldr	r2, [r7, #24]
  406a60:	4b2c      	ldr	r3, [pc, #176]	; (406b14 <IMUTask+0x35c>)
  406a62:	4610      	mov	r0, r2
  406a64:	4798      	blx	r3
  406a66:	4604      	mov	r4, r0
  406a68:	460d      	mov	r5, r1
  406a6a:	69fa      	ldr	r2, [r7, #28]
  406a6c:	4b29      	ldr	r3, [pc, #164]	; (406b14 <IMUTask+0x35c>)
  406a6e:	4610      	mov	r0, r2
  406a70:	4798      	blx	r3
  406a72:	4680      	mov	r8, r0
  406a74:	4689      	mov	r9, r1
  406a76:	6a3a      	ldr	r2, [r7, #32]
  406a78:	4b26      	ldr	r3, [pc, #152]	; (406b14 <IMUTask+0x35c>)
  406a7a:	4610      	mov	r0, r2
  406a7c:	4798      	blx	r3
  406a7e:	4602      	mov	r2, r0
  406a80:	460b      	mov	r3, r1
  406a82:	e9cd 8900 	strd	r8, r9, [sp]
  406a86:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406a8a:	4823      	ldr	r0, [pc, #140]	; (406b18 <IMUTask+0x360>)
  406a8c:	4622      	mov	r2, r4
  406a8e:	462b      	mov	r3, r5
  406a90:	4911      	ldr	r1, [pc, #68]	; (406ad8 <IMUTask+0x320>)
  406a92:	4788      	blx	r1
		printf_mux("Gyro:\tX = %0.3f\tY = %0.3f\tZ = %0.3f", gyro[0] , gyro[1], gyro[2]);
  406a94:	68fa      	ldr	r2, [r7, #12]
  406a96:	4b1f      	ldr	r3, [pc, #124]	; (406b14 <IMUTask+0x35c>)
  406a98:	4610      	mov	r0, r2
  406a9a:	4798      	blx	r3
  406a9c:	4604      	mov	r4, r0
  406a9e:	460d      	mov	r5, r1
  406aa0:	693a      	ldr	r2, [r7, #16]
  406aa2:	4b1c      	ldr	r3, [pc, #112]	; (406b14 <IMUTask+0x35c>)
  406aa4:	4610      	mov	r0, r2
  406aa6:	4798      	blx	r3
  406aa8:	4680      	mov	r8, r0
  406aaa:	4689      	mov	r9, r1
  406aac:	697a      	ldr	r2, [r7, #20]
  406aae:	4b19      	ldr	r3, [pc, #100]	; (406b14 <IMUTask+0x35c>)
  406ab0:	4610      	mov	r0, r2
  406ab2:	4798      	blx	r3
  406ab4:	4602      	mov	r2, r0
  406ab6:	460b      	mov	r3, r1
  406ab8:	e9cd 8900 	strd	r8, r9, [sp]
  406abc:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406ac0:	4816      	ldr	r0, [pc, #88]	; (406b1c <IMUTask+0x364>)
  406ac2:	4622      	mov	r2, r4
  406ac4:	462b      	mov	r3, r5
  406ac6:	e02b      	b.n	406b20 <IMUTask+0x368>
  406ac8:	20003fe4 	.word	0x20003fe4
  406acc:	00404cc5 	.word	0x00404cc5
  406ad0:	00406dd1 	.word	0x00406dd1
  406ad4:	0040fe60 	.word	0x0040fe60
  406ad8:	00400749 	.word	0x00400749
  406adc:	004020e1 	.word	0x004020e1
  406ae0:	004052e5 	.word	0x004052e5
  406ae4:	20003fe0 	.word	0x20003fe0
  406ae8:	004082bd 	.word	0x004082bd
  406aec:	00406c59 	.word	0x00406c59
  406af0:	00407c41 	.word	0x00407c41
  406af4:	43af0000 	.word	0x43af0000
  406af8:	20003fb0 	.word	0x20003fb0
  406afc:	00404895 	.word	0x00404895
  406b00:	00404a99 	.word	0x00404a99
  406b04:	44834000 	.word	0x44834000
  406b08:	00406b2d 	.word	0x00406b2d
  406b0c:	40a00000 	.word	0x40a00000
  406b10:	20003fa4 	.word	0x20003fa4
  406b14:	004076c9 	.word	0x004076c9
  406b18:	0040fe6c 	.word	0x0040fe6c
  406b1c:	0040fe90 	.word	0x0040fe90
  406b20:	4901      	ldr	r1, [pc, #4]	; (406b28 <IMUTask+0x370>)
  406b22:	4788      	blx	r1
	}
  406b24:	e6c9      	b.n	4068ba <IMUTask+0x102>
  406b26:	bf00      	nop
  406b28:	00400749 	.word	0x00400749

00406b2c <get_gyro_value>:
}

static float get_gyro_value(Axis_Op axis, ITG_Addr_Dev dev, xSemaphoreHandle xse){
  406b2c:	b590      	push	{r4, r7, lr}
  406b2e:	b08b      	sub	sp, #44	; 0x2c
  406b30:	af02      	add	r7, sp, #8
  406b32:	460b      	mov	r3, r1
  406b34:	603a      	str	r2, [r7, #0]
  406b36:	4602      	mov	r2, r0
  406b38:	71fa      	strb	r2, [r7, #7]
  406b3a:	71bb      	strb	r3, [r7, #6]
	status_code_t result;
	float gyro_value = -800;
  406b3c:	4b3e      	ldr	r3, [pc, #248]	; (406c38 <get_gyro_value+0x10c>)
  406b3e:	61bb      	str	r3, [r7, #24]
	uint16_t itg = 0;
  406b40:	2300      	movs	r3, #0
  406b42:	82fb      	strh	r3, [r7, #22]
	uint8_t b[2];
	memset(b, 0, sizeof(b));
  406b44:	f107 030c 	add.w	r3, r7, #12
  406b48:	4618      	mov	r0, r3
  406b4a:	2100      	movs	r1, #0
  406b4c:	2202      	movs	r2, #2
  406b4e:	4b3b      	ldr	r3, [pc, #236]	; (406c3c <get_gyro_value+0x110>)
  406b50:	4798      	blx	r3
	
	signed portBASE_TYPE resultSem;
	
	switch (axis)
  406b52:	79fb      	ldrb	r3, [r7, #7]
  406b54:	2b01      	cmp	r3, #1
  406b56:	d011      	beq.n	406b7c <get_gyro_value+0x50>
  406b58:	2b02      	cmp	r3, #2
  406b5a:	d01d      	beq.n	406b98 <get_gyro_value+0x6c>
  406b5c:	2b00      	cmp	r3, #0
  406b5e:	d129      	bne.n	406bb4 <get_gyro_value+0x88>
	{
		case Axis_X:
			result = itg_read(dev, b, ITG_DataX1, sizeof(b), xse);
  406b60:	79ba      	ldrb	r2, [r7, #6]
  406b62:	f107 030c 	add.w	r3, r7, #12
  406b66:	6839      	ldr	r1, [r7, #0]
  406b68:	9100      	str	r1, [sp, #0]
  406b6a:	4610      	mov	r0, r2
  406b6c:	4619      	mov	r1, r3
  406b6e:	221d      	movs	r2, #29
  406b70:	2302      	movs	r3, #2
  406b72:	4c33      	ldr	r4, [pc, #204]	; (406c40 <get_gyro_value+0x114>)
  406b74:	47a0      	blx	r4
  406b76:	4603      	mov	r3, r0
  406b78:	77fb      	strb	r3, [r7, #31]
			break;
  406b7a:	e01b      	b.n	406bb4 <get_gyro_value+0x88>
		case Axis_Y:
			result = itg_read(dev, b, ITG_DataY1, sizeof(b), xse);
  406b7c:	79ba      	ldrb	r2, [r7, #6]
  406b7e:	f107 030c 	add.w	r3, r7, #12
  406b82:	6839      	ldr	r1, [r7, #0]
  406b84:	9100      	str	r1, [sp, #0]
  406b86:	4610      	mov	r0, r2
  406b88:	4619      	mov	r1, r3
  406b8a:	221f      	movs	r2, #31
  406b8c:	2302      	movs	r3, #2
  406b8e:	4c2c      	ldr	r4, [pc, #176]	; (406c40 <get_gyro_value+0x114>)
  406b90:	47a0      	blx	r4
  406b92:	4603      	mov	r3, r0
  406b94:	77fb      	strb	r3, [r7, #31]
			break;
  406b96:	e00d      	b.n	406bb4 <get_gyro_value+0x88>
		case Axis_Z:
			result = itg_read(dev, b, ITG_DataZ1, sizeof(b), xse);
  406b98:	79ba      	ldrb	r2, [r7, #6]
  406b9a:	f107 030c 	add.w	r3, r7, #12
  406b9e:	6839      	ldr	r1, [r7, #0]
  406ba0:	9100      	str	r1, [sp, #0]
  406ba2:	4610      	mov	r0, r2
  406ba4:	4619      	mov	r1, r3
  406ba6:	2221      	movs	r2, #33	; 0x21
  406ba8:	2302      	movs	r3, #2
  406baa:	4c25      	ldr	r4, [pc, #148]	; (406c40 <get_gyro_value+0x114>)
  406bac:	47a0      	blx	r4
  406bae:	4603      	mov	r3, r0
  406bb0:	77fb      	strb	r3, [r7, #31]
			break;
  406bb2:	bf00      	nop
	}
	
	if (result != STATUS_OK){
  406bb4:	f997 301f 	ldrsb.w	r3, [r7, #31]
  406bb8:	2b00      	cmp	r3, #0
  406bba:	d001      	beq.n	406bc0 <get_gyro_value+0x94>
		return gyro_value;
  406bbc:	69bb      	ldr	r3, [r7, #24]
  406bbe:	e037      	b.n	406c30 <get_gyro_value+0x104>
	}
	
	resultSem = xSemaphoreTake(xse, TWI_SEM_WAIT);
  406bc0:	6838      	ldr	r0, [r7, #0]
  406bc2:	2100      	movs	r1, #0
  406bc4:	2200      	movs	r2, #0
  406bc6:	2300      	movs	r3, #0
  406bc8:	4c1e      	ldr	r4, [pc, #120]	; (406c44 <get_gyro_value+0x118>)
  406bca:	47a0      	blx	r4
  406bcc:	6138      	str	r0, [r7, #16]
	if (resultSem != pdTRUE) LED_Toggle(LED1_GPIO);
  406bce:	693b      	ldr	r3, [r7, #16]
  406bd0:	2b01      	cmp	r3, #1
  406bd2:	d002      	beq.n	406bda <get_gyro_value+0xae>
  406bd4:	202e      	movs	r0, #46	; 0x2e
  406bd6:	4b1c      	ldr	r3, [pc, #112]	; (406c48 <get_gyro_value+0x11c>)
  406bd8:	4798      	blx	r3
	
	itg = (uint16_t)( (b[0] << 8) | b[1] );
  406bda:	7b3b      	ldrb	r3, [r7, #12]
  406bdc:	021b      	lsls	r3, r3, #8
  406bde:	b29a      	uxth	r2, r3
  406be0:	7b7b      	ldrb	r3, [r7, #13]
  406be2:	4313      	orrs	r3, r2
  406be4:	b29b      	uxth	r3, r3
  406be6:	82fb      	strh	r3, [r7, #22]
	
	if ( !(itg & 0x8000) ){
  406be8:	8afb      	ldrh	r3, [r7, #22]
  406bea:	b21b      	sxth	r3, r3
  406bec:	2b00      	cmp	r3, #0
  406bee:	db0b      	blt.n	406c08 <get_gyro_value+0xdc>
		gyro_value = ((float)itg) / CONST_ITG;
  406bf0:	8afa      	ldrh	r2, [r7, #22]
  406bf2:	4b16      	ldr	r3, [pc, #88]	; (406c4c <get_gyro_value+0x120>)
  406bf4:	4610      	mov	r0, r2
  406bf6:	4798      	blx	r3
  406bf8:	4602      	mov	r2, r0
  406bfa:	4b15      	ldr	r3, [pc, #84]	; (406c50 <get_gyro_value+0x124>)
  406bfc:	4610      	mov	r0, r2
  406bfe:	4915      	ldr	r1, [pc, #84]	; (406c54 <get_gyro_value+0x128>)
  406c00:	4798      	blx	r3
  406c02:	4603      	mov	r3, r0
  406c04:	61bb      	str	r3, [r7, #24]
  406c06:	e012      	b.n	406c2e <get_gyro_value+0x102>
	} else {
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  406c08:	8afb      	ldrh	r3, [r7, #22]
  406c0a:	425b      	negs	r3, r3
  406c0c:	b29b      	uxth	r3, r3
  406c0e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  406c12:	82fb      	strh	r3, [r7, #22]
		gyro_value = -(((float)itg) / CONST_ITG);
  406c14:	8afa      	ldrh	r2, [r7, #22]
  406c16:	4b0d      	ldr	r3, [pc, #52]	; (406c4c <get_gyro_value+0x120>)
  406c18:	4610      	mov	r0, r2
  406c1a:	4798      	blx	r3
  406c1c:	4602      	mov	r2, r0
  406c1e:	4b0c      	ldr	r3, [pc, #48]	; (406c50 <get_gyro_value+0x124>)
  406c20:	4610      	mov	r0, r2
  406c22:	490c      	ldr	r1, [pc, #48]	; (406c54 <get_gyro_value+0x128>)
  406c24:	4798      	blx	r3
  406c26:	4603      	mov	r3, r0
  406c28:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  406c2c:	61bb      	str	r3, [r7, #24]
	}
	
	return gyro_value;
  406c2e:	69bb      	ldr	r3, [r7, #24]
}
  406c30:	4618      	mov	r0, r3
  406c32:	3724      	adds	r7, #36	; 0x24
  406c34:	46bd      	mov	sp, r7
  406c36:	bd90      	pop	{r4, r7, pc}
  406c38:	c4480000 	.word	0xc4480000
  406c3c:	004082bd 	.word	0x004082bd
  406c40:	00407089 	.word	0x00407089
  406c44:	00404cc5 	.word	0x00404cc5
  406c48:	00402fc9 	.word	0x00402fc9
  406c4c:	00407da1 	.word	0x00407da1
  406c50:	00407fb9 	.word	0x00407fb9
  406c54:	41660000 	.word	0x41660000

00406c58 <get_acel_value>:

static float get_acel_value(Axis_Op axis, ADXL_Addr_Dev dev, xSemaphoreHandle xse){
  406c58:	b590      	push	{r4, r7, lr}
  406c5a:	b08b      	sub	sp, #44	; 0x2c
  406c5c:	af02      	add	r7, sp, #8
  406c5e:	460b      	mov	r3, r1
  406c60:	603a      	str	r2, [r7, #0]
  406c62:	4602      	mov	r2, r0
  406c64:	71fa      	strb	r2, [r7, #7]
  406c66:	71bb      	strb	r3, [r7, #6]
	status_code_t result;
	float acel_value = -16000;
  406c68:	4b4f      	ldr	r3, [pc, #316]	; (406da8 <get_acel_value+0x150>)
  406c6a:	61bb      	str	r3, [r7, #24]
	uint16_t adxl = 0;
  406c6c:	2300      	movs	r3, #0
  406c6e:	82fb      	strh	r3, [r7, #22]
	uint8_t b[2];
	memset(b, 0, sizeof(b));
  406c70:	f107 030c 	add.w	r3, r7, #12
  406c74:	4618      	mov	r0, r3
  406c76:	2100      	movs	r1, #0
  406c78:	2202      	movs	r2, #2
  406c7a:	4b4c      	ldr	r3, [pc, #304]	; (406dac <get_acel_value+0x154>)
  406c7c:	4798      	blx	r3
	
	signed portBASE_TYPE resultSem;
	
	switch (axis) {
  406c7e:	79fb      	ldrb	r3, [r7, #7]
  406c80:	2b01      	cmp	r3, #1
  406c82:	d011      	beq.n	406ca8 <get_acel_value+0x50>
  406c84:	2b02      	cmp	r3, #2
  406c86:	d01d      	beq.n	406cc4 <get_acel_value+0x6c>
  406c88:	2b00      	cmp	r3, #0
  406c8a:	d129      	bne.n	406ce0 <get_acel_value+0x88>
		case Axis_X:
			result = adxl_read(dev, b, ADXL_DataX0, sizeof(b), xse);
  406c8c:	79ba      	ldrb	r2, [r7, #6]
  406c8e:	f107 030c 	add.w	r3, r7, #12
  406c92:	6839      	ldr	r1, [r7, #0]
  406c94:	9100      	str	r1, [sp, #0]
  406c96:	4610      	mov	r0, r2
  406c98:	4619      	mov	r1, r3
  406c9a:	2232      	movs	r2, #50	; 0x32
  406c9c:	2302      	movs	r3, #2
  406c9e:	4c44      	ldr	r4, [pc, #272]	; (406db0 <get_acel_value+0x158>)
  406ca0:	47a0      	blx	r4
  406ca2:	4603      	mov	r3, r0
  406ca4:	77fb      	strb	r3, [r7, #31]
			break;
  406ca6:	e01b      	b.n	406ce0 <get_acel_value+0x88>
		case Axis_Y:
			result = adxl_read(dev, b, ADXL_DataY0, sizeof(b), xse);
  406ca8:	79ba      	ldrb	r2, [r7, #6]
  406caa:	f107 030c 	add.w	r3, r7, #12
  406cae:	6839      	ldr	r1, [r7, #0]
  406cb0:	9100      	str	r1, [sp, #0]
  406cb2:	4610      	mov	r0, r2
  406cb4:	4619      	mov	r1, r3
  406cb6:	2234      	movs	r2, #52	; 0x34
  406cb8:	2302      	movs	r3, #2
  406cba:	4c3d      	ldr	r4, [pc, #244]	; (406db0 <get_acel_value+0x158>)
  406cbc:	47a0      	blx	r4
  406cbe:	4603      	mov	r3, r0
  406cc0:	77fb      	strb	r3, [r7, #31]
			break;
  406cc2:	e00d      	b.n	406ce0 <get_acel_value+0x88>
		case Axis_Z:
			result = adxl_read(dev, b, ADXL_DataZ0, sizeof(b), xse);
  406cc4:	79ba      	ldrb	r2, [r7, #6]
  406cc6:	f107 030c 	add.w	r3, r7, #12
  406cca:	6839      	ldr	r1, [r7, #0]
  406ccc:	9100      	str	r1, [sp, #0]
  406cce:	4610      	mov	r0, r2
  406cd0:	4619      	mov	r1, r3
  406cd2:	2236      	movs	r2, #54	; 0x36
  406cd4:	2302      	movs	r3, #2
  406cd6:	4c36      	ldr	r4, [pc, #216]	; (406db0 <get_acel_value+0x158>)
  406cd8:	47a0      	blx	r4
  406cda:	4603      	mov	r3, r0
  406cdc:	77fb      	strb	r3, [r7, #31]
			break;
  406cde:	bf00      	nop
	}
	
	if (result != STATUS_OK){
  406ce0:	f997 301f 	ldrsb.w	r3, [r7, #31]
  406ce4:	2b00      	cmp	r3, #0
  406ce6:	d001      	beq.n	406cec <get_acel_value+0x94>
		return acel_value;
  406ce8:	69bb      	ldr	r3, [r7, #24]
  406cea:	e054      	b.n	406d96 <get_acel_value+0x13e>
	}
	
	resultSem = xSemaphoreTake(xse, TWI_SEM_WAIT);
  406cec:	6838      	ldr	r0, [r7, #0]
  406cee:	2100      	movs	r1, #0
  406cf0:	2200      	movs	r2, #0
  406cf2:	2300      	movs	r3, #0
  406cf4:	4c2f      	ldr	r4, [pc, #188]	; (406db4 <get_acel_value+0x15c>)
  406cf6:	47a0      	blx	r4
  406cf8:	6138      	str	r0, [r7, #16]
	if (resultSem != pdTRUE) LED_Toggle(LED1_GPIO);
  406cfa:	693b      	ldr	r3, [r7, #16]
  406cfc:	2b01      	cmp	r3, #1
  406cfe:	d002      	beq.n	406d06 <get_acel_value+0xae>
  406d00:	202e      	movs	r0, #46	; 0x2e
  406d02:	4b2d      	ldr	r3, [pc, #180]	; (406db8 <get_acel_value+0x160>)
  406d04:	4798      	blx	r3
	
	adxl = (uint16_t)( (b[1] << 8) | b[0] );
  406d06:	7b7b      	ldrb	r3, [r7, #13]
  406d08:	021b      	lsls	r3, r3, #8
  406d0a:	b29a      	uxth	r2, r3
  406d0c:	7b3b      	ldrb	r3, [r7, #12]
  406d0e:	4313      	orrs	r3, r2
  406d10:	b29b      	uxth	r3, r3
  406d12:	82fb      	strh	r3, [r7, #22]
	
	if ( !(adxl & 0xFC00) ){
  406d14:	8afb      	ldrh	r3, [r7, #22]
  406d16:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  406d1a:	2b00      	cmp	r3, #0
  406d1c:	d119      	bne.n	406d52 <get_acel_value+0xfa>
		acel_value = CONST_ADXL * ((float) adxl);
  406d1e:	8afa      	ldrh	r2, [r7, #22]
  406d20:	4b26      	ldr	r3, [pc, #152]	; (406dbc <get_acel_value+0x164>)
  406d22:	4610      	mov	r0, r2
  406d24:	4798      	blx	r3
  406d26:	4602      	mov	r2, r0
  406d28:	4b25      	ldr	r3, [pc, #148]	; (406dc0 <get_acel_value+0x168>)
  406d2a:	4610      	mov	r0, r2
  406d2c:	4798      	blx	r3
  406d2e:	4602      	mov	r2, r0
  406d30:	460b      	mov	r3, r1
  406d32:	4c24      	ldr	r4, [pc, #144]	; (406dc4 <get_acel_value+0x16c>)
  406d34:	4610      	mov	r0, r2
  406d36:	4619      	mov	r1, r3
  406d38:	a319      	add	r3, pc, #100	; (adr r3, 406da0 <get_acel_value+0x148>)
  406d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d3e:	47a0      	blx	r4
  406d40:	4602      	mov	r2, r0
  406d42:	460b      	mov	r3, r1
  406d44:	4c20      	ldr	r4, [pc, #128]	; (406dc8 <get_acel_value+0x170>)
  406d46:	4610      	mov	r0, r2
  406d48:	4619      	mov	r1, r3
  406d4a:	47a0      	blx	r4
  406d4c:	4603      	mov	r3, r0
  406d4e:	61bb      	str	r3, [r7, #24]
  406d50:	e020      	b.n	406d94 <get_acel_value+0x13c>
	} else {
		adxl = ( ( (~adxl) +1 ) & 0x03FF);
  406d52:	8afb      	ldrh	r3, [r7, #22]
  406d54:	425b      	negs	r3, r3
  406d56:	b29b      	uxth	r3, r3
  406d58:	f3c3 0309 	ubfx	r3, r3, #0, #10
  406d5c:	82fb      	strh	r3, [r7, #22]
		acel_value = -(CONST_ADXL * ((float) adxl) );
  406d5e:	8afa      	ldrh	r2, [r7, #22]
  406d60:	4b16      	ldr	r3, [pc, #88]	; (406dbc <get_acel_value+0x164>)
  406d62:	4610      	mov	r0, r2
  406d64:	4798      	blx	r3
  406d66:	4602      	mov	r2, r0
  406d68:	4b15      	ldr	r3, [pc, #84]	; (406dc0 <get_acel_value+0x168>)
  406d6a:	4610      	mov	r0, r2
  406d6c:	4798      	blx	r3
  406d6e:	4602      	mov	r2, r0
  406d70:	460b      	mov	r3, r1
  406d72:	4c14      	ldr	r4, [pc, #80]	; (406dc4 <get_acel_value+0x16c>)
  406d74:	4610      	mov	r0, r2
  406d76:	4619      	mov	r1, r3
  406d78:	a309      	add	r3, pc, #36	; (adr r3, 406da0 <get_acel_value+0x148>)
  406d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d7e:	47a0      	blx	r4
  406d80:	4602      	mov	r2, r0
  406d82:	460b      	mov	r3, r1
  406d84:	4c10      	ldr	r4, [pc, #64]	; (406dc8 <get_acel_value+0x170>)
  406d86:	4610      	mov	r0, r2
  406d88:	4619      	mov	r1, r3
  406d8a:	47a0      	blx	r4
  406d8c:	4603      	mov	r3, r0
  406d8e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
  406d92:	61bb      	str	r3, [r7, #24]
	}
	
	return acel_value;
  406d94:	69bb      	ldr	r3, [r7, #24]
}
  406d96:	4618      	mov	r0, r3
  406d98:	3724      	adds	r7, #36	; 0x24
  406d9a:	46bd      	mov	sp, r7
  406d9c:	bd90      	pop	{r4, r7, pc}
  406d9e:	bf00      	nop
  406da0:	33333333 	.word	0x33333333
  406da4:	400f3333 	.word	0x400f3333
  406da8:	c67a0000 	.word	0xc67a0000
  406dac:	004082bd 	.word	0x004082bd
  406db0:	00407175 	.word	0x00407175
  406db4:	00404cc5 	.word	0x00404cc5
  406db8:	00402fc9 	.word	0x00402fc9
  406dbc:	00407da1 	.word	0x00407da1
  406dc0:	004076c9 	.word	0x004076c9
  406dc4:	00407771 	.word	0x00407771
  406dc8:	00407b95 	.word	0x00407b95
  406dcc:	f3af 8000 	nop.w

00406dd0 <configIMU>:

static status_code_t configIMU(xSemaphoreHandle xse){
  406dd0:	b580      	push	{r7, lr}
  406dd2:	b084      	sub	sp, #16
  406dd4:	af00      	add	r7, sp, #0
  406dd6:	6078      	str	r0, [r7, #4]
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  406dd8:	4b16      	ldr	r3, [pc, #88]	; (406e34 <configIMU+0x64>)
  406dda:	4798      	blx	r3
  406ddc:	4603      	mov	r3, r0
  406dde:	2b00      	cmp	r3, #0
  406de0:	d004      	beq.n	406dec <configIMU+0x1c>
		printf_mux("TWI init Error!");
  406de2:	4815      	ldr	r0, [pc, #84]	; (406e38 <configIMU+0x68>)
  406de4:	4b15      	ldr	r3, [pc, #84]	; (406e3c <configIMU+0x6c>)
  406de6:	4798      	blx	r3
		return -1;
  406de8:	23ff      	movs	r3, #255	; 0xff
  406dea:	e01e      	b.n	406e2a <configIMU+0x5a>
	}
	
	status = adxl_init(ADXL_Low, xse);
  406dec:	2053      	movs	r0, #83	; 0x53
  406dee:	6879      	ldr	r1, [r7, #4]
  406df0:	4b13      	ldr	r3, [pc, #76]	; (406e40 <configIMU+0x70>)
  406df2:	4798      	blx	r3
  406df4:	4603      	mov	r3, r0
  406df6:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_OK){
  406df8:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406dfc:	2b00      	cmp	r3, #0
  406dfe:	d004      	beq.n	406e0a <configIMU+0x3a>
		printf_mux("ADXL init Error!");
  406e00:	4810      	ldr	r0, [pc, #64]	; (406e44 <configIMU+0x74>)
  406e02:	4b0e      	ldr	r3, [pc, #56]	; (406e3c <configIMU+0x6c>)
  406e04:	4798      	blx	r3
		return status;
  406e06:	7bfb      	ldrb	r3, [r7, #15]
  406e08:	e00f      	b.n	406e2a <configIMU+0x5a>
	}
	
	status = itg_init(ITG_Low, xse);
  406e0a:	2068      	movs	r0, #104	; 0x68
  406e0c:	6879      	ldr	r1, [r7, #4]
  406e0e:	4b0e      	ldr	r3, [pc, #56]	; (406e48 <configIMU+0x78>)
  406e10:	4798      	blx	r3
  406e12:	4603      	mov	r3, r0
  406e14:	73fb      	strb	r3, [r7, #15]
	if (status != STATUS_OK){
  406e16:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406e1a:	2b00      	cmp	r3, #0
  406e1c:	d004      	beq.n	406e28 <configIMU+0x58>
		printf_mux("ITG init Error!");
  406e1e:	480b      	ldr	r0, [pc, #44]	; (406e4c <configIMU+0x7c>)
  406e20:	4b06      	ldr	r3, [pc, #24]	; (406e3c <configIMU+0x6c>)
  406e22:	4798      	blx	r3
		return status;
  406e24:	7bfb      	ldrb	r3, [r7, #15]
  406e26:	e000      	b.n	406e2a <configIMU+0x5a>
	}
	
	return status;
  406e28:	7bfb      	ldrb	r3, [r7, #15]
  406e2a:	b25b      	sxtb	r3, r3
}
  406e2c:	4618      	mov	r0, r3
  406e2e:	3710      	adds	r7, #16
  406e30:	46bd      	mov	sp, r7
  406e32:	bd80      	pop	{r7, pc}
  406e34:	00406e51 	.word	0x00406e51
  406e38:	0040feb4 	.word	0x0040feb4
  406e3c:	00400749 	.word	0x00400749
  406e40:	00406ed1 	.word	0x00406ed1
  406e44:	0040fec4 	.word	0x0040fec4
  406e48:	00406f71 	.word	0x00406f71
  406e4c:	0040fed8 	.word	0x0040fed8

00406e50 <twi_init>:

static uint8_t twi_init(void){
  406e50:	b590      	push	{r4, r7, lr}
  406e52:	b087      	sub	sp, #28
  406e54:	af00      	add	r7, sp, #0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  406e56:	2003      	movs	r0, #3
  406e58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406e5c:	4b14      	ldr	r3, [pc, #80]	; (406eb0 <twi_init+0x60>)
  406e5e:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  406e60:	2004      	movs	r0, #4
  406e62:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  406e66:	4b12      	ldr	r3, [pc, #72]	; (406eb0 <twi_init+0x60>)
  406e68:	4798      	blx	r3
	
	freertos_peripheral_options_t driver_options = {
  406e6a:	4b12      	ldr	r3, [pc, #72]	; (406eb4 <twi_init+0x64>)
  406e6c:	1d3c      	adds	r4, r7, #4
  406e6e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  406e70:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY+1),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX )
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  406e74:	1d3b      	adds	r3, r7, #4
  406e76:	4810      	ldr	r0, [pc, #64]	; (406eb8 <twi_init+0x68>)
  406e78:	4619      	mov	r1, r3
  406e7a:	4b10      	ldr	r3, [pc, #64]	; (406ebc <twi_init+0x6c>)
  406e7c:	4798      	blx	r3
  406e7e:	4602      	mov	r2, r0
  406e80:	4b0f      	ldr	r3, [pc, #60]	; (406ec0 <twi_init+0x70>)
  406e82:	601a      	str	r2, [r3, #0]
	
	if (freertos_twi != NULL){
  406e84:	4b0e      	ldr	r3, [pc, #56]	; (406ec0 <twi_init+0x70>)
  406e86:	681b      	ldr	r3, [r3, #0]
  406e88:	2b00      	cmp	r3, #0
  406e8a:	d00b      	beq.n	406ea4 <twi_init+0x54>
		uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  406e8c:	4b0d      	ldr	r3, [pc, #52]	; (406ec4 <twi_init+0x74>)
  406e8e:	4798      	blx	r3
  406e90:	4603      	mov	r3, r0
  406e92:	4809      	ldr	r0, [pc, #36]	; (406eb8 <twi_init+0x68>)
  406e94:	490c      	ldr	r1, [pc, #48]	; (406ec8 <twi_init+0x78>)
  406e96:	461a      	mov	r2, r3
  406e98:	4b0c      	ldr	r3, [pc, #48]	; (406ecc <twi_init+0x7c>)
  406e9a:	4798      	blx	r3
  406e9c:	4603      	mov	r3, r0
  406e9e:	75fb      	strb	r3, [r7, #23]
		return twi_flag;
  406ea0:	7dfb      	ldrb	r3, [r7, #23]
  406ea2:	e000      	b.n	406ea6 <twi_init+0x56>
	}
	
	return (!TWI_SUCCESS);
  406ea4:	2301      	movs	r3, #1
}
  406ea6:	4618      	mov	r0, r3
  406ea8:	371c      	adds	r7, #28
  406eaa:	46bd      	mov	sp, r7
  406eac:	bd90      	pop	{r4, r7, pc}
  406eae:	bf00      	nop
  406eb0:	00403021 	.word	0x00403021
  406eb4:	0040fee8 	.word	0x0040fee8
  406eb8:	40018000 	.word	0x40018000
  406ebc:	00400f3d 	.word	0x00400f3d
  406ec0:	20003fdc 	.word	0x20003fdc
  406ec4:	0040677d 	.word	0x0040677d
  406ec8:	00061a80 	.word	0x00061a80
  406ecc:	00403a55 	.word	0x00403a55

00406ed0 <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev, xSemaphoreHandle xSem){
  406ed0:	b590      	push	{r4, r7, lr}
  406ed2:	b085      	sub	sp, #20
  406ed4:	af00      	add	r7, sp, #0
  406ed6:	4603      	mov	r3, r0
  406ed8:	6039      	str	r1, [r7, #0]
  406eda:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	//result = adxl_write(ADXL_Dev, 0x0B, ADXL_DataFormat, xSem);	//16g, 13-bit mode
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat, xSem);	//2g, 10-bit mode
  406edc:	79fb      	ldrb	r3, [r7, #7]
  406ede:	4618      	mov	r0, r3
  406ee0:	2108      	movs	r1, #8
  406ee2:	2231      	movs	r2, #49	; 0x31
  406ee4:	683b      	ldr	r3, [r7, #0]
  406ee6:	4c20      	ldr	r4, [pc, #128]	; (406f68 <adxl_init+0x98>)
  406ee8:	47a0      	blx	r4
  406eea:	4603      	mov	r3, r0
  406eec:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406eee:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406ef2:	2b00      	cmp	r3, #0
  406ef4:	d001      	beq.n	406efa <adxl_init+0x2a>
  406ef6:	7bfb      	ldrb	r3, [r7, #15]
  406ef8:	e030      	b.n	406f5c <adxl_init+0x8c>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406efa:	6838      	ldr	r0, [r7, #0]
  406efc:	2100      	movs	r1, #0
  406efe:	2200      	movs	r2, #0
  406f00:	2300      	movs	r3, #0
  406f02:	4c1a      	ldr	r4, [pc, #104]	; (406f6c <adxl_init+0x9c>)
  406f04:	47a0      	blx	r4
	
	result = adxl_write(ADXL_Dev, 0x09, ADXL_BWRate, xSem);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  406f06:	79fb      	ldrb	r3, [r7, #7]
  406f08:	4618      	mov	r0, r3
  406f0a:	2109      	movs	r1, #9
  406f0c:	222c      	movs	r2, #44	; 0x2c
  406f0e:	683b      	ldr	r3, [r7, #0]
  406f10:	4c15      	ldr	r4, [pc, #84]	; (406f68 <adxl_init+0x98>)
  406f12:	47a0      	blx	r4
  406f14:	4603      	mov	r3, r0
  406f16:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406f18:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406f1c:	2b00      	cmp	r3, #0
  406f1e:	d001      	beq.n	406f24 <adxl_init+0x54>
  406f20:	7bfb      	ldrb	r3, [r7, #15]
  406f22:	e01b      	b.n	406f5c <adxl_init+0x8c>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406f24:	6838      	ldr	r0, [r7, #0]
  406f26:	2100      	movs	r1, #0
  406f28:	2200      	movs	r2, #0
  406f2a:	2300      	movs	r3, #0
  406f2c:	4c0f      	ldr	r4, [pc, #60]	; (406f6c <adxl_init+0x9c>)
  406f2e:	47a0      	blx	r4
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl, xSem);	//Start Measurement
  406f30:	79fb      	ldrb	r3, [r7, #7]
  406f32:	4618      	mov	r0, r3
  406f34:	2108      	movs	r1, #8
  406f36:	222d      	movs	r2, #45	; 0x2d
  406f38:	683b      	ldr	r3, [r7, #0]
  406f3a:	4c0b      	ldr	r4, [pc, #44]	; (406f68 <adxl_init+0x98>)
  406f3c:	47a0      	blx	r4
  406f3e:	4603      	mov	r3, r0
  406f40:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406f42:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406f46:	2b00      	cmp	r3, #0
  406f48:	d001      	beq.n	406f4e <adxl_init+0x7e>
  406f4a:	7bfb      	ldrb	r3, [r7, #15]
  406f4c:	e006      	b.n	406f5c <adxl_init+0x8c>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406f4e:	6838      	ldr	r0, [r7, #0]
  406f50:	2100      	movs	r1, #0
  406f52:	2200      	movs	r2, #0
  406f54:	2300      	movs	r3, #0
  406f56:	4c05      	ldr	r4, [pc, #20]	; (406f6c <adxl_init+0x9c>)
  406f58:	47a0      	blx	r4
	
	return result;
  406f5a:	7bfb      	ldrb	r3, [r7, #15]
  406f5c:	b25b      	sxtb	r3, r3
}
  406f5e:	4618      	mov	r0, r3
  406f60:	3714      	adds	r7, #20
  406f62:	46bd      	mov	sp, r7
  406f64:	bd90      	pop	{r4, r7, pc}
  406f66:	bf00      	nop
  406f68:	004070fd 	.word	0x004070fd
  406f6c:	00404cc5 	.word	0x00404cc5

00406f70 <itg_init>:

static status_code_t itg_init(ITG_Addr_Dev ITG_Dev, xSemaphoreHandle xSem){
  406f70:	b590      	push	{r4, r7, lr}
  406f72:	b085      	sub	sp, #20
  406f74:	af00      	add	r7, sp, #0
  406f76:	4603      	mov	r3, r0
  406f78:	6039      	str	r1, [r7, #0]
  406f7a:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS, xSem);		//2000/s - Sample Rate: 1KHz - LPF: 42Hz
  406f7c:	79fb      	ldrb	r3, [r7, #7]
  406f7e:	4618      	mov	r0, r3
  406f80:	211b      	movs	r1, #27
  406f82:	2216      	movs	r2, #22
  406f84:	683b      	ldr	r3, [r7, #0]
  406f86:	4c20      	ldr	r4, [pc, #128]	; (407008 <itg_init+0x98>)
  406f88:	47a0      	blx	r4
  406f8a:	4603      	mov	r3, r0
  406f8c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406f8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406f92:	2b00      	cmp	r3, #0
  406f94:	d001      	beq.n	406f9a <itg_init+0x2a>
  406f96:	7bfb      	ldrb	r3, [r7, #15]
  406f98:	e030      	b.n	406ffc <itg_init+0x8c>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406f9a:	6838      	ldr	r0, [r7, #0]
  406f9c:	2100      	movs	r1, #0
  406f9e:	2200      	movs	r2, #0
  406fa0:	2300      	movs	r3, #0
  406fa2:	4c1a      	ldr	r4, [pc, #104]	; (40700c <itg_init+0x9c>)
  406fa4:	47a0      	blx	r4
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div, xSem);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  406fa6:	79fb      	ldrb	r3, [r7, #7]
  406fa8:	4618      	mov	r0, r3
  406faa:	2100      	movs	r1, #0
  406fac:	2215      	movs	r2, #21
  406fae:	683b      	ldr	r3, [r7, #0]
  406fb0:	4c15      	ldr	r4, [pc, #84]	; (407008 <itg_init+0x98>)
  406fb2:	47a0      	blx	r4
  406fb4:	4603      	mov	r3, r0
  406fb6:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406fb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406fbc:	2b00      	cmp	r3, #0
  406fbe:	d001      	beq.n	406fc4 <itg_init+0x54>
  406fc0:	7bfb      	ldrb	r3, [r7, #15]
  406fc2:	e01b      	b.n	406ffc <itg_init+0x8c>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406fc4:	6838      	ldr	r0, [r7, #0]
  406fc6:	2100      	movs	r1, #0
  406fc8:	2200      	movs	r2, #0
  406fca:	2300      	movs	r3, #0
  406fcc:	4c0f      	ldr	r4, [pc, #60]	; (40700c <itg_init+0x9c>)
  406fce:	47a0      	blx	r4
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm, xSem);		//Clock Source: Internal Oscillator
  406fd0:	79fb      	ldrb	r3, [r7, #7]
  406fd2:	4618      	mov	r0, r3
  406fd4:	2100      	movs	r1, #0
  406fd6:	223e      	movs	r2, #62	; 0x3e
  406fd8:	683b      	ldr	r3, [r7, #0]
  406fda:	4c0b      	ldr	r4, [pc, #44]	; (407008 <itg_init+0x98>)
  406fdc:	47a0      	blx	r4
  406fde:	4603      	mov	r3, r0
  406fe0:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  406fe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  406fe6:	2b00      	cmp	r3, #0
  406fe8:	d001      	beq.n	406fee <itg_init+0x7e>
  406fea:	7bfb      	ldrb	r3, [r7, #15]
  406fec:	e006      	b.n	406ffc <itg_init+0x8c>
	xSemaphoreTake(xSem, TWI_BLOCK_TIME);
  406fee:	6838      	ldr	r0, [r7, #0]
  406ff0:	2100      	movs	r1, #0
  406ff2:	2200      	movs	r2, #0
  406ff4:	2300      	movs	r3, #0
  406ff6:	4c05      	ldr	r4, [pc, #20]	; (40700c <itg_init+0x9c>)
  406ff8:	47a0      	blx	r4
	
	return result;
  406ffa:	7bfb      	ldrb	r3, [r7, #15]
  406ffc:	b25b      	sxtb	r3, r3
}
  406ffe:	4618      	mov	r0, r3
  407000:	3714      	adds	r7, #20
  407002:	46bd      	mov	sp, r7
  407004:	bd90      	pop	{r4, r7, pc}
  407006:	bf00      	nop
  407008:	00407011 	.word	0x00407011
  40700c:	00404cc5 	.word	0x00404cc5

00407010 <itg_write>:

static status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg, xSemaphoreHandle xSem){
  407010:	b590      	push	{r4, r7, lr}
  407012:	b089      	sub	sp, #36	; 0x24
  407014:	af00      	add	r7, sp, #0
  407016:	603b      	str	r3, [r7, #0]
  407018:	4603      	mov	r3, r0
  40701a:	71fb      	strb	r3, [r7, #7]
  40701c:	460b      	mov	r3, r1
  40701e:	71bb      	strb	r3, [r7, #6]
  407020:	4613      	mov	r3, r2
  407022:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  407024:	f107 0308 	add.w	r3, r7, #8
  407028:	2200      	movs	r2, #0
  40702a:	601a      	str	r2, [r3, #0]
  40702c:	3304      	adds	r3, #4
  40702e:	2200      	movs	r2, #0
  407030:	601a      	str	r2, [r3, #0]
  407032:	3304      	adds	r3, #4
  407034:	2200      	movs	r2, #0
  407036:	601a      	str	r2, [r3, #0]
  407038:	3304      	adds	r3, #4
  40703a:	2200      	movs	r2, #0
  40703c:	601a      	str	r2, [r3, #0]
  40703e:	3304      	adds	r3, #4
  407040:	2200      	movs	r2, #0
  407042:	601a      	str	r2, [r3, #0]
  407044:	3304      	adds	r3, #4
  407046:	797b      	ldrb	r3, [r7, #5]
  407048:	723b      	strb	r3, [r7, #8]
  40704a:	2301      	movs	r3, #1
  40704c:	60fb      	str	r3, [r7, #12]
  40704e:	1dbb      	adds	r3, r7, #6
  407050:	613b      	str	r3, [r7, #16]
  407052:	2301      	movs	r3, #1
  407054:	617b      	str	r3, [r7, #20]
  407056:	79fb      	ldrb	r3, [r7, #7]
  407058:	763b      	strb	r3, [r7, #24]
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result;
	
	result = freertos_twi_write_packet_async(freertos_twi, &tx, TWI_BLOCK_TIME, xSem);
  40705a:	4b09      	ldr	r3, [pc, #36]	; (407080 <itg_write+0x70>)
  40705c:	681a      	ldr	r2, [r3, #0]
  40705e:	f107 0308 	add.w	r3, r7, #8
  407062:	4610      	mov	r0, r2
  407064:	4619      	mov	r1, r3
  407066:	2200      	movs	r2, #0
  407068:	683b      	ldr	r3, [r7, #0]
  40706a:	4c06      	ldr	r4, [pc, #24]	; (407084 <itg_write+0x74>)
  40706c:	47a0      	blx	r4
  40706e:	4603      	mov	r3, r0
  407070:	77fb      	strb	r3, [r7, #31]
	
	return result;
  407072:	7ffb      	ldrb	r3, [r7, #31]
  407074:	b25b      	sxtb	r3, r3
}
  407076:	4618      	mov	r0, r3
  407078:	3724      	adds	r7, #36	; 0x24
  40707a:	46bd      	mov	sp, r7
  40707c:	bd90      	pop	{r4, r7, pc}
  40707e:	bf00      	nop
  407080:	20003fdc 	.word	0x20003fdc
  407084:	004010c1 	.word	0x004010c1

00407088 <itg_read>:

static status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len, xSemaphoreHandle xSem){
  407088:	b590      	push	{r4, r7, lr}
  40708a:	b089      	sub	sp, #36	; 0x24
  40708c:	af00      	add	r7, sp, #0
  40708e:	6039      	str	r1, [r7, #0]
  407090:	4601      	mov	r1, r0
  407092:	71f9      	strb	r1, [r7, #7]
  407094:	71ba      	strb	r2, [r7, #6]
  407096:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  407098:	f107 0308 	add.w	r3, r7, #8
  40709c:	2200      	movs	r2, #0
  40709e:	601a      	str	r2, [r3, #0]
  4070a0:	3304      	adds	r3, #4
  4070a2:	2200      	movs	r2, #0
  4070a4:	601a      	str	r2, [r3, #0]
  4070a6:	3304      	adds	r3, #4
  4070a8:	2200      	movs	r2, #0
  4070aa:	601a      	str	r2, [r3, #0]
  4070ac:	3304      	adds	r3, #4
  4070ae:	2200      	movs	r2, #0
  4070b0:	601a      	str	r2, [r3, #0]
  4070b2:	3304      	adds	r3, #4
  4070b4:	2200      	movs	r2, #0
  4070b6:	601a      	str	r2, [r3, #0]
  4070b8:	3304      	adds	r3, #4
  4070ba:	79bb      	ldrb	r3, [r7, #6]
  4070bc:	723b      	strb	r3, [r7, #8]
  4070be:	2301      	movs	r3, #1
  4070c0:	60fb      	str	r3, [r7, #12]
  4070c2:	683b      	ldr	r3, [r7, #0]
  4070c4:	613b      	str	r3, [r7, #16]
  4070c6:	797b      	ldrb	r3, [r7, #5]
  4070c8:	617b      	str	r3, [r7, #20]
  4070ca:	79fb      	ldrb	r3, [r7, #7]
  4070cc:	763b      	strb	r3, [r7, #24]
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result;
	
	result = freertos_twi_read_packet_async(freertos_twi, &rx, TWI_BLOCK_TIME, xSem);
  4070ce:	4b09      	ldr	r3, [pc, #36]	; (4070f4 <itg_read+0x6c>)
  4070d0:	681a      	ldr	r2, [r3, #0]
  4070d2:	f107 0308 	add.w	r3, r7, #8
  4070d6:	4610      	mov	r0, r2
  4070d8:	4619      	mov	r1, r3
  4070da:	2200      	movs	r2, #0
  4070dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4070de:	4c06      	ldr	r4, [pc, #24]	; (4070f8 <itg_read+0x70>)
  4070e0:	47a0      	blx	r4
  4070e2:	4603      	mov	r3, r0
  4070e4:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4070e6:	7ffb      	ldrb	r3, [r7, #31]
  4070e8:	b25b      	sxtb	r3, r3
}
  4070ea:	4618      	mov	r0, r3
  4070ec:	3724      	adds	r7, #36	; 0x24
  4070ee:	46bd      	mov	sp, r7
  4070f0:	bd90      	pop	{r4, r7, pc}
  4070f2:	bf00      	nop
  4070f4:	20003fdc 	.word	0x20003fdc
  4070f8:	00401305 	.word	0x00401305

004070fc <adxl_write>:

static status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg, xSemaphoreHandle xSem){
  4070fc:	b590      	push	{r4, r7, lr}
  4070fe:	b089      	sub	sp, #36	; 0x24
  407100:	af00      	add	r7, sp, #0
  407102:	603b      	str	r3, [r7, #0]
  407104:	4603      	mov	r3, r0
  407106:	71fb      	strb	r3, [r7, #7]
  407108:	460b      	mov	r3, r1
  40710a:	71bb      	strb	r3, [r7, #6]
  40710c:	4613      	mov	r3, r2
  40710e:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  407110:	f107 0308 	add.w	r3, r7, #8
  407114:	2200      	movs	r2, #0
  407116:	601a      	str	r2, [r3, #0]
  407118:	3304      	adds	r3, #4
  40711a:	2200      	movs	r2, #0
  40711c:	601a      	str	r2, [r3, #0]
  40711e:	3304      	adds	r3, #4
  407120:	2200      	movs	r2, #0
  407122:	601a      	str	r2, [r3, #0]
  407124:	3304      	adds	r3, #4
  407126:	2200      	movs	r2, #0
  407128:	601a      	str	r2, [r3, #0]
  40712a:	3304      	adds	r3, #4
  40712c:	2200      	movs	r2, #0
  40712e:	601a      	str	r2, [r3, #0]
  407130:	3304      	adds	r3, #4
  407132:	797b      	ldrb	r3, [r7, #5]
  407134:	723b      	strb	r3, [r7, #8]
  407136:	2301      	movs	r3, #1
  407138:	60fb      	str	r3, [r7, #12]
  40713a:	1dbb      	adds	r3, r7, #6
  40713c:	613b      	str	r3, [r7, #16]
  40713e:	2301      	movs	r3, #1
  407140:	617b      	str	r3, [r7, #20]
  407142:	79fb      	ldrb	r3, [r7, #7]
  407144:	763b      	strb	r3, [r7, #24]
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result;
	
	result = freertos_twi_write_packet_async(freertos_twi, &tx, TWI_BLOCK_TIME, xSem);
  407146:	4b09      	ldr	r3, [pc, #36]	; (40716c <adxl_write+0x70>)
  407148:	681a      	ldr	r2, [r3, #0]
  40714a:	f107 0308 	add.w	r3, r7, #8
  40714e:	4610      	mov	r0, r2
  407150:	4619      	mov	r1, r3
  407152:	2200      	movs	r2, #0
  407154:	683b      	ldr	r3, [r7, #0]
  407156:	4c06      	ldr	r4, [pc, #24]	; (407170 <adxl_write+0x74>)
  407158:	47a0      	blx	r4
  40715a:	4603      	mov	r3, r0
  40715c:	77fb      	strb	r3, [r7, #31]
	
	return result;
  40715e:	7ffb      	ldrb	r3, [r7, #31]
  407160:	b25b      	sxtb	r3, r3
}
  407162:	4618      	mov	r0, r3
  407164:	3724      	adds	r7, #36	; 0x24
  407166:	46bd      	mov	sp, r7
  407168:	bd90      	pop	{r4, r7, pc}
  40716a:	bf00      	nop
  40716c:	20003fdc 	.word	0x20003fdc
  407170:	004010c1 	.word	0x004010c1

00407174 <adxl_read>:

static status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len, xSemaphoreHandle xSem){
  407174:	b590      	push	{r4, r7, lr}
  407176:	b089      	sub	sp, #36	; 0x24
  407178:	af00      	add	r7, sp, #0
  40717a:	6039      	str	r1, [r7, #0]
  40717c:	4601      	mov	r1, r0
  40717e:	71f9      	strb	r1, [r7, #7]
  407180:	71ba      	strb	r2, [r7, #6]
  407182:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  407184:	f107 0308 	add.w	r3, r7, #8
  407188:	2200      	movs	r2, #0
  40718a:	601a      	str	r2, [r3, #0]
  40718c:	3304      	adds	r3, #4
  40718e:	2200      	movs	r2, #0
  407190:	601a      	str	r2, [r3, #0]
  407192:	3304      	adds	r3, #4
  407194:	2200      	movs	r2, #0
  407196:	601a      	str	r2, [r3, #0]
  407198:	3304      	adds	r3, #4
  40719a:	2200      	movs	r2, #0
  40719c:	601a      	str	r2, [r3, #0]
  40719e:	3304      	adds	r3, #4
  4071a0:	2200      	movs	r2, #0
  4071a2:	601a      	str	r2, [r3, #0]
  4071a4:	3304      	adds	r3, #4
  4071a6:	79bb      	ldrb	r3, [r7, #6]
  4071a8:	723b      	strb	r3, [r7, #8]
  4071aa:	2301      	movs	r3, #1
  4071ac:	60fb      	str	r3, [r7, #12]
  4071ae:	683b      	ldr	r3, [r7, #0]
  4071b0:	613b      	str	r3, [r7, #16]
  4071b2:	797b      	ldrb	r3, [r7, #5]
  4071b4:	617b      	str	r3, [r7, #20]
  4071b6:	79fb      	ldrb	r3, [r7, #7]
  4071b8:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4071ba:	2312      	movs	r3, #18
  4071bc:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet_async(freertos_twi, &rx, TWI_BLOCK_TIME, xSem);
  4071be:	4b09      	ldr	r3, [pc, #36]	; (4071e4 <adxl_read+0x70>)
  4071c0:	681a      	ldr	r2, [r3, #0]
  4071c2:	f107 0308 	add.w	r3, r7, #8
  4071c6:	4610      	mov	r0, r2
  4071c8:	4619      	mov	r1, r3
  4071ca:	2200      	movs	r2, #0
  4071cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4071ce:	4c06      	ldr	r4, [pc, #24]	; (4071e8 <adxl_read+0x74>)
  4071d0:	47a0      	blx	r4
  4071d2:	4603      	mov	r3, r0
  4071d4:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4071d6:	7ffb      	ldrb	r3, [r7, #31]
  4071d8:	b25b      	sxtb	r3, r3
  4071da:	4618      	mov	r0, r3
  4071dc:	3724      	adds	r7, #36	; 0x24
  4071de:	46bd      	mov	sp, r7
  4071e0:	bd90      	pop	{r4, r7, pc}
  4071e2:	bf00      	nop
  4071e4:	20003fdc 	.word	0x20003fdc
  4071e8:	00401305 	.word	0x00401305

004071ec <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  4071ec:	b580      	push	{r7, lr}
  4071ee:	b082      	sub	sp, #8
  4071f0:	af00      	add	r7, sp, #0
  4071f2:	6078      	str	r0, [r7, #4]
  4071f4:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4071f6:	4804      	ldr	r0, [pc, #16]	; (407208 <vApplicationStackOverflowHook+0x1c>)
  4071f8:	6879      	ldr	r1, [r7, #4]
  4071fa:	683a      	ldr	r2, [r7, #0]
  4071fc:	4b03      	ldr	r3, [pc, #12]	; (40720c <vApplicationStackOverflowHook+0x20>)
  4071fe:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  407200:	2019      	movs	r0, #25
  407202:	4b03      	ldr	r3, [pc, #12]	; (407210 <vApplicationStackOverflowHook+0x24>)
  407204:	4798      	blx	r3
	}
  407206:	e7fb      	b.n	407200 <vApplicationStackOverflowHook+0x14>
  407208:	0040fef8 	.word	0x0040fef8
  40720c:	00408141 	.word	0x00408141
  407210:	004020e1 	.word	0x004020e1

00407214 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  407214:	b480      	push	{r7}
  407216:	af00      	add	r7, sp, #0
}
  407218:	46bd      	mov	sp, r7
  40721a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40721e:	4770      	bx	lr

00407220 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  407220:	b480      	push	{r7}
  407222:	af00      	add	r7, sp, #0
}
  407224:	46bd      	mov	sp, r7
  407226:	f85d 7b04 	ldr.w	r7, [sp], #4
  40722a:	4770      	bx	lr

0040722c <task_monitor>:
/**
 * \brief This task, when activated, send every ten seconds on debug UART
 * the whole report of free heap and total tasks status
 */
static void task_monitor(void *pvParameters)
{
  40722c:	b580      	push	{r7, lr}
  40722e:	b082      	sub	sp, #8
  407230:	af00      	add	r7, sp, #0
  407232:	6078      	str	r0, [r7, #4]
	static portCHAR szList[256];
	static uint32_t freeHeap;
	UNUSED(pvParameters);

	for (;;) {
		printf_mux("--- Number of Tasks: %u", (unsigned int)uxTaskGetNumberOfTasks());
  407234:	4b0f      	ldr	r3, [pc, #60]	; (407274 <task_monitor+0x48>)
  407236:	4798      	blx	r3
  407238:	4603      	mov	r3, r0
  40723a:	480f      	ldr	r0, [pc, #60]	; (407278 <task_monitor+0x4c>)
  40723c:	4619      	mov	r1, r3
  40723e:	4b0f      	ldr	r3, [pc, #60]	; (40727c <task_monitor+0x50>)
  407240:	4798      	blx	r3
		printf_mux("Name\t\tState\tPrior\tStack\tNum");
  407242:	480f      	ldr	r0, [pc, #60]	; (407280 <task_monitor+0x54>)
  407244:	4b0d      	ldr	r3, [pc, #52]	; (40727c <task_monitor+0x50>)
  407246:	4798      	blx	r3
		vTaskList((signed portCHAR *)szList);
  407248:	480e      	ldr	r0, [pc, #56]	; (407284 <task_monitor+0x58>)
  40724a:	4b0f      	ldr	r3, [pc, #60]	; (407288 <task_monitor+0x5c>)
  40724c:	4798      	blx	r3
		printf_mux(szList);
  40724e:	480d      	ldr	r0, [pc, #52]	; (407284 <task_monitor+0x58>)
  407250:	4b0a      	ldr	r3, [pc, #40]	; (40727c <task_monitor+0x50>)
  407252:	4798      	blx	r3
		freeHeap = (uint32_t)xPortGetFreeHeapSize();
  407254:	4b0d      	ldr	r3, [pc, #52]	; (40728c <task_monitor+0x60>)
  407256:	4798      	blx	r3
  407258:	4602      	mov	r2, r0
  40725a:	4b0d      	ldr	r3, [pc, #52]	; (407290 <task_monitor+0x64>)
  40725c:	601a      	str	r2, [r3, #0]
		printf_mux("Free Heap: %u", freeHeap);
  40725e:	4b0c      	ldr	r3, [pc, #48]	; (407290 <task_monitor+0x64>)
  407260:	681b      	ldr	r3, [r3, #0]
  407262:	480c      	ldr	r0, [pc, #48]	; (407294 <task_monitor+0x68>)
  407264:	4619      	mov	r1, r3
  407266:	4b05      	ldr	r3, [pc, #20]	; (40727c <task_monitor+0x50>)
  407268:	4798      	blx	r3
		vTaskDelay(DELAY_5S);
  40726a:	f241 3088 	movw	r0, #5000	; 0x1388
  40726e:	4b0a      	ldr	r3, [pc, #40]	; (407298 <task_monitor+0x6c>)
  407270:	4798      	blx	r3
	}
  407272:	e7df      	b.n	407234 <task_monitor+0x8>
  407274:	004055dd 	.word	0x004055dd
  407278:	0040ff10 	.word	0x0040ff10
  40727c:	00400749 	.word	0x00400749
  407280:	0040ff28 	.word	0x0040ff28
  407284:	20003e6c 	.word	0x20003e6c
  407288:	004055f5 	.word	0x004055f5
  40728c:	0040473d 	.word	0x0040473d
  407290:	20003f6c 	.word	0x20003f6c
  407294:	0040ff44 	.word	0x0040ff44
  407298:	00405391 	.word	0x00405391

0040729c <task_led0>:
}

static void task_led0(void *pvParameters)
{
  40729c:	b580      	push	{r7, lr}
  40729e:	b082      	sub	sp, #8
  4072a0:	af00      	add	r7, sp, #0
  4072a2:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		//printf_mux("\tLed0!");
		LED_Toggle(LED0_GPIO);
  4072a4:	2017      	movs	r0, #23
  4072a6:	4b03      	ldr	r3, [pc, #12]	; (4072b4 <task_led0+0x18>)
  4072a8:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  4072aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4072ae:	4b02      	ldr	r3, [pc, #8]	; (4072b8 <task_led0+0x1c>)
  4072b0:	4798      	blx	r3
	}
  4072b2:	e7f7      	b.n	4072a4 <task_led0+0x8>
  4072b4:	00402fc9 	.word	0x00402fc9
  4072b8:	00405391 	.word	0x00405391

004072bc <main>:
}

int main (void)
{
  4072bc:	b590      	push	{r4, r7, lr}
  4072be:	b085      	sub	sp, #20
  4072c0:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  4072c2:	4b3a      	ldr	r3, [pc, #232]	; (4073ac <main+0xf0>)
  4072c4:	4798      	blx	r3
	board_init();
  4072c6:	4b3a      	ldr	r3, [pc, #232]	; (4073b0 <main+0xf4>)
  4072c8:	4798      	blx	r3

	/* Initialize the console uart */
	configure_console();
  4072ca:	4b3a      	ldr	r3, [pc, #232]	; (4073b4 <main+0xf8>)
  4072cc:	4798      	blx	r3
	printf("Console OK!\n");
  4072ce:	483a      	ldr	r0, [pc, #232]	; (4073b8 <main+0xfc>)
  4072d0:	4b3a      	ldr	r3, [pc, #232]	; (4073bc <main+0x100>)
  4072d2:	4798      	blx	r3
	
	config_lcd();
  4072d4:	4b3a      	ldr	r3, [pc, #232]	; (4073c0 <main+0x104>)
  4072d6:	4798      	blx	r3
	
#ifdef TASK_MONITOR
	/* Create task to monitor processor activity */
	if (xTaskCreate(task_monitor, "Monitor", TASK_MONITOR_STACK_SIZE, NULL,
  4072d8:	2300      	movs	r3, #0
  4072da:	9300      	str	r3, [sp, #0]
  4072dc:	2300      	movs	r3, #0
  4072de:	9301      	str	r3, [sp, #4]
  4072e0:	2300      	movs	r3, #0
  4072e2:	9302      	str	r3, [sp, #8]
  4072e4:	2300      	movs	r3, #0
  4072e6:	9303      	str	r3, [sp, #12]
  4072e8:	4836      	ldr	r0, [pc, #216]	; (4073c4 <main+0x108>)
  4072ea:	4937      	ldr	r1, [pc, #220]	; (4073c8 <main+0x10c>)
  4072ec:	f44f 7200 	mov.w	r2, #512	; 0x200
  4072f0:	2300      	movs	r3, #0
  4072f2:	4c36      	ldr	r4, [pc, #216]	; (4073cc <main+0x110>)
  4072f4:	47a0      	blx	r4
  4072f6:	4603      	mov	r3, r0
  4072f8:	2b01      	cmp	r3, #1
  4072fa:	d005      	beq.n	407308 <main+0x4c>
	TASK_MONITOR_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Monitor task\r\n");
  4072fc:	4834      	ldr	r0, [pc, #208]	; (4073d0 <main+0x114>)
  4072fe:	4b2f      	ldr	r3, [pc, #188]	; (4073bc <main+0x100>)
  407300:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407302:	2019      	movs	r0, #25
  407304:	4b33      	ldr	r3, [pc, #204]	; (4073d4 <main+0x118>)
  407306:	4798      	blx	r3
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  407308:	2301      	movs	r3, #1
  40730a:	9300      	str	r3, [sp, #0]
  40730c:	2300      	movs	r3, #0
  40730e:	9301      	str	r3, [sp, #4]
  407310:	2300      	movs	r3, #0
  407312:	9302      	str	r3, [sp, #8]
  407314:	2300      	movs	r3, #0
  407316:	9303      	str	r3, [sp, #12]
  407318:	482f      	ldr	r0, [pc, #188]	; (4073d8 <main+0x11c>)
  40731a:	4930      	ldr	r1, [pc, #192]	; (4073dc <main+0x120>)
  40731c:	2246      	movs	r2, #70	; 0x46
  40731e:	2300      	movs	r3, #0
  407320:	4c2a      	ldr	r4, [pc, #168]	; (4073cc <main+0x110>)
  407322:	47a0      	blx	r4
  407324:	4603      	mov	r3, r0
  407326:	2b01      	cmp	r3, #1
  407328:	d005      	beq.n	407336 <main+0x7a>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  40732a:	482d      	ldr	r0, [pc, #180]	; (4073e0 <main+0x124>)
  40732c:	4b23      	ldr	r3, [pc, #140]	; (4073bc <main+0x100>)
  40732e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407330:	2019      	movs	r0, #25
  407332:	4b28      	ldr	r3, [pc, #160]	; (4073d4 <main+0x118>)
  407334:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  407336:	2303      	movs	r3, #3
  407338:	9300      	str	r3, [sp, #0]
  40733a:	2300      	movs	r3, #0
  40733c:	9301      	str	r3, [sp, #4]
  40733e:	2300      	movs	r3, #0
  407340:	9302      	str	r3, [sp, #8]
  407342:	2300      	movs	r3, #0
  407344:	9303      	str	r3, [sp, #12]
  407346:	4827      	ldr	r0, [pc, #156]	; (4073e4 <main+0x128>)
  407348:	4927      	ldr	r1, [pc, #156]	; (4073e8 <main+0x12c>)
  40734a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40734e:	2300      	movs	r3, #0
  407350:	4c1e      	ldr	r4, [pc, #120]	; (4073cc <main+0x110>)
  407352:	47a0      	blx	r4
  407354:	4603      	mov	r3, r0
  407356:	2b01      	cmp	r3, #1
  407358:	d005      	beq.n	407366 <main+0xaa>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  40735a:	4824      	ldr	r0, [pc, #144]	; (4073ec <main+0x130>)
  40735c:	4b17      	ldr	r3, [pc, #92]	; (4073bc <main+0x100>)
  40735e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407360:	2019      	movs	r0, #25
  407362:	4b1c      	ldr	r3, [pc, #112]	; (4073d4 <main+0x118>)
  407364:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  407366:	2302      	movs	r3, #2
  407368:	9300      	str	r3, [sp, #0]
  40736a:	2300      	movs	r3, #0
  40736c:	9301      	str	r3, [sp, #4]
  40736e:	2300      	movs	r3, #0
  407370:	9302      	str	r3, [sp, #8]
  407372:	2300      	movs	r3, #0
  407374:	9303      	str	r3, [sp, #12]
  407376:	481e      	ldr	r0, [pc, #120]	; (4073f0 <main+0x134>)
  407378:	491e      	ldr	r1, [pc, #120]	; (4073f4 <main+0x138>)
  40737a:	f44f 7200 	mov.w	r2, #512	; 0x200
  40737e:	2300      	movs	r3, #0
  407380:	4c12      	ldr	r4, [pc, #72]	; (4073cc <main+0x110>)
  407382:	47a0      	blx	r4
  407384:	4603      	mov	r3, r0
  407386:	2b01      	cmp	r3, #1
  407388:	d005      	beq.n	407396 <main+0xda>
	TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  40738a:	481b      	ldr	r0, [pc, #108]	; (4073f8 <main+0x13c>)
  40738c:	4b0b      	ldr	r3, [pc, #44]	; (4073bc <main+0x100>)
  40738e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  407390:	2019      	movs	r0, #25
  407392:	4b10      	ldr	r3, [pc, #64]	; (4073d4 <main+0x118>)
  407394:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  407396:	4b19      	ldr	r3, [pc, #100]	; (4073fc <main+0x140>)
  407398:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  40739a:	2019      	movs	r0, #25
  40739c:	4b0d      	ldr	r3, [pc, #52]	; (4073d4 <main+0x118>)
  40739e:	4798      	blx	r3
	return 0;
  4073a0:	2300      	movs	r3, #0
}
  4073a2:	4618      	mov	r0, r3
  4073a4:	3704      	adds	r7, #4
  4073a6:	46bd      	mov	sp, r7
  4073a8:	bd90      	pop	{r4, r7, pc}
  4073aa:	bf00      	nop
  4073ac:	00400acd 	.word	0x00400acd
  4073b0:	00401fe9 	.word	0x00401fe9
  4073b4:	004007ad 	.word	0x004007ad
  4073b8:	0040ff54 	.word	0x0040ff54
  4073bc:	00408141 	.word	0x00408141
  4073c0:	00400129 	.word	0x00400129
  4073c4:	0040722d 	.word	0x0040722d
  4073c8:	0040ff64 	.word	0x0040ff64
  4073cc:	00405125 	.word	0x00405125
  4073d0:	0040ff6c 	.word	0x0040ff6c
  4073d4:	004020e1 	.word	0x004020e1
  4073d8:	0040729d 	.word	0x0040729d
  4073dc:	0040ff8c 	.word	0x0040ff8c
  4073e0:	0040ff94 	.word	0x0040ff94
  4073e4:	004067b9 	.word	0x004067b9
  4073e8:	0040ffb8 	.word	0x0040ffb8
  4073ec:	0040ffc0 	.word	0x0040ffc0
  4073f0:	004001f5 	.word	0x004001f5
  4073f4:	0040ffe0 	.word	0x0040ffe0
  4073f8:	0040ffe8 	.word	0x0040ffe8
  4073fc:	004053f5 	.word	0x004053f5

00407400 <__aeabi_drsub>:
  407400:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407404:	e002      	b.n	40740c <__adddf3>
  407406:	bf00      	nop

00407408 <__aeabi_dsub>:
  407408:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040740c <__adddf3>:
  40740c:	b530      	push	{r4, r5, lr}
  40740e:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407412:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407416:	ea94 0f05 	teq	r4, r5
  40741a:	bf08      	it	eq
  40741c:	ea90 0f02 	teqeq	r0, r2
  407420:	bf1f      	itttt	ne
  407422:	ea54 0c00 	orrsne.w	ip, r4, r0
  407426:	ea55 0c02 	orrsne.w	ip, r5, r2
  40742a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40742e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407432:	f000 80e2 	beq.w	4075fa <__adddf3+0x1ee>
  407436:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40743a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40743e:	bfb8      	it	lt
  407440:	426d      	neglt	r5, r5
  407442:	dd0c      	ble.n	40745e <__adddf3+0x52>
  407444:	442c      	add	r4, r5
  407446:	ea80 0202 	eor.w	r2, r0, r2
  40744a:	ea81 0303 	eor.w	r3, r1, r3
  40744e:	ea82 0000 	eor.w	r0, r2, r0
  407452:	ea83 0101 	eor.w	r1, r3, r1
  407456:	ea80 0202 	eor.w	r2, r0, r2
  40745a:	ea81 0303 	eor.w	r3, r1, r3
  40745e:	2d36      	cmp	r5, #54	; 0x36
  407460:	bf88      	it	hi
  407462:	bd30      	pophi	{r4, r5, pc}
  407464:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407468:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40746c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407470:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407474:	d002      	beq.n	40747c <__adddf3+0x70>
  407476:	4240      	negs	r0, r0
  407478:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40747c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407480:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407484:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407488:	d002      	beq.n	407490 <__adddf3+0x84>
  40748a:	4252      	negs	r2, r2
  40748c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407490:	ea94 0f05 	teq	r4, r5
  407494:	f000 80a7 	beq.w	4075e6 <__adddf3+0x1da>
  407498:	f1a4 0401 	sub.w	r4, r4, #1
  40749c:	f1d5 0e20 	rsbs	lr, r5, #32
  4074a0:	db0d      	blt.n	4074be <__adddf3+0xb2>
  4074a2:	fa02 fc0e 	lsl.w	ip, r2, lr
  4074a6:	fa22 f205 	lsr.w	r2, r2, r5
  4074aa:	1880      	adds	r0, r0, r2
  4074ac:	f141 0100 	adc.w	r1, r1, #0
  4074b0:	fa03 f20e 	lsl.w	r2, r3, lr
  4074b4:	1880      	adds	r0, r0, r2
  4074b6:	fa43 f305 	asr.w	r3, r3, r5
  4074ba:	4159      	adcs	r1, r3
  4074bc:	e00e      	b.n	4074dc <__adddf3+0xd0>
  4074be:	f1a5 0520 	sub.w	r5, r5, #32
  4074c2:	f10e 0e20 	add.w	lr, lr, #32
  4074c6:	2a01      	cmp	r2, #1
  4074c8:	fa03 fc0e 	lsl.w	ip, r3, lr
  4074cc:	bf28      	it	cs
  4074ce:	f04c 0c02 	orrcs.w	ip, ip, #2
  4074d2:	fa43 f305 	asr.w	r3, r3, r5
  4074d6:	18c0      	adds	r0, r0, r3
  4074d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4074dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4074e0:	d507      	bpl.n	4074f2 <__adddf3+0xe6>
  4074e2:	f04f 0e00 	mov.w	lr, #0
  4074e6:	f1dc 0c00 	rsbs	ip, ip, #0
  4074ea:	eb7e 0000 	sbcs.w	r0, lr, r0
  4074ee:	eb6e 0101 	sbc.w	r1, lr, r1
  4074f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4074f6:	d31b      	bcc.n	407530 <__adddf3+0x124>
  4074f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4074fc:	d30c      	bcc.n	407518 <__adddf3+0x10c>
  4074fe:	0849      	lsrs	r1, r1, #1
  407500:	ea5f 0030 	movs.w	r0, r0, rrx
  407504:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407508:	f104 0401 	add.w	r4, r4, #1
  40750c:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407510:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407514:	f080 809a 	bcs.w	40764c <__adddf3+0x240>
  407518:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40751c:	bf08      	it	eq
  40751e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407522:	f150 0000 	adcs.w	r0, r0, #0
  407526:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40752a:	ea41 0105 	orr.w	r1, r1, r5
  40752e:	bd30      	pop	{r4, r5, pc}
  407530:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407534:	4140      	adcs	r0, r0
  407536:	eb41 0101 	adc.w	r1, r1, r1
  40753a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40753e:	f1a4 0401 	sub.w	r4, r4, #1
  407542:	d1e9      	bne.n	407518 <__adddf3+0x10c>
  407544:	f091 0f00 	teq	r1, #0
  407548:	bf04      	itt	eq
  40754a:	4601      	moveq	r1, r0
  40754c:	2000      	moveq	r0, #0
  40754e:	fab1 f381 	clz	r3, r1
  407552:	bf08      	it	eq
  407554:	3320      	addeq	r3, #32
  407556:	f1a3 030b 	sub.w	r3, r3, #11
  40755a:	f1b3 0220 	subs.w	r2, r3, #32
  40755e:	da0c      	bge.n	40757a <__adddf3+0x16e>
  407560:	320c      	adds	r2, #12
  407562:	dd08      	ble.n	407576 <__adddf3+0x16a>
  407564:	f102 0c14 	add.w	ip, r2, #20
  407568:	f1c2 020c 	rsb	r2, r2, #12
  40756c:	fa01 f00c 	lsl.w	r0, r1, ip
  407570:	fa21 f102 	lsr.w	r1, r1, r2
  407574:	e00c      	b.n	407590 <__adddf3+0x184>
  407576:	f102 0214 	add.w	r2, r2, #20
  40757a:	bfd8      	it	le
  40757c:	f1c2 0c20 	rsble	ip, r2, #32
  407580:	fa01 f102 	lsl.w	r1, r1, r2
  407584:	fa20 fc0c 	lsr.w	ip, r0, ip
  407588:	bfdc      	itt	le
  40758a:	ea41 010c 	orrle.w	r1, r1, ip
  40758e:	4090      	lslle	r0, r2
  407590:	1ae4      	subs	r4, r4, r3
  407592:	bfa2      	ittt	ge
  407594:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407598:	4329      	orrge	r1, r5
  40759a:	bd30      	popge	{r4, r5, pc}
  40759c:	ea6f 0404 	mvn.w	r4, r4
  4075a0:	3c1f      	subs	r4, #31
  4075a2:	da1c      	bge.n	4075de <__adddf3+0x1d2>
  4075a4:	340c      	adds	r4, #12
  4075a6:	dc0e      	bgt.n	4075c6 <__adddf3+0x1ba>
  4075a8:	f104 0414 	add.w	r4, r4, #20
  4075ac:	f1c4 0220 	rsb	r2, r4, #32
  4075b0:	fa20 f004 	lsr.w	r0, r0, r4
  4075b4:	fa01 f302 	lsl.w	r3, r1, r2
  4075b8:	ea40 0003 	orr.w	r0, r0, r3
  4075bc:	fa21 f304 	lsr.w	r3, r1, r4
  4075c0:	ea45 0103 	orr.w	r1, r5, r3
  4075c4:	bd30      	pop	{r4, r5, pc}
  4075c6:	f1c4 040c 	rsb	r4, r4, #12
  4075ca:	f1c4 0220 	rsb	r2, r4, #32
  4075ce:	fa20 f002 	lsr.w	r0, r0, r2
  4075d2:	fa01 f304 	lsl.w	r3, r1, r4
  4075d6:	ea40 0003 	orr.w	r0, r0, r3
  4075da:	4629      	mov	r1, r5
  4075dc:	bd30      	pop	{r4, r5, pc}
  4075de:	fa21 f004 	lsr.w	r0, r1, r4
  4075e2:	4629      	mov	r1, r5
  4075e4:	bd30      	pop	{r4, r5, pc}
  4075e6:	f094 0f00 	teq	r4, #0
  4075ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4075ee:	bf06      	itte	eq
  4075f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4075f4:	3401      	addeq	r4, #1
  4075f6:	3d01      	subne	r5, #1
  4075f8:	e74e      	b.n	407498 <__adddf3+0x8c>
  4075fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4075fe:	bf18      	it	ne
  407600:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407604:	d029      	beq.n	40765a <__adddf3+0x24e>
  407606:	ea94 0f05 	teq	r4, r5
  40760a:	bf08      	it	eq
  40760c:	ea90 0f02 	teqeq	r0, r2
  407610:	d005      	beq.n	40761e <__adddf3+0x212>
  407612:	ea54 0c00 	orrs.w	ip, r4, r0
  407616:	bf04      	itt	eq
  407618:	4619      	moveq	r1, r3
  40761a:	4610      	moveq	r0, r2
  40761c:	bd30      	pop	{r4, r5, pc}
  40761e:	ea91 0f03 	teq	r1, r3
  407622:	bf1e      	ittt	ne
  407624:	2100      	movne	r1, #0
  407626:	2000      	movne	r0, #0
  407628:	bd30      	popne	{r4, r5, pc}
  40762a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40762e:	d105      	bne.n	40763c <__adddf3+0x230>
  407630:	0040      	lsls	r0, r0, #1
  407632:	4149      	adcs	r1, r1
  407634:	bf28      	it	cs
  407636:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40763a:	bd30      	pop	{r4, r5, pc}
  40763c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407640:	bf3c      	itt	cc
  407642:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407646:	bd30      	popcc	{r4, r5, pc}
  407648:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40764c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407650:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407654:	f04f 0000 	mov.w	r0, #0
  407658:	bd30      	pop	{r4, r5, pc}
  40765a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40765e:	bf1a      	itte	ne
  407660:	4619      	movne	r1, r3
  407662:	4610      	movne	r0, r2
  407664:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407668:	bf1c      	itt	ne
  40766a:	460b      	movne	r3, r1
  40766c:	4602      	movne	r2, r0
  40766e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407672:	bf06      	itte	eq
  407674:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407678:	ea91 0f03 	teqeq	r1, r3
  40767c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407680:	bd30      	pop	{r4, r5, pc}
  407682:	bf00      	nop

00407684 <__aeabi_ui2d>:
  407684:	f090 0f00 	teq	r0, #0
  407688:	bf04      	itt	eq
  40768a:	2100      	moveq	r1, #0
  40768c:	4770      	bxeq	lr
  40768e:	b530      	push	{r4, r5, lr}
  407690:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407694:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407698:	f04f 0500 	mov.w	r5, #0
  40769c:	f04f 0100 	mov.w	r1, #0
  4076a0:	e750      	b.n	407544 <__adddf3+0x138>
  4076a2:	bf00      	nop

004076a4 <__aeabi_i2d>:
  4076a4:	f090 0f00 	teq	r0, #0
  4076a8:	bf04      	itt	eq
  4076aa:	2100      	moveq	r1, #0
  4076ac:	4770      	bxeq	lr
  4076ae:	b530      	push	{r4, r5, lr}
  4076b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4076b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4076b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4076bc:	bf48      	it	mi
  4076be:	4240      	negmi	r0, r0
  4076c0:	f04f 0100 	mov.w	r1, #0
  4076c4:	e73e      	b.n	407544 <__adddf3+0x138>
  4076c6:	bf00      	nop

004076c8 <__aeabi_f2d>:
  4076c8:	0042      	lsls	r2, r0, #1
  4076ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4076ce:	ea4f 0131 	mov.w	r1, r1, rrx
  4076d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4076d6:	bf1f      	itttt	ne
  4076d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4076dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4076e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4076e4:	4770      	bxne	lr
  4076e6:	f092 0f00 	teq	r2, #0
  4076ea:	bf14      	ite	ne
  4076ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4076f0:	4770      	bxeq	lr
  4076f2:	b530      	push	{r4, r5, lr}
  4076f4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4076f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4076fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407700:	e720      	b.n	407544 <__adddf3+0x138>
  407702:	bf00      	nop

00407704 <__aeabi_ul2d>:
  407704:	ea50 0201 	orrs.w	r2, r0, r1
  407708:	bf08      	it	eq
  40770a:	4770      	bxeq	lr
  40770c:	b530      	push	{r4, r5, lr}
  40770e:	f04f 0500 	mov.w	r5, #0
  407712:	e00a      	b.n	40772a <__aeabi_l2d+0x16>

00407714 <__aeabi_l2d>:
  407714:	ea50 0201 	orrs.w	r2, r0, r1
  407718:	bf08      	it	eq
  40771a:	4770      	bxeq	lr
  40771c:	b530      	push	{r4, r5, lr}
  40771e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407722:	d502      	bpl.n	40772a <__aeabi_l2d+0x16>
  407724:	4240      	negs	r0, r0
  407726:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40772a:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40772e:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407732:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407736:	f43f aedc 	beq.w	4074f2 <__adddf3+0xe6>
  40773a:	f04f 0203 	mov.w	r2, #3
  40773e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407742:	bf18      	it	ne
  407744:	3203      	addne	r2, #3
  407746:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40774a:	bf18      	it	ne
  40774c:	3203      	addne	r2, #3
  40774e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407752:	f1c2 0320 	rsb	r3, r2, #32
  407756:	fa00 fc03 	lsl.w	ip, r0, r3
  40775a:	fa20 f002 	lsr.w	r0, r0, r2
  40775e:	fa01 fe03 	lsl.w	lr, r1, r3
  407762:	ea40 000e 	orr.w	r0, r0, lr
  407766:	fa21 f102 	lsr.w	r1, r1, r2
  40776a:	4414      	add	r4, r2
  40776c:	e6c1      	b.n	4074f2 <__adddf3+0xe6>
  40776e:	bf00      	nop

00407770 <__aeabi_dmul>:
  407770:	b570      	push	{r4, r5, r6, lr}
  407772:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407776:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40777a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40777e:	bf1d      	ittte	ne
  407780:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407784:	ea94 0f0c 	teqne	r4, ip
  407788:	ea95 0f0c 	teqne	r5, ip
  40778c:	f000 f8de 	bleq	40794c <__aeabi_dmul+0x1dc>
  407790:	442c      	add	r4, r5
  407792:	ea81 0603 	eor.w	r6, r1, r3
  407796:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40779a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40779e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4077a2:	bf18      	it	ne
  4077a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4077a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4077ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4077b0:	d038      	beq.n	407824 <__aeabi_dmul+0xb4>
  4077b2:	fba0 ce02 	umull	ip, lr, r0, r2
  4077b6:	f04f 0500 	mov.w	r5, #0
  4077ba:	fbe1 e502 	umlal	lr, r5, r1, r2
  4077be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4077c2:	fbe0 e503 	umlal	lr, r5, r0, r3
  4077c6:	f04f 0600 	mov.w	r6, #0
  4077ca:	fbe1 5603 	umlal	r5, r6, r1, r3
  4077ce:	f09c 0f00 	teq	ip, #0
  4077d2:	bf18      	it	ne
  4077d4:	f04e 0e01 	orrne.w	lr, lr, #1
  4077d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4077dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4077e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4077e4:	d204      	bcs.n	4077f0 <__aeabi_dmul+0x80>
  4077e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4077ea:	416d      	adcs	r5, r5
  4077ec:	eb46 0606 	adc.w	r6, r6, r6
  4077f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4077f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4077f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4077fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407800:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407804:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407808:	bf88      	it	hi
  40780a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40780e:	d81e      	bhi.n	40784e <__aeabi_dmul+0xde>
  407810:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407814:	bf08      	it	eq
  407816:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40781a:	f150 0000 	adcs.w	r0, r0, #0
  40781e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407822:	bd70      	pop	{r4, r5, r6, pc}
  407824:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407828:	ea46 0101 	orr.w	r1, r6, r1
  40782c:	ea40 0002 	orr.w	r0, r0, r2
  407830:	ea81 0103 	eor.w	r1, r1, r3
  407834:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407838:	bfc2      	ittt	gt
  40783a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40783e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407842:	bd70      	popgt	{r4, r5, r6, pc}
  407844:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407848:	f04f 0e00 	mov.w	lr, #0
  40784c:	3c01      	subs	r4, #1
  40784e:	f300 80ab 	bgt.w	4079a8 <__aeabi_dmul+0x238>
  407852:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407856:	bfde      	ittt	le
  407858:	2000      	movle	r0, #0
  40785a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40785e:	bd70      	pople	{r4, r5, r6, pc}
  407860:	f1c4 0400 	rsb	r4, r4, #0
  407864:	3c20      	subs	r4, #32
  407866:	da35      	bge.n	4078d4 <__aeabi_dmul+0x164>
  407868:	340c      	adds	r4, #12
  40786a:	dc1b      	bgt.n	4078a4 <__aeabi_dmul+0x134>
  40786c:	f104 0414 	add.w	r4, r4, #20
  407870:	f1c4 0520 	rsb	r5, r4, #32
  407874:	fa00 f305 	lsl.w	r3, r0, r5
  407878:	fa20 f004 	lsr.w	r0, r0, r4
  40787c:	fa01 f205 	lsl.w	r2, r1, r5
  407880:	ea40 0002 	orr.w	r0, r0, r2
  407884:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407888:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40788c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407890:	fa21 f604 	lsr.w	r6, r1, r4
  407894:	eb42 0106 	adc.w	r1, r2, r6
  407898:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40789c:	bf08      	it	eq
  40789e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4078a2:	bd70      	pop	{r4, r5, r6, pc}
  4078a4:	f1c4 040c 	rsb	r4, r4, #12
  4078a8:	f1c4 0520 	rsb	r5, r4, #32
  4078ac:	fa00 f304 	lsl.w	r3, r0, r4
  4078b0:	fa20 f005 	lsr.w	r0, r0, r5
  4078b4:	fa01 f204 	lsl.w	r2, r1, r4
  4078b8:	ea40 0002 	orr.w	r0, r0, r2
  4078bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4078c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4078c4:	f141 0100 	adc.w	r1, r1, #0
  4078c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4078cc:	bf08      	it	eq
  4078ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4078d2:	bd70      	pop	{r4, r5, r6, pc}
  4078d4:	f1c4 0520 	rsb	r5, r4, #32
  4078d8:	fa00 f205 	lsl.w	r2, r0, r5
  4078dc:	ea4e 0e02 	orr.w	lr, lr, r2
  4078e0:	fa20 f304 	lsr.w	r3, r0, r4
  4078e4:	fa01 f205 	lsl.w	r2, r1, r5
  4078e8:	ea43 0302 	orr.w	r3, r3, r2
  4078ec:	fa21 f004 	lsr.w	r0, r1, r4
  4078f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4078f4:	fa21 f204 	lsr.w	r2, r1, r4
  4078f8:	ea20 0002 	bic.w	r0, r0, r2
  4078fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407900:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407904:	bf08      	it	eq
  407906:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40790a:	bd70      	pop	{r4, r5, r6, pc}
  40790c:	f094 0f00 	teq	r4, #0
  407910:	d10f      	bne.n	407932 <__aeabi_dmul+0x1c2>
  407912:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407916:	0040      	lsls	r0, r0, #1
  407918:	eb41 0101 	adc.w	r1, r1, r1
  40791c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407920:	bf08      	it	eq
  407922:	3c01      	subeq	r4, #1
  407924:	d0f7      	beq.n	407916 <__aeabi_dmul+0x1a6>
  407926:	ea41 0106 	orr.w	r1, r1, r6
  40792a:	f095 0f00 	teq	r5, #0
  40792e:	bf18      	it	ne
  407930:	4770      	bxne	lr
  407932:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407936:	0052      	lsls	r2, r2, #1
  407938:	eb43 0303 	adc.w	r3, r3, r3
  40793c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407940:	bf08      	it	eq
  407942:	3d01      	subeq	r5, #1
  407944:	d0f7      	beq.n	407936 <__aeabi_dmul+0x1c6>
  407946:	ea43 0306 	orr.w	r3, r3, r6
  40794a:	4770      	bx	lr
  40794c:	ea94 0f0c 	teq	r4, ip
  407950:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407954:	bf18      	it	ne
  407956:	ea95 0f0c 	teqne	r5, ip
  40795a:	d00c      	beq.n	407976 <__aeabi_dmul+0x206>
  40795c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407960:	bf18      	it	ne
  407962:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407966:	d1d1      	bne.n	40790c <__aeabi_dmul+0x19c>
  407968:	ea81 0103 	eor.w	r1, r1, r3
  40796c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407970:	f04f 0000 	mov.w	r0, #0
  407974:	bd70      	pop	{r4, r5, r6, pc}
  407976:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40797a:	bf06      	itte	eq
  40797c:	4610      	moveq	r0, r2
  40797e:	4619      	moveq	r1, r3
  407980:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407984:	d019      	beq.n	4079ba <__aeabi_dmul+0x24a>
  407986:	ea94 0f0c 	teq	r4, ip
  40798a:	d102      	bne.n	407992 <__aeabi_dmul+0x222>
  40798c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407990:	d113      	bne.n	4079ba <__aeabi_dmul+0x24a>
  407992:	ea95 0f0c 	teq	r5, ip
  407996:	d105      	bne.n	4079a4 <__aeabi_dmul+0x234>
  407998:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40799c:	bf1c      	itt	ne
  40799e:	4610      	movne	r0, r2
  4079a0:	4619      	movne	r1, r3
  4079a2:	d10a      	bne.n	4079ba <__aeabi_dmul+0x24a>
  4079a4:	ea81 0103 	eor.w	r1, r1, r3
  4079a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4079ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4079b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4079b4:	f04f 0000 	mov.w	r0, #0
  4079b8:	bd70      	pop	{r4, r5, r6, pc}
  4079ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4079be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4079c2:	bd70      	pop	{r4, r5, r6, pc}

004079c4 <__aeabi_ddiv>:
  4079c4:	b570      	push	{r4, r5, r6, lr}
  4079c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4079ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4079ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4079d2:	bf1d      	ittte	ne
  4079d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4079d8:	ea94 0f0c 	teqne	r4, ip
  4079dc:	ea95 0f0c 	teqne	r5, ip
  4079e0:	f000 f8a7 	bleq	407b32 <__aeabi_ddiv+0x16e>
  4079e4:	eba4 0405 	sub.w	r4, r4, r5
  4079e8:	ea81 0e03 	eor.w	lr, r1, r3
  4079ec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4079f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4079f4:	f000 8088 	beq.w	407b08 <__aeabi_ddiv+0x144>
  4079f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4079fc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407a00:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407a04:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407a08:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407a0c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407a10:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407a14:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407a18:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407a1c:	429d      	cmp	r5, r3
  407a1e:	bf08      	it	eq
  407a20:	4296      	cmpeq	r6, r2
  407a22:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407a26:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407a2a:	d202      	bcs.n	407a32 <__aeabi_ddiv+0x6e>
  407a2c:	085b      	lsrs	r3, r3, #1
  407a2e:	ea4f 0232 	mov.w	r2, r2, rrx
  407a32:	1ab6      	subs	r6, r6, r2
  407a34:	eb65 0503 	sbc.w	r5, r5, r3
  407a38:	085b      	lsrs	r3, r3, #1
  407a3a:	ea4f 0232 	mov.w	r2, r2, rrx
  407a3e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407a42:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407a46:	ebb6 0e02 	subs.w	lr, r6, r2
  407a4a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407a4e:	bf22      	ittt	cs
  407a50:	1ab6      	subcs	r6, r6, r2
  407a52:	4675      	movcs	r5, lr
  407a54:	ea40 000c 	orrcs.w	r0, r0, ip
  407a58:	085b      	lsrs	r3, r3, #1
  407a5a:	ea4f 0232 	mov.w	r2, r2, rrx
  407a5e:	ebb6 0e02 	subs.w	lr, r6, r2
  407a62:	eb75 0e03 	sbcs.w	lr, r5, r3
  407a66:	bf22      	ittt	cs
  407a68:	1ab6      	subcs	r6, r6, r2
  407a6a:	4675      	movcs	r5, lr
  407a6c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407a70:	085b      	lsrs	r3, r3, #1
  407a72:	ea4f 0232 	mov.w	r2, r2, rrx
  407a76:	ebb6 0e02 	subs.w	lr, r6, r2
  407a7a:	eb75 0e03 	sbcs.w	lr, r5, r3
  407a7e:	bf22      	ittt	cs
  407a80:	1ab6      	subcs	r6, r6, r2
  407a82:	4675      	movcs	r5, lr
  407a84:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407a88:	085b      	lsrs	r3, r3, #1
  407a8a:	ea4f 0232 	mov.w	r2, r2, rrx
  407a8e:	ebb6 0e02 	subs.w	lr, r6, r2
  407a92:	eb75 0e03 	sbcs.w	lr, r5, r3
  407a96:	bf22      	ittt	cs
  407a98:	1ab6      	subcs	r6, r6, r2
  407a9a:	4675      	movcs	r5, lr
  407a9c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407aa0:	ea55 0e06 	orrs.w	lr, r5, r6
  407aa4:	d018      	beq.n	407ad8 <__aeabi_ddiv+0x114>
  407aa6:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407aaa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407aae:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407ab2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407ab6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407aba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407abe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407ac2:	d1c0      	bne.n	407a46 <__aeabi_ddiv+0x82>
  407ac4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407ac8:	d10b      	bne.n	407ae2 <__aeabi_ddiv+0x11e>
  407aca:	ea41 0100 	orr.w	r1, r1, r0
  407ace:	f04f 0000 	mov.w	r0, #0
  407ad2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407ad6:	e7b6      	b.n	407a46 <__aeabi_ddiv+0x82>
  407ad8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407adc:	bf04      	itt	eq
  407ade:	4301      	orreq	r1, r0
  407ae0:	2000      	moveq	r0, #0
  407ae2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407ae6:	bf88      	it	hi
  407ae8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407aec:	f63f aeaf 	bhi.w	40784e <__aeabi_dmul+0xde>
  407af0:	ebb5 0c03 	subs.w	ip, r5, r3
  407af4:	bf04      	itt	eq
  407af6:	ebb6 0c02 	subseq.w	ip, r6, r2
  407afa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407afe:	f150 0000 	adcs.w	r0, r0, #0
  407b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407b06:	bd70      	pop	{r4, r5, r6, pc}
  407b08:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407b0c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407b10:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407b14:	bfc2      	ittt	gt
  407b16:	ebd4 050c 	rsbsgt	r5, r4, ip
  407b1a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407b1e:	bd70      	popgt	{r4, r5, r6, pc}
  407b20:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407b24:	f04f 0e00 	mov.w	lr, #0
  407b28:	3c01      	subs	r4, #1
  407b2a:	e690      	b.n	40784e <__aeabi_dmul+0xde>
  407b2c:	ea45 0e06 	orr.w	lr, r5, r6
  407b30:	e68d      	b.n	40784e <__aeabi_dmul+0xde>
  407b32:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407b36:	ea94 0f0c 	teq	r4, ip
  407b3a:	bf08      	it	eq
  407b3c:	ea95 0f0c 	teqeq	r5, ip
  407b40:	f43f af3b 	beq.w	4079ba <__aeabi_dmul+0x24a>
  407b44:	ea94 0f0c 	teq	r4, ip
  407b48:	d10a      	bne.n	407b60 <__aeabi_ddiv+0x19c>
  407b4a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407b4e:	f47f af34 	bne.w	4079ba <__aeabi_dmul+0x24a>
  407b52:	ea95 0f0c 	teq	r5, ip
  407b56:	f47f af25 	bne.w	4079a4 <__aeabi_dmul+0x234>
  407b5a:	4610      	mov	r0, r2
  407b5c:	4619      	mov	r1, r3
  407b5e:	e72c      	b.n	4079ba <__aeabi_dmul+0x24a>
  407b60:	ea95 0f0c 	teq	r5, ip
  407b64:	d106      	bne.n	407b74 <__aeabi_ddiv+0x1b0>
  407b66:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407b6a:	f43f aefd 	beq.w	407968 <__aeabi_dmul+0x1f8>
  407b6e:	4610      	mov	r0, r2
  407b70:	4619      	mov	r1, r3
  407b72:	e722      	b.n	4079ba <__aeabi_dmul+0x24a>
  407b74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407b78:	bf18      	it	ne
  407b7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407b7e:	f47f aec5 	bne.w	40790c <__aeabi_dmul+0x19c>
  407b82:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407b86:	f47f af0d 	bne.w	4079a4 <__aeabi_dmul+0x234>
  407b8a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  407b8e:	f47f aeeb 	bne.w	407968 <__aeabi_dmul+0x1f8>
  407b92:	e712      	b.n	4079ba <__aeabi_dmul+0x24a>

00407b94 <__aeabi_d2f>:
  407b94:	ea4f 0241 	mov.w	r2, r1, lsl #1
  407b98:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  407b9c:	bf24      	itt	cs
  407b9e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  407ba2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  407ba6:	d90d      	bls.n	407bc4 <__aeabi_d2f+0x30>
  407ba8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  407bac:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  407bb0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  407bb4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  407bb8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  407bbc:	bf08      	it	eq
  407bbe:	f020 0001 	biceq.w	r0, r0, #1
  407bc2:	4770      	bx	lr
  407bc4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  407bc8:	d121      	bne.n	407c0e <__aeabi_d2f+0x7a>
  407bca:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  407bce:	bfbc      	itt	lt
  407bd0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  407bd4:	4770      	bxlt	lr
  407bd6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407bda:	ea4f 5252 	mov.w	r2, r2, lsr #21
  407bde:	f1c2 0218 	rsb	r2, r2, #24
  407be2:	f1c2 0c20 	rsb	ip, r2, #32
  407be6:	fa10 f30c 	lsls.w	r3, r0, ip
  407bea:	fa20 f002 	lsr.w	r0, r0, r2
  407bee:	bf18      	it	ne
  407bf0:	f040 0001 	orrne.w	r0, r0, #1
  407bf4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  407bf8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  407bfc:	fa03 fc0c 	lsl.w	ip, r3, ip
  407c00:	ea40 000c 	orr.w	r0, r0, ip
  407c04:	fa23 f302 	lsr.w	r3, r3, r2
  407c08:	ea4f 0343 	mov.w	r3, r3, lsl #1
  407c0c:	e7cc      	b.n	407ba8 <__aeabi_d2f+0x14>
  407c0e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  407c12:	d107      	bne.n	407c24 <__aeabi_d2f+0x90>
  407c14:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  407c18:	bf1e      	ittt	ne
  407c1a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  407c1e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  407c22:	4770      	bxne	lr
  407c24:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  407c28:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  407c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407c30:	4770      	bx	lr
  407c32:	bf00      	nop

00407c34 <__aeabi_frsub>:
  407c34:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  407c38:	e002      	b.n	407c40 <__addsf3>
  407c3a:	bf00      	nop

00407c3c <__aeabi_fsub>:
  407c3c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00407c40 <__addsf3>:
  407c40:	0042      	lsls	r2, r0, #1
  407c42:	bf1f      	itttt	ne
  407c44:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  407c48:	ea92 0f03 	teqne	r2, r3
  407c4c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  407c50:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  407c54:	d06a      	beq.n	407d2c <__addsf3+0xec>
  407c56:	ea4f 6212 	mov.w	r2, r2, lsr #24
  407c5a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  407c5e:	bfc1      	itttt	gt
  407c60:	18d2      	addgt	r2, r2, r3
  407c62:	4041      	eorgt	r1, r0
  407c64:	4048      	eorgt	r0, r1
  407c66:	4041      	eorgt	r1, r0
  407c68:	bfb8      	it	lt
  407c6a:	425b      	neglt	r3, r3
  407c6c:	2b19      	cmp	r3, #25
  407c6e:	bf88      	it	hi
  407c70:	4770      	bxhi	lr
  407c72:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  407c76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407c7a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  407c7e:	bf18      	it	ne
  407c80:	4240      	negne	r0, r0
  407c82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407c86:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  407c8a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  407c8e:	bf18      	it	ne
  407c90:	4249      	negne	r1, r1
  407c92:	ea92 0f03 	teq	r2, r3
  407c96:	d03f      	beq.n	407d18 <__addsf3+0xd8>
  407c98:	f1a2 0201 	sub.w	r2, r2, #1
  407c9c:	fa41 fc03 	asr.w	ip, r1, r3
  407ca0:	eb10 000c 	adds.w	r0, r0, ip
  407ca4:	f1c3 0320 	rsb	r3, r3, #32
  407ca8:	fa01 f103 	lsl.w	r1, r1, r3
  407cac:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  407cb0:	d502      	bpl.n	407cb8 <__addsf3+0x78>
  407cb2:	4249      	negs	r1, r1
  407cb4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  407cb8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  407cbc:	d313      	bcc.n	407ce6 <__addsf3+0xa6>
  407cbe:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  407cc2:	d306      	bcc.n	407cd2 <__addsf3+0x92>
  407cc4:	0840      	lsrs	r0, r0, #1
  407cc6:	ea4f 0131 	mov.w	r1, r1, rrx
  407cca:	f102 0201 	add.w	r2, r2, #1
  407cce:	2afe      	cmp	r2, #254	; 0xfe
  407cd0:	d251      	bcs.n	407d76 <__addsf3+0x136>
  407cd2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  407cd6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  407cda:	bf08      	it	eq
  407cdc:	f020 0001 	biceq.w	r0, r0, #1
  407ce0:	ea40 0003 	orr.w	r0, r0, r3
  407ce4:	4770      	bx	lr
  407ce6:	0049      	lsls	r1, r1, #1
  407ce8:	eb40 0000 	adc.w	r0, r0, r0
  407cec:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  407cf0:	f1a2 0201 	sub.w	r2, r2, #1
  407cf4:	d1ed      	bne.n	407cd2 <__addsf3+0x92>
  407cf6:	fab0 fc80 	clz	ip, r0
  407cfa:	f1ac 0c08 	sub.w	ip, ip, #8
  407cfe:	ebb2 020c 	subs.w	r2, r2, ip
  407d02:	fa00 f00c 	lsl.w	r0, r0, ip
  407d06:	bfaa      	itet	ge
  407d08:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  407d0c:	4252      	neglt	r2, r2
  407d0e:	4318      	orrge	r0, r3
  407d10:	bfbc      	itt	lt
  407d12:	40d0      	lsrlt	r0, r2
  407d14:	4318      	orrlt	r0, r3
  407d16:	4770      	bx	lr
  407d18:	f092 0f00 	teq	r2, #0
  407d1c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  407d20:	bf06      	itte	eq
  407d22:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  407d26:	3201      	addeq	r2, #1
  407d28:	3b01      	subne	r3, #1
  407d2a:	e7b5      	b.n	407c98 <__addsf3+0x58>
  407d2c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  407d30:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  407d34:	bf18      	it	ne
  407d36:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  407d3a:	d021      	beq.n	407d80 <__addsf3+0x140>
  407d3c:	ea92 0f03 	teq	r2, r3
  407d40:	d004      	beq.n	407d4c <__addsf3+0x10c>
  407d42:	f092 0f00 	teq	r2, #0
  407d46:	bf08      	it	eq
  407d48:	4608      	moveq	r0, r1
  407d4a:	4770      	bx	lr
  407d4c:	ea90 0f01 	teq	r0, r1
  407d50:	bf1c      	itt	ne
  407d52:	2000      	movne	r0, #0
  407d54:	4770      	bxne	lr
  407d56:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  407d5a:	d104      	bne.n	407d66 <__addsf3+0x126>
  407d5c:	0040      	lsls	r0, r0, #1
  407d5e:	bf28      	it	cs
  407d60:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  407d64:	4770      	bx	lr
  407d66:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  407d6a:	bf3c      	itt	cc
  407d6c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  407d70:	4770      	bxcc	lr
  407d72:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  407d76:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  407d7a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407d7e:	4770      	bx	lr
  407d80:	ea7f 6222 	mvns.w	r2, r2, asr #24
  407d84:	bf16      	itet	ne
  407d86:	4608      	movne	r0, r1
  407d88:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  407d8c:	4601      	movne	r1, r0
  407d8e:	0242      	lsls	r2, r0, #9
  407d90:	bf06      	itte	eq
  407d92:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  407d96:	ea90 0f01 	teqeq	r0, r1
  407d9a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  407d9e:	4770      	bx	lr

00407da0 <__aeabi_ui2f>:
  407da0:	f04f 0300 	mov.w	r3, #0
  407da4:	e004      	b.n	407db0 <__aeabi_i2f+0x8>
  407da6:	bf00      	nop

00407da8 <__aeabi_i2f>:
  407da8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  407dac:	bf48      	it	mi
  407dae:	4240      	negmi	r0, r0
  407db0:	ea5f 0c00 	movs.w	ip, r0
  407db4:	bf08      	it	eq
  407db6:	4770      	bxeq	lr
  407db8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  407dbc:	4601      	mov	r1, r0
  407dbe:	f04f 0000 	mov.w	r0, #0
  407dc2:	e01c      	b.n	407dfe <__aeabi_l2f+0x2a>

00407dc4 <__aeabi_ul2f>:
  407dc4:	ea50 0201 	orrs.w	r2, r0, r1
  407dc8:	bf08      	it	eq
  407dca:	4770      	bxeq	lr
  407dcc:	f04f 0300 	mov.w	r3, #0
  407dd0:	e00a      	b.n	407de8 <__aeabi_l2f+0x14>
  407dd2:	bf00      	nop

00407dd4 <__aeabi_l2f>:
  407dd4:	ea50 0201 	orrs.w	r2, r0, r1
  407dd8:	bf08      	it	eq
  407dda:	4770      	bxeq	lr
  407ddc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  407de0:	d502      	bpl.n	407de8 <__aeabi_l2f+0x14>
  407de2:	4240      	negs	r0, r0
  407de4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407de8:	ea5f 0c01 	movs.w	ip, r1
  407dec:	bf02      	ittt	eq
  407dee:	4684      	moveq	ip, r0
  407df0:	4601      	moveq	r1, r0
  407df2:	2000      	moveq	r0, #0
  407df4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  407df8:	bf08      	it	eq
  407dfa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  407dfe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  407e02:	fabc f28c 	clz	r2, ip
  407e06:	3a08      	subs	r2, #8
  407e08:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  407e0c:	db10      	blt.n	407e30 <__aeabi_l2f+0x5c>
  407e0e:	fa01 fc02 	lsl.w	ip, r1, r2
  407e12:	4463      	add	r3, ip
  407e14:	fa00 fc02 	lsl.w	ip, r0, r2
  407e18:	f1c2 0220 	rsb	r2, r2, #32
  407e1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407e20:	fa20 f202 	lsr.w	r2, r0, r2
  407e24:	eb43 0002 	adc.w	r0, r3, r2
  407e28:	bf08      	it	eq
  407e2a:	f020 0001 	biceq.w	r0, r0, #1
  407e2e:	4770      	bx	lr
  407e30:	f102 0220 	add.w	r2, r2, #32
  407e34:	fa01 fc02 	lsl.w	ip, r1, r2
  407e38:	f1c2 0220 	rsb	r2, r2, #32
  407e3c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  407e40:	fa21 f202 	lsr.w	r2, r1, r2
  407e44:	eb43 0002 	adc.w	r0, r3, r2
  407e48:	bf08      	it	eq
  407e4a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  407e4e:	4770      	bx	lr

00407e50 <__aeabi_fmul>:
  407e50:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407e54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  407e58:	bf1e      	ittt	ne
  407e5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  407e5e:	ea92 0f0c 	teqne	r2, ip
  407e62:	ea93 0f0c 	teqne	r3, ip
  407e66:	d06f      	beq.n	407f48 <__aeabi_fmul+0xf8>
  407e68:	441a      	add	r2, r3
  407e6a:	ea80 0c01 	eor.w	ip, r0, r1
  407e6e:	0240      	lsls	r0, r0, #9
  407e70:	bf18      	it	ne
  407e72:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  407e76:	d01e      	beq.n	407eb6 <__aeabi_fmul+0x66>
  407e78:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  407e7c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  407e80:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  407e84:	fba0 3101 	umull	r3, r1, r0, r1
  407e88:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  407e8c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  407e90:	bf3e      	ittt	cc
  407e92:	0049      	lslcc	r1, r1, #1
  407e94:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  407e98:	005b      	lslcc	r3, r3, #1
  407e9a:	ea40 0001 	orr.w	r0, r0, r1
  407e9e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  407ea2:	2afd      	cmp	r2, #253	; 0xfd
  407ea4:	d81d      	bhi.n	407ee2 <__aeabi_fmul+0x92>
  407ea6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  407eaa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  407eae:	bf08      	it	eq
  407eb0:	f020 0001 	biceq.w	r0, r0, #1
  407eb4:	4770      	bx	lr
  407eb6:	f090 0f00 	teq	r0, #0
  407eba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  407ebe:	bf08      	it	eq
  407ec0:	0249      	lsleq	r1, r1, #9
  407ec2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  407ec6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  407eca:	3a7f      	subs	r2, #127	; 0x7f
  407ecc:	bfc2      	ittt	gt
  407ece:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  407ed2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  407ed6:	4770      	bxgt	lr
  407ed8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407edc:	f04f 0300 	mov.w	r3, #0
  407ee0:	3a01      	subs	r2, #1
  407ee2:	dc5d      	bgt.n	407fa0 <__aeabi_fmul+0x150>
  407ee4:	f112 0f19 	cmn.w	r2, #25
  407ee8:	bfdc      	itt	le
  407eea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  407eee:	4770      	bxle	lr
  407ef0:	f1c2 0200 	rsb	r2, r2, #0
  407ef4:	0041      	lsls	r1, r0, #1
  407ef6:	fa21 f102 	lsr.w	r1, r1, r2
  407efa:	f1c2 0220 	rsb	r2, r2, #32
  407efe:	fa00 fc02 	lsl.w	ip, r0, r2
  407f02:	ea5f 0031 	movs.w	r0, r1, rrx
  407f06:	f140 0000 	adc.w	r0, r0, #0
  407f0a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  407f0e:	bf08      	it	eq
  407f10:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  407f14:	4770      	bx	lr
  407f16:	f092 0f00 	teq	r2, #0
  407f1a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  407f1e:	bf02      	ittt	eq
  407f20:	0040      	lsleq	r0, r0, #1
  407f22:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  407f26:	3a01      	subeq	r2, #1
  407f28:	d0f9      	beq.n	407f1e <__aeabi_fmul+0xce>
  407f2a:	ea40 000c 	orr.w	r0, r0, ip
  407f2e:	f093 0f00 	teq	r3, #0
  407f32:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  407f36:	bf02      	ittt	eq
  407f38:	0049      	lsleq	r1, r1, #1
  407f3a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  407f3e:	3b01      	subeq	r3, #1
  407f40:	d0f9      	beq.n	407f36 <__aeabi_fmul+0xe6>
  407f42:	ea41 010c 	orr.w	r1, r1, ip
  407f46:	e78f      	b.n	407e68 <__aeabi_fmul+0x18>
  407f48:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  407f4c:	ea92 0f0c 	teq	r2, ip
  407f50:	bf18      	it	ne
  407f52:	ea93 0f0c 	teqne	r3, ip
  407f56:	d00a      	beq.n	407f6e <__aeabi_fmul+0x11e>
  407f58:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  407f5c:	bf18      	it	ne
  407f5e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  407f62:	d1d8      	bne.n	407f16 <__aeabi_fmul+0xc6>
  407f64:	ea80 0001 	eor.w	r0, r0, r1
  407f68:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  407f6c:	4770      	bx	lr
  407f6e:	f090 0f00 	teq	r0, #0
  407f72:	bf17      	itett	ne
  407f74:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  407f78:	4608      	moveq	r0, r1
  407f7a:	f091 0f00 	teqne	r1, #0
  407f7e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  407f82:	d014      	beq.n	407fae <__aeabi_fmul+0x15e>
  407f84:	ea92 0f0c 	teq	r2, ip
  407f88:	d101      	bne.n	407f8e <__aeabi_fmul+0x13e>
  407f8a:	0242      	lsls	r2, r0, #9
  407f8c:	d10f      	bne.n	407fae <__aeabi_fmul+0x15e>
  407f8e:	ea93 0f0c 	teq	r3, ip
  407f92:	d103      	bne.n	407f9c <__aeabi_fmul+0x14c>
  407f94:	024b      	lsls	r3, r1, #9
  407f96:	bf18      	it	ne
  407f98:	4608      	movne	r0, r1
  407f9a:	d108      	bne.n	407fae <__aeabi_fmul+0x15e>
  407f9c:	ea80 0001 	eor.w	r0, r0, r1
  407fa0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  407fa4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  407fa8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  407fac:	4770      	bx	lr
  407fae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  407fb2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  407fb6:	4770      	bx	lr

00407fb8 <__aeabi_fdiv>:
  407fb8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407fbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  407fc0:	bf1e      	ittt	ne
  407fc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  407fc6:	ea92 0f0c 	teqne	r2, ip
  407fca:	ea93 0f0c 	teqne	r3, ip
  407fce:	d069      	beq.n	4080a4 <__aeabi_fdiv+0xec>
  407fd0:	eba2 0203 	sub.w	r2, r2, r3
  407fd4:	ea80 0c01 	eor.w	ip, r0, r1
  407fd8:	0249      	lsls	r1, r1, #9
  407fda:	ea4f 2040 	mov.w	r0, r0, lsl #9
  407fde:	d037      	beq.n	408050 <__aeabi_fdiv+0x98>
  407fe0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  407fe4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  407fe8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  407fec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  407ff0:	428b      	cmp	r3, r1
  407ff2:	bf38      	it	cc
  407ff4:	005b      	lslcc	r3, r3, #1
  407ff6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  407ffa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  407ffe:	428b      	cmp	r3, r1
  408000:	bf24      	itt	cs
  408002:	1a5b      	subcs	r3, r3, r1
  408004:	ea40 000c 	orrcs.w	r0, r0, ip
  408008:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40800c:	bf24      	itt	cs
  40800e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  408012:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408016:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40801a:	bf24      	itt	cs
  40801c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  408020:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  408024:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  408028:	bf24      	itt	cs
  40802a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40802e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408032:	011b      	lsls	r3, r3, #4
  408034:	bf18      	it	ne
  408036:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40803a:	d1e0      	bne.n	407ffe <__aeabi_fdiv+0x46>
  40803c:	2afd      	cmp	r2, #253	; 0xfd
  40803e:	f63f af50 	bhi.w	407ee2 <__aeabi_fmul+0x92>
  408042:	428b      	cmp	r3, r1
  408044:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  408048:	bf08      	it	eq
  40804a:	f020 0001 	biceq.w	r0, r0, #1
  40804e:	4770      	bx	lr
  408050:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  408054:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  408058:	327f      	adds	r2, #127	; 0x7f
  40805a:	bfc2      	ittt	gt
  40805c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  408060:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  408064:	4770      	bxgt	lr
  408066:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40806a:	f04f 0300 	mov.w	r3, #0
  40806e:	3a01      	subs	r2, #1
  408070:	e737      	b.n	407ee2 <__aeabi_fmul+0x92>
  408072:	f092 0f00 	teq	r2, #0
  408076:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40807a:	bf02      	ittt	eq
  40807c:	0040      	lsleq	r0, r0, #1
  40807e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  408082:	3a01      	subeq	r2, #1
  408084:	d0f9      	beq.n	40807a <__aeabi_fdiv+0xc2>
  408086:	ea40 000c 	orr.w	r0, r0, ip
  40808a:	f093 0f00 	teq	r3, #0
  40808e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  408092:	bf02      	ittt	eq
  408094:	0049      	lsleq	r1, r1, #1
  408096:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40809a:	3b01      	subeq	r3, #1
  40809c:	d0f9      	beq.n	408092 <__aeabi_fdiv+0xda>
  40809e:	ea41 010c 	orr.w	r1, r1, ip
  4080a2:	e795      	b.n	407fd0 <__aeabi_fdiv+0x18>
  4080a4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4080a8:	ea92 0f0c 	teq	r2, ip
  4080ac:	d108      	bne.n	4080c0 <__aeabi_fdiv+0x108>
  4080ae:	0242      	lsls	r2, r0, #9
  4080b0:	f47f af7d 	bne.w	407fae <__aeabi_fmul+0x15e>
  4080b4:	ea93 0f0c 	teq	r3, ip
  4080b8:	f47f af70 	bne.w	407f9c <__aeabi_fmul+0x14c>
  4080bc:	4608      	mov	r0, r1
  4080be:	e776      	b.n	407fae <__aeabi_fmul+0x15e>
  4080c0:	ea93 0f0c 	teq	r3, ip
  4080c4:	d104      	bne.n	4080d0 <__aeabi_fdiv+0x118>
  4080c6:	024b      	lsls	r3, r1, #9
  4080c8:	f43f af4c 	beq.w	407f64 <__aeabi_fmul+0x114>
  4080cc:	4608      	mov	r0, r1
  4080ce:	e76e      	b.n	407fae <__aeabi_fmul+0x15e>
  4080d0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4080d4:	bf18      	it	ne
  4080d6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4080da:	d1ca      	bne.n	408072 <__aeabi_fdiv+0xba>
  4080dc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4080e0:	f47f af5c 	bne.w	407f9c <__aeabi_fmul+0x14c>
  4080e4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4080e8:	f47f af3c 	bne.w	407f64 <__aeabi_fmul+0x114>
  4080ec:	e75f      	b.n	407fae <__aeabi_fmul+0x15e>
  4080ee:	bf00      	nop

004080f0 <__libc_init_array>:
  4080f0:	b570      	push	{r4, r5, r6, lr}
  4080f2:	4e0f      	ldr	r6, [pc, #60]	; (408130 <__libc_init_array+0x40>)
  4080f4:	4d0f      	ldr	r5, [pc, #60]	; (408134 <__libc_init_array+0x44>)
  4080f6:	1b76      	subs	r6, r6, r5
  4080f8:	10b6      	asrs	r6, r6, #2
  4080fa:	d007      	beq.n	40810c <__libc_init_array+0x1c>
  4080fc:	3d04      	subs	r5, #4
  4080fe:	2400      	movs	r4, #0
  408100:	3401      	adds	r4, #1
  408102:	f855 3f04 	ldr.w	r3, [r5, #4]!
  408106:	4798      	blx	r3
  408108:	42a6      	cmp	r6, r4
  40810a:	d1f9      	bne.n	408100 <__libc_init_array+0x10>
  40810c:	4e0a      	ldr	r6, [pc, #40]	; (408138 <__libc_init_array+0x48>)
  40810e:	4d0b      	ldr	r5, [pc, #44]	; (40813c <__libc_init_array+0x4c>)
  408110:	f008 f85c 	bl	4101cc <_init>
  408114:	1b76      	subs	r6, r6, r5
  408116:	10b6      	asrs	r6, r6, #2
  408118:	d008      	beq.n	40812c <__libc_init_array+0x3c>
  40811a:	3d04      	subs	r5, #4
  40811c:	2400      	movs	r4, #0
  40811e:	3401      	adds	r4, #1
  408120:	f855 3f04 	ldr.w	r3, [r5, #4]!
  408124:	4798      	blx	r3
  408126:	42a6      	cmp	r6, r4
  408128:	d1f9      	bne.n	40811e <__libc_init_array+0x2e>
  40812a:	bd70      	pop	{r4, r5, r6, pc}
  40812c:	bd70      	pop	{r4, r5, r6, pc}
  40812e:	bf00      	nop
  408130:	004101d8 	.word	0x004101d8
  408134:	004101d8 	.word	0x004101d8
  408138:	004101e0 	.word	0x004101e0
  40813c:	004101d8 	.word	0x004101d8

00408140 <iprintf>:
  408140:	b40f      	push	{r0, r1, r2, r3}
  408142:	b510      	push	{r4, lr}
  408144:	4b07      	ldr	r3, [pc, #28]	; (408164 <iprintf+0x24>)
  408146:	b082      	sub	sp, #8
  408148:	ac04      	add	r4, sp, #16
  40814a:	f854 2b04 	ldr.w	r2, [r4], #4
  40814e:	6818      	ldr	r0, [r3, #0]
  408150:	4623      	mov	r3, r4
  408152:	6881      	ldr	r1, [r0, #8]
  408154:	9401      	str	r4, [sp, #4]
  408156:	f001 fd47 	bl	409be8 <_vfiprintf_r>
  40815a:	b002      	add	sp, #8
  40815c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  408160:	b004      	add	sp, #16
  408162:	4770      	bx	lr
  408164:	20000560 	.word	0x20000560

00408168 <memcmp>:
  408168:	2a03      	cmp	r2, #3
  40816a:	b470      	push	{r4, r5, r6}
  40816c:	d928      	bls.n	4081c0 <memcmp+0x58>
  40816e:	ea40 0301 	orr.w	r3, r0, r1
  408172:	079b      	lsls	r3, r3, #30
  408174:	d013      	beq.n	40819e <memcmp+0x36>
  408176:	7805      	ldrb	r5, [r0, #0]
  408178:	780c      	ldrb	r4, [r1, #0]
  40817a:	42a5      	cmp	r5, r4
  40817c:	d124      	bne.n	4081c8 <memcmp+0x60>
  40817e:	3a01      	subs	r2, #1
  408180:	2300      	movs	r3, #0
  408182:	e005      	b.n	408190 <memcmp+0x28>
  408184:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  408188:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40818c:	42a5      	cmp	r5, r4
  40818e:	d11b      	bne.n	4081c8 <memcmp+0x60>
  408190:	4293      	cmp	r3, r2
  408192:	f103 0301 	add.w	r3, r3, #1
  408196:	d1f5      	bne.n	408184 <memcmp+0x1c>
  408198:	2000      	movs	r0, #0
  40819a:	bc70      	pop	{r4, r5, r6}
  40819c:	4770      	bx	lr
  40819e:	460c      	mov	r4, r1
  4081a0:	4603      	mov	r3, r0
  4081a2:	6825      	ldr	r5, [r4, #0]
  4081a4:	681e      	ldr	r6, [r3, #0]
  4081a6:	4621      	mov	r1, r4
  4081a8:	42ae      	cmp	r6, r5
  4081aa:	4618      	mov	r0, r3
  4081ac:	f104 0404 	add.w	r4, r4, #4
  4081b0:	f103 0304 	add.w	r3, r3, #4
  4081b4:	d104      	bne.n	4081c0 <memcmp+0x58>
  4081b6:	3a04      	subs	r2, #4
  4081b8:	2a03      	cmp	r2, #3
  4081ba:	4618      	mov	r0, r3
  4081bc:	4621      	mov	r1, r4
  4081be:	d8f0      	bhi.n	4081a2 <memcmp+0x3a>
  4081c0:	2a00      	cmp	r2, #0
  4081c2:	d1d8      	bne.n	408176 <memcmp+0xe>
  4081c4:	4610      	mov	r0, r2
  4081c6:	e7e8      	b.n	40819a <memcmp+0x32>
  4081c8:	1b28      	subs	r0, r5, r4
  4081ca:	bc70      	pop	{r4, r5, r6}
  4081cc:	4770      	bx	lr
  4081ce:	bf00      	nop

004081d0 <memcpy>:
  4081d0:	4684      	mov	ip, r0
  4081d2:	ea41 0300 	orr.w	r3, r1, r0
  4081d6:	f013 0303 	ands.w	r3, r3, #3
  4081da:	d149      	bne.n	408270 <memcpy+0xa0>
  4081dc:	3a40      	subs	r2, #64	; 0x40
  4081de:	d323      	bcc.n	408228 <memcpy+0x58>
  4081e0:	680b      	ldr	r3, [r1, #0]
  4081e2:	6003      	str	r3, [r0, #0]
  4081e4:	684b      	ldr	r3, [r1, #4]
  4081e6:	6043      	str	r3, [r0, #4]
  4081e8:	688b      	ldr	r3, [r1, #8]
  4081ea:	6083      	str	r3, [r0, #8]
  4081ec:	68cb      	ldr	r3, [r1, #12]
  4081ee:	60c3      	str	r3, [r0, #12]
  4081f0:	690b      	ldr	r3, [r1, #16]
  4081f2:	6103      	str	r3, [r0, #16]
  4081f4:	694b      	ldr	r3, [r1, #20]
  4081f6:	6143      	str	r3, [r0, #20]
  4081f8:	698b      	ldr	r3, [r1, #24]
  4081fa:	6183      	str	r3, [r0, #24]
  4081fc:	69cb      	ldr	r3, [r1, #28]
  4081fe:	61c3      	str	r3, [r0, #28]
  408200:	6a0b      	ldr	r3, [r1, #32]
  408202:	6203      	str	r3, [r0, #32]
  408204:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  408206:	6243      	str	r3, [r0, #36]	; 0x24
  408208:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40820a:	6283      	str	r3, [r0, #40]	; 0x28
  40820c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40820e:	62c3      	str	r3, [r0, #44]	; 0x2c
  408210:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  408212:	6303      	str	r3, [r0, #48]	; 0x30
  408214:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  408216:	6343      	str	r3, [r0, #52]	; 0x34
  408218:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40821a:	6383      	str	r3, [r0, #56]	; 0x38
  40821c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40821e:	63c3      	str	r3, [r0, #60]	; 0x3c
  408220:	3040      	adds	r0, #64	; 0x40
  408222:	3140      	adds	r1, #64	; 0x40
  408224:	3a40      	subs	r2, #64	; 0x40
  408226:	d2db      	bcs.n	4081e0 <memcpy+0x10>
  408228:	3230      	adds	r2, #48	; 0x30
  40822a:	d30b      	bcc.n	408244 <memcpy+0x74>
  40822c:	680b      	ldr	r3, [r1, #0]
  40822e:	6003      	str	r3, [r0, #0]
  408230:	684b      	ldr	r3, [r1, #4]
  408232:	6043      	str	r3, [r0, #4]
  408234:	688b      	ldr	r3, [r1, #8]
  408236:	6083      	str	r3, [r0, #8]
  408238:	68cb      	ldr	r3, [r1, #12]
  40823a:	60c3      	str	r3, [r0, #12]
  40823c:	3010      	adds	r0, #16
  40823e:	3110      	adds	r1, #16
  408240:	3a10      	subs	r2, #16
  408242:	d2f3      	bcs.n	40822c <memcpy+0x5c>
  408244:	320c      	adds	r2, #12
  408246:	d305      	bcc.n	408254 <memcpy+0x84>
  408248:	f851 3b04 	ldr.w	r3, [r1], #4
  40824c:	f840 3b04 	str.w	r3, [r0], #4
  408250:	3a04      	subs	r2, #4
  408252:	d2f9      	bcs.n	408248 <memcpy+0x78>
  408254:	3204      	adds	r2, #4
  408256:	d008      	beq.n	40826a <memcpy+0x9a>
  408258:	07d2      	lsls	r2, r2, #31
  40825a:	bf1c      	itt	ne
  40825c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408260:	f800 3b01 	strbne.w	r3, [r0], #1
  408264:	d301      	bcc.n	40826a <memcpy+0x9a>
  408266:	880b      	ldrh	r3, [r1, #0]
  408268:	8003      	strh	r3, [r0, #0]
  40826a:	4660      	mov	r0, ip
  40826c:	4770      	bx	lr
  40826e:	bf00      	nop
  408270:	2a08      	cmp	r2, #8
  408272:	d313      	bcc.n	40829c <memcpy+0xcc>
  408274:	078b      	lsls	r3, r1, #30
  408276:	d0b1      	beq.n	4081dc <memcpy+0xc>
  408278:	f010 0303 	ands.w	r3, r0, #3
  40827c:	d0ae      	beq.n	4081dc <memcpy+0xc>
  40827e:	f1c3 0304 	rsb	r3, r3, #4
  408282:	1ad2      	subs	r2, r2, r3
  408284:	07db      	lsls	r3, r3, #31
  408286:	bf1c      	itt	ne
  408288:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40828c:	f800 3b01 	strbne.w	r3, [r0], #1
  408290:	d3a4      	bcc.n	4081dc <memcpy+0xc>
  408292:	f831 3b02 	ldrh.w	r3, [r1], #2
  408296:	f820 3b02 	strh.w	r3, [r0], #2
  40829a:	e79f      	b.n	4081dc <memcpy+0xc>
  40829c:	3a04      	subs	r2, #4
  40829e:	d3d9      	bcc.n	408254 <memcpy+0x84>
  4082a0:	3a01      	subs	r2, #1
  4082a2:	f811 3b01 	ldrb.w	r3, [r1], #1
  4082a6:	f800 3b01 	strb.w	r3, [r0], #1
  4082aa:	d2f9      	bcs.n	4082a0 <memcpy+0xd0>
  4082ac:	780b      	ldrb	r3, [r1, #0]
  4082ae:	7003      	strb	r3, [r0, #0]
  4082b0:	784b      	ldrb	r3, [r1, #1]
  4082b2:	7043      	strb	r3, [r0, #1]
  4082b4:	788b      	ldrb	r3, [r1, #2]
  4082b6:	7083      	strb	r3, [r0, #2]
  4082b8:	4660      	mov	r0, ip
  4082ba:	4770      	bx	lr

004082bc <memset>:
  4082bc:	b4f0      	push	{r4, r5, r6, r7}
  4082be:	0784      	lsls	r4, r0, #30
  4082c0:	d043      	beq.n	40834a <memset+0x8e>
  4082c2:	1e54      	subs	r4, r2, #1
  4082c4:	2a00      	cmp	r2, #0
  4082c6:	d03e      	beq.n	408346 <memset+0x8a>
  4082c8:	b2cd      	uxtb	r5, r1
  4082ca:	4603      	mov	r3, r0
  4082cc:	e003      	b.n	4082d6 <memset+0x1a>
  4082ce:	1e62      	subs	r2, r4, #1
  4082d0:	2c00      	cmp	r4, #0
  4082d2:	d038      	beq.n	408346 <memset+0x8a>
  4082d4:	4614      	mov	r4, r2
  4082d6:	f803 5b01 	strb.w	r5, [r3], #1
  4082da:	079a      	lsls	r2, r3, #30
  4082dc:	d1f7      	bne.n	4082ce <memset+0x12>
  4082de:	2c03      	cmp	r4, #3
  4082e0:	d92a      	bls.n	408338 <memset+0x7c>
  4082e2:	b2cd      	uxtb	r5, r1
  4082e4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4082e8:	2c0f      	cmp	r4, #15
  4082ea:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4082ee:	d915      	bls.n	40831c <memset+0x60>
  4082f0:	f1a4 0710 	sub.w	r7, r4, #16
  4082f4:	093f      	lsrs	r7, r7, #4
  4082f6:	f103 0610 	add.w	r6, r3, #16
  4082fa:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  4082fe:	461a      	mov	r2, r3
  408300:	6015      	str	r5, [r2, #0]
  408302:	6055      	str	r5, [r2, #4]
  408304:	6095      	str	r5, [r2, #8]
  408306:	60d5      	str	r5, [r2, #12]
  408308:	3210      	adds	r2, #16
  40830a:	42b2      	cmp	r2, r6
  40830c:	d1f8      	bne.n	408300 <memset+0x44>
  40830e:	f004 040f 	and.w	r4, r4, #15
  408312:	3701      	adds	r7, #1
  408314:	2c03      	cmp	r4, #3
  408316:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40831a:	d90d      	bls.n	408338 <memset+0x7c>
  40831c:	461e      	mov	r6, r3
  40831e:	4622      	mov	r2, r4
  408320:	3a04      	subs	r2, #4
  408322:	2a03      	cmp	r2, #3
  408324:	f846 5b04 	str.w	r5, [r6], #4
  408328:	d8fa      	bhi.n	408320 <memset+0x64>
  40832a:	1f22      	subs	r2, r4, #4
  40832c:	f022 0203 	bic.w	r2, r2, #3
  408330:	3204      	adds	r2, #4
  408332:	4413      	add	r3, r2
  408334:	f004 0403 	and.w	r4, r4, #3
  408338:	b12c      	cbz	r4, 408346 <memset+0x8a>
  40833a:	b2c9      	uxtb	r1, r1
  40833c:	441c      	add	r4, r3
  40833e:	f803 1b01 	strb.w	r1, [r3], #1
  408342:	42a3      	cmp	r3, r4
  408344:	d1fb      	bne.n	40833e <memset+0x82>
  408346:	bcf0      	pop	{r4, r5, r6, r7}
  408348:	4770      	bx	lr
  40834a:	4614      	mov	r4, r2
  40834c:	4603      	mov	r3, r0
  40834e:	e7c6      	b.n	4082de <memset+0x22>

00408350 <setbuf>:
  408350:	2900      	cmp	r1, #0
  408352:	bf0c      	ite	eq
  408354:	2202      	moveq	r2, #2
  408356:	2200      	movne	r2, #0
  408358:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40835c:	f000 b800 	b.w	408360 <setvbuf>

00408360 <setvbuf>:
  408360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408364:	4d3c      	ldr	r5, [pc, #240]	; (408458 <setvbuf+0xf8>)
  408366:	4604      	mov	r4, r0
  408368:	682d      	ldr	r5, [r5, #0]
  40836a:	4688      	mov	r8, r1
  40836c:	4616      	mov	r6, r2
  40836e:	461f      	mov	r7, r3
  408370:	b115      	cbz	r5, 408378 <setvbuf+0x18>
  408372:	6bab      	ldr	r3, [r5, #56]	; 0x38
  408374:	2b00      	cmp	r3, #0
  408376:	d04f      	beq.n	408418 <setvbuf+0xb8>
  408378:	2e02      	cmp	r6, #2
  40837a:	d830      	bhi.n	4083de <setvbuf+0x7e>
  40837c:	2f00      	cmp	r7, #0
  40837e:	db2e      	blt.n	4083de <setvbuf+0x7e>
  408380:	4628      	mov	r0, r5
  408382:	4621      	mov	r1, r4
  408384:	f003 fb70 	bl	40ba68 <_fflush_r>
  408388:	89a3      	ldrh	r3, [r4, #12]
  40838a:	2200      	movs	r2, #0
  40838c:	6062      	str	r2, [r4, #4]
  40838e:	61a2      	str	r2, [r4, #24]
  408390:	061a      	lsls	r2, r3, #24
  408392:	d428      	bmi.n	4083e6 <setvbuf+0x86>
  408394:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  408398:	b29b      	uxth	r3, r3
  40839a:	2e02      	cmp	r6, #2
  40839c:	81a3      	strh	r3, [r4, #12]
  40839e:	d02d      	beq.n	4083fc <setvbuf+0x9c>
  4083a0:	f1b8 0f00 	cmp.w	r8, #0
  4083a4:	d03c      	beq.n	408420 <setvbuf+0xc0>
  4083a6:	2e01      	cmp	r6, #1
  4083a8:	d013      	beq.n	4083d2 <setvbuf+0x72>
  4083aa:	b29b      	uxth	r3, r3
  4083ac:	f003 0008 	and.w	r0, r3, #8
  4083b0:	4a2a      	ldr	r2, [pc, #168]	; (40845c <setvbuf+0xfc>)
  4083b2:	b280      	uxth	r0, r0
  4083b4:	63ea      	str	r2, [r5, #60]	; 0x3c
  4083b6:	f8c4 8000 	str.w	r8, [r4]
  4083ba:	f8c4 8010 	str.w	r8, [r4, #16]
  4083be:	6167      	str	r7, [r4, #20]
  4083c0:	b178      	cbz	r0, 4083e2 <setvbuf+0x82>
  4083c2:	f013 0f03 	tst.w	r3, #3
  4083c6:	bf18      	it	ne
  4083c8:	2700      	movne	r7, #0
  4083ca:	60a7      	str	r7, [r4, #8]
  4083cc:	2000      	movs	r0, #0
  4083ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4083d2:	f043 0301 	orr.w	r3, r3, #1
  4083d6:	427a      	negs	r2, r7
  4083d8:	81a3      	strh	r3, [r4, #12]
  4083da:	61a2      	str	r2, [r4, #24]
  4083dc:	e7e5      	b.n	4083aa <setvbuf+0x4a>
  4083de:	f04f 30ff 	mov.w	r0, #4294967295
  4083e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4083e6:	4628      	mov	r0, r5
  4083e8:	6921      	ldr	r1, [r4, #16]
  4083ea:	f003 fc9d 	bl	40bd28 <_free_r>
  4083ee:	89a3      	ldrh	r3, [r4, #12]
  4083f0:	2e02      	cmp	r6, #2
  4083f2:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4083f6:	b29b      	uxth	r3, r3
  4083f8:	81a3      	strh	r3, [r4, #12]
  4083fa:	d1d1      	bne.n	4083a0 <setvbuf+0x40>
  4083fc:	2000      	movs	r0, #0
  4083fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408402:	f043 0302 	orr.w	r3, r3, #2
  408406:	2500      	movs	r5, #0
  408408:	2101      	movs	r1, #1
  40840a:	81a3      	strh	r3, [r4, #12]
  40840c:	60a5      	str	r5, [r4, #8]
  40840e:	6022      	str	r2, [r4, #0]
  408410:	6122      	str	r2, [r4, #16]
  408412:	6161      	str	r1, [r4, #20]
  408414:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408418:	4628      	mov	r0, r5
  40841a:	f003 fb41 	bl	40baa0 <__sinit>
  40841e:	e7ab      	b.n	408378 <setvbuf+0x18>
  408420:	2f00      	cmp	r7, #0
  408422:	bf08      	it	eq
  408424:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  408428:	4638      	mov	r0, r7
  40842a:	f003 ff77 	bl	40c31c <malloc>
  40842e:	4680      	mov	r8, r0
  408430:	b128      	cbz	r0, 40843e <setvbuf+0xde>
  408432:	89a3      	ldrh	r3, [r4, #12]
  408434:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408438:	b29b      	uxth	r3, r3
  40843a:	81a3      	strh	r3, [r4, #12]
  40843c:	e7b3      	b.n	4083a6 <setvbuf+0x46>
  40843e:	f44f 6080 	mov.w	r0, #1024	; 0x400
  408442:	f003 ff6b 	bl	40c31c <malloc>
  408446:	4680      	mov	r8, r0
  408448:	b918      	cbnz	r0, 408452 <setvbuf+0xf2>
  40844a:	89a3      	ldrh	r3, [r4, #12]
  40844c:	f04f 30ff 	mov.w	r0, #4294967295
  408450:	e7d5      	b.n	4083fe <setvbuf+0x9e>
  408452:	f44f 6780 	mov.w	r7, #1024	; 0x400
  408456:	e7ec      	b.n	408432 <setvbuf+0xd2>
  408458:	20000560 	.word	0x20000560
  40845c:	0040ba95 	.word	0x0040ba95

00408460 <sprintf>:
  408460:	b40e      	push	{r1, r2, r3}
  408462:	b5f0      	push	{r4, r5, r6, r7, lr}
  408464:	b09c      	sub	sp, #112	; 0x70
  408466:	ac21      	add	r4, sp, #132	; 0x84
  408468:	f854 2b04 	ldr.w	r2, [r4], #4
  40846c:	490e      	ldr	r1, [pc, #56]	; (4084a8 <sprintf+0x48>)
  40846e:	4606      	mov	r6, r0
  408470:	4623      	mov	r3, r4
  408472:	f44f 7e02 	mov.w	lr, #520	; 0x208
  408476:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40847a:	6808      	ldr	r0, [r1, #0]
  40847c:	f64f 77ff 	movw	r7, #65535	; 0xffff
  408480:	a902      	add	r1, sp, #8
  408482:	9602      	str	r6, [sp, #8]
  408484:	9606      	str	r6, [sp, #24]
  408486:	9401      	str	r4, [sp, #4]
  408488:	f8ad e014 	strh.w	lr, [sp, #20]
  40848c:	9504      	str	r5, [sp, #16]
  40848e:	9507      	str	r5, [sp, #28]
  408490:	f8ad 7016 	strh.w	r7, [sp, #22]
  408494:	f000 f8f0 	bl	408678 <_svfprintf_r>
  408498:	9b02      	ldr	r3, [sp, #8]
  40849a:	2200      	movs	r2, #0
  40849c:	701a      	strb	r2, [r3, #0]
  40849e:	b01c      	add	sp, #112	; 0x70
  4084a0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4084a4:	b003      	add	sp, #12
  4084a6:	4770      	bx	lr
  4084a8:	20000560 	.word	0x20000560

004084ac <strcat>:
  4084ac:	0783      	lsls	r3, r0, #30
  4084ae:	b570      	push	{r4, r5, r6, lr}
  4084b0:	4606      	mov	r6, r0
  4084b2:	d11f      	bne.n	4084f4 <strcat+0x48>
  4084b4:	6803      	ldr	r3, [r0, #0]
  4084b6:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  4084ba:	ea22 0303 	bic.w	r3, r2, r3
  4084be:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4084c2:	bf08      	it	eq
  4084c4:	1d03      	addeq	r3, r0, #4
  4084c6:	d115      	bne.n	4084f4 <strcat+0x48>
  4084c8:	4618      	mov	r0, r3
  4084ca:	f853 4b04 	ldr.w	r4, [r3], #4
  4084ce:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  4084d2:	ea25 0404 	bic.w	r4, r5, r4
  4084d6:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  4084da:	d0f5      	beq.n	4084c8 <strcat+0x1c>
  4084dc:	7803      	ldrb	r3, [r0, #0]
  4084de:	b12b      	cbz	r3, 4084ec <strcat+0x40>
  4084e0:	1c43      	adds	r3, r0, #1
  4084e2:	781c      	ldrb	r4, [r3, #0]
  4084e4:	4618      	mov	r0, r3
  4084e6:	3301      	adds	r3, #1
  4084e8:	2c00      	cmp	r4, #0
  4084ea:	d1fa      	bne.n	4084e2 <strcat+0x36>
  4084ec:	f000 f804 	bl	4084f8 <strcpy>
  4084f0:	4630      	mov	r0, r6
  4084f2:	bd70      	pop	{r4, r5, r6, pc}
  4084f4:	4630      	mov	r0, r6
  4084f6:	e7f1      	b.n	4084dc <strcat+0x30>

004084f8 <strcpy>:
  4084f8:	ea80 0201 	eor.w	r2, r0, r1
  4084fc:	4684      	mov	ip, r0
  4084fe:	f012 0f03 	tst.w	r2, #3
  408502:	d14f      	bne.n	4085a4 <strcpy+0xac>
  408504:	f011 0f03 	tst.w	r1, #3
  408508:	d132      	bne.n	408570 <strcpy+0x78>
  40850a:	f84d 4d04 	str.w	r4, [sp, #-4]!
  40850e:	f011 0f04 	tst.w	r1, #4
  408512:	f851 3b04 	ldr.w	r3, [r1], #4
  408516:	d00b      	beq.n	408530 <strcpy+0x38>
  408518:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40851c:	439a      	bics	r2, r3
  40851e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  408522:	bf04      	itt	eq
  408524:	f84c 3b04 	streq.w	r3, [ip], #4
  408528:	f851 3b04 	ldreq.w	r3, [r1], #4
  40852c:	d116      	bne.n	40855c <strcpy+0x64>
  40852e:	bf00      	nop
  408530:	f851 4b04 	ldr.w	r4, [r1], #4
  408534:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  408538:	439a      	bics	r2, r3
  40853a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40853e:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  408542:	d10b      	bne.n	40855c <strcpy+0x64>
  408544:	f84c 3b04 	str.w	r3, [ip], #4
  408548:	43a2      	bics	r2, r4
  40854a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40854e:	bf04      	itt	eq
  408550:	f851 3b04 	ldreq.w	r3, [r1], #4
  408554:	f84c 4b04 	streq.w	r4, [ip], #4
  408558:	d0ea      	beq.n	408530 <strcpy+0x38>
  40855a:	4623      	mov	r3, r4
  40855c:	f80c 3b01 	strb.w	r3, [ip], #1
  408560:	f013 0fff 	tst.w	r3, #255	; 0xff
  408564:	ea4f 2333 	mov.w	r3, r3, ror #8
  408568:	d1f8      	bne.n	40855c <strcpy+0x64>
  40856a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40856e:	4770      	bx	lr
  408570:	f011 0f01 	tst.w	r1, #1
  408574:	d006      	beq.n	408584 <strcpy+0x8c>
  408576:	f811 2b01 	ldrb.w	r2, [r1], #1
  40857a:	f80c 2b01 	strb.w	r2, [ip], #1
  40857e:	2a00      	cmp	r2, #0
  408580:	bf08      	it	eq
  408582:	4770      	bxeq	lr
  408584:	f011 0f02 	tst.w	r1, #2
  408588:	d0bf      	beq.n	40850a <strcpy+0x12>
  40858a:	f831 2b02 	ldrh.w	r2, [r1], #2
  40858e:	f012 0fff 	tst.w	r2, #255	; 0xff
  408592:	bf16      	itet	ne
  408594:	f82c 2b02 	strhne.w	r2, [ip], #2
  408598:	f88c 2000 	strbeq.w	r2, [ip]
  40859c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  4085a0:	d1b3      	bne.n	40850a <strcpy+0x12>
  4085a2:	4770      	bx	lr
  4085a4:	f811 2b01 	ldrb.w	r2, [r1], #1
  4085a8:	f80c 2b01 	strb.w	r2, [ip], #1
  4085ac:	2a00      	cmp	r2, #0
  4085ae:	d1f9      	bne.n	4085a4 <strcpy+0xac>
  4085b0:	4770      	bx	lr
  4085b2:	bf00      	nop

004085b4 <strlen>:
  4085b4:	f020 0103 	bic.w	r1, r0, #3
  4085b8:	f010 0003 	ands.w	r0, r0, #3
  4085bc:	f1c0 0000 	rsb	r0, r0, #0
  4085c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4085c4:	f100 0c04 	add.w	ip, r0, #4
  4085c8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4085cc:	f06f 0200 	mvn.w	r2, #0
  4085d0:	bf1c      	itt	ne
  4085d2:	fa22 f20c 	lsrne.w	r2, r2, ip
  4085d6:	4313      	orrne	r3, r2
  4085d8:	f04f 0c01 	mov.w	ip, #1
  4085dc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4085e0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4085e4:	eba3 020c 	sub.w	r2, r3, ip
  4085e8:	ea22 0203 	bic.w	r2, r2, r3
  4085ec:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4085f0:	bf04      	itt	eq
  4085f2:	f851 3b04 	ldreq.w	r3, [r1], #4
  4085f6:	3004      	addeq	r0, #4
  4085f8:	d0f4      	beq.n	4085e4 <strlen+0x30>
  4085fa:	f013 0fff 	tst.w	r3, #255	; 0xff
  4085fe:	bf1f      	itttt	ne
  408600:	3001      	addne	r0, #1
  408602:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  408606:	3001      	addne	r0, #1
  408608:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40860c:	bf18      	it	ne
  40860e:	3001      	addne	r0, #1
  408610:	4770      	bx	lr
  408612:	bf00      	nop

00408614 <strncpy>:
  408614:	ea40 0301 	orr.w	r3, r0, r1
  408618:	079b      	lsls	r3, r3, #30
  40861a:	b470      	push	{r4, r5, r6}
  40861c:	d12a      	bne.n	408674 <strncpy+0x60>
  40861e:	2a03      	cmp	r2, #3
  408620:	d928      	bls.n	408674 <strncpy+0x60>
  408622:	460c      	mov	r4, r1
  408624:	4603      	mov	r3, r0
  408626:	4621      	mov	r1, r4
  408628:	f854 5b04 	ldr.w	r5, [r4], #4
  40862c:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  408630:	ea26 0605 	bic.w	r6, r6, r5
  408634:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  408638:	d105      	bne.n	408646 <strncpy+0x32>
  40863a:	3a04      	subs	r2, #4
  40863c:	2a03      	cmp	r2, #3
  40863e:	f843 5b04 	str.w	r5, [r3], #4
  408642:	4621      	mov	r1, r4
  408644:	d8ef      	bhi.n	408626 <strncpy+0x12>
  408646:	b19a      	cbz	r2, 408670 <strncpy+0x5c>
  408648:	780c      	ldrb	r4, [r1, #0]
  40864a:	3a01      	subs	r2, #1
  40864c:	701c      	strb	r4, [r3, #0]
  40864e:	3301      	adds	r3, #1
  408650:	b13c      	cbz	r4, 408662 <strncpy+0x4e>
  408652:	b16a      	cbz	r2, 408670 <strncpy+0x5c>
  408654:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  408658:	3a01      	subs	r2, #1
  40865a:	f803 4b01 	strb.w	r4, [r3], #1
  40865e:	2c00      	cmp	r4, #0
  408660:	d1f7      	bne.n	408652 <strncpy+0x3e>
  408662:	b12a      	cbz	r2, 408670 <strncpy+0x5c>
  408664:	441a      	add	r2, r3
  408666:	2100      	movs	r1, #0
  408668:	f803 1b01 	strb.w	r1, [r3], #1
  40866c:	4293      	cmp	r3, r2
  40866e:	d1fb      	bne.n	408668 <strncpy+0x54>
  408670:	bc70      	pop	{r4, r5, r6}
  408672:	4770      	bx	lr
  408674:	4603      	mov	r3, r0
  408676:	e7e6      	b.n	408646 <strncpy+0x32>

00408678 <_svfprintf_r>:
  408678:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40867c:	b0c9      	sub	sp, #292	; 0x124
  40867e:	9310      	str	r3, [sp, #64]	; 0x40
  408680:	910c      	str	r1, [sp, #48]	; 0x30
  408682:	4691      	mov	r9, r2
  408684:	900d      	str	r0, [sp, #52]	; 0x34
  408686:	f003 fdd5 	bl	40c234 <_localeconv_r>
  40868a:	6800      	ldr	r0, [r0, #0]
  40868c:	9015      	str	r0, [sp, #84]	; 0x54
  40868e:	f7ff ff91 	bl	4085b4 <strlen>
  408692:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408694:	9018      	str	r0, [sp, #96]	; 0x60
  408696:	89a3      	ldrh	r3, [r4, #12]
  408698:	061e      	lsls	r6, r3, #24
  40869a:	d503      	bpl.n	4086a4 <_svfprintf_r+0x2c>
  40869c:	6923      	ldr	r3, [r4, #16]
  40869e:	2b00      	cmp	r3, #0
  4086a0:	f001 8081 	beq.w	4097a6 <_svfprintf_r+0x112e>
  4086a4:	ac38      	add	r4, sp, #224	; 0xe0
  4086a6:	46a4      	mov	ip, r4
  4086a8:	9408      	str	r4, [sp, #32]
  4086aa:	942b      	str	r4, [sp, #172]	; 0xac
  4086ac:	2500      	movs	r5, #0
  4086ae:	2400      	movs	r4, #0
  4086b0:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  4086b4:	2300      	movs	r3, #0
  4086b6:	9311      	str	r3, [sp, #68]	; 0x44
  4086b8:	932d      	str	r3, [sp, #180]	; 0xb4
  4086ba:	932c      	str	r3, [sp, #176]	; 0xb0
  4086bc:	931a      	str	r3, [sp, #104]	; 0x68
  4086be:	9319      	str	r3, [sp, #100]	; 0x64
  4086c0:	930e      	str	r3, [sp, #56]	; 0x38
  4086c2:	4666      	mov	r6, ip
  4086c4:	f899 3000 	ldrb.w	r3, [r9]
  4086c8:	2b00      	cmp	r3, #0
  4086ca:	f000 80f8 	beq.w	4088be <_svfprintf_r+0x246>
  4086ce:	2b25      	cmp	r3, #37	; 0x25
  4086d0:	f000 80f5 	beq.w	4088be <_svfprintf_r+0x246>
  4086d4:	f109 0201 	add.w	r2, r9, #1
  4086d8:	e001      	b.n	4086de <_svfprintf_r+0x66>
  4086da:	2b25      	cmp	r3, #37	; 0x25
  4086dc:	d004      	beq.n	4086e8 <_svfprintf_r+0x70>
  4086de:	7813      	ldrb	r3, [r2, #0]
  4086e0:	4614      	mov	r4, r2
  4086e2:	3201      	adds	r2, #1
  4086e4:	2b00      	cmp	r3, #0
  4086e6:	d1f8      	bne.n	4086da <_svfprintf_r+0x62>
  4086e8:	ebc9 0504 	rsb	r5, r9, r4
  4086ec:	b17d      	cbz	r5, 40870e <_svfprintf_r+0x96>
  4086ee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4086f0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4086f2:	3301      	adds	r3, #1
  4086f4:	442a      	add	r2, r5
  4086f6:	2b07      	cmp	r3, #7
  4086f8:	f8c6 9000 	str.w	r9, [r6]
  4086fc:	6075      	str	r5, [r6, #4]
  4086fe:	922d      	str	r2, [sp, #180]	; 0xb4
  408700:	932c      	str	r3, [sp, #176]	; 0xb0
  408702:	f300 80c2 	bgt.w	40888a <_svfprintf_r+0x212>
  408706:	3608      	adds	r6, #8
  408708:	980e      	ldr	r0, [sp, #56]	; 0x38
  40870a:	4428      	add	r0, r5
  40870c:	900e      	str	r0, [sp, #56]	; 0x38
  40870e:	7823      	ldrb	r3, [r4, #0]
  408710:	2b00      	cmp	r3, #0
  408712:	f000 80c2 	beq.w	40889a <_svfprintf_r+0x222>
  408716:	2300      	movs	r3, #0
  408718:	f894 8001 	ldrb.w	r8, [r4, #1]
  40871c:	461a      	mov	r2, r3
  40871e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  408722:	930f      	str	r3, [sp, #60]	; 0x3c
  408724:	9309      	str	r3, [sp, #36]	; 0x24
  408726:	f104 0901 	add.w	r9, r4, #1
  40872a:	f04f 34ff 	mov.w	r4, #4294967295
  40872e:	940a      	str	r4, [sp, #40]	; 0x28
  408730:	f109 0901 	add.w	r9, r9, #1
  408734:	f1a8 0320 	sub.w	r3, r8, #32
  408738:	2b58      	cmp	r3, #88	; 0x58
  40873a:	f200 83c5 	bhi.w	408ec8 <_svfprintf_r+0x850>
  40873e:	e8df f013 	tbh	[pc, r3, lsl #1]
  408742:	026a      	.short	0x026a
  408744:	03c303c3 	.word	0x03c303c3
  408748:	03c30271 	.word	0x03c30271
  40874c:	03c303c3 	.word	0x03c303c3
  408750:	03c303c3 	.word	0x03c303c3
  408754:	031403c3 	.word	0x031403c3
  408758:	03c30366 	.word	0x03c30366
  40875c:	00c0009d 	.word	0x00c0009d
  408760:	027803c3 	.word	0x027803c3
  408764:	027f027f 	.word	0x027f027f
  408768:	027f027f 	.word	0x027f027f
  40876c:	027f027f 	.word	0x027f027f
  408770:	027f027f 	.word	0x027f027f
  408774:	03c3027f 	.word	0x03c3027f
  408778:	03c303c3 	.word	0x03c303c3
  40877c:	03c303c3 	.word	0x03c303c3
  408780:	03c303c3 	.word	0x03c303c3
  408784:	03c303c3 	.word	0x03c303c3
  408788:	029003c3 	.word	0x029003c3
  40878c:	03c30371 	.word	0x03c30371
  408790:	03c30371 	.word	0x03c30371
  408794:	03c303c3 	.word	0x03c303c3
  408798:	036a03c3 	.word	0x036a03c3
  40879c:	03c303c3 	.word	0x03c303c3
  4087a0:	03c30078 	.word	0x03c30078
  4087a4:	03c303c3 	.word	0x03c303c3
  4087a8:	03c303c3 	.word	0x03c303c3
  4087ac:	03c30059 	.word	0x03c30059
  4087b0:	02af03c3 	.word	0x02af03c3
  4087b4:	03c303c3 	.word	0x03c303c3
  4087b8:	03c303c3 	.word	0x03c303c3
  4087bc:	03c303c3 	.word	0x03c303c3
  4087c0:	03c303c3 	.word	0x03c303c3
  4087c4:	03c303c3 	.word	0x03c303c3
  4087c8:	03480337 	.word	0x03480337
  4087cc:	03710371 	.word	0x03710371
  4087d0:	02ff0371 	.word	0x02ff0371
  4087d4:	03c30348 	.word	0x03c30348
  4087d8:	030803c3 	.word	0x030803c3
  4087dc:	02c503c3 	.word	0x02c503c3
  4087e0:	0320007c 	.word	0x0320007c
  4087e4:	03c303a3 	.word	0x03c303a3
  4087e8:	03c302d9 	.word	0x03c302d9
  4087ec:	03c3005f 	.word	0x03c3005f
  4087f0:	00de03c3 	.word	0x00de03c3
  4087f4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4087f8:	f04c 0c10 	orr.w	ip, ip, #16
  4087fc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408800:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408802:	06a2      	lsls	r2, r4, #26
  408804:	f100 8354 	bmi.w	408eb0 <_svfprintf_r+0x838>
  408808:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40880a:	06e3      	lsls	r3, r4, #27
  40880c:	f100 85bd 	bmi.w	40938a <_svfprintf_r+0xd12>
  408810:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408814:	f01c 0f40 	tst.w	ip, #64	; 0x40
  408818:	f000 85b7 	beq.w	40938a <_svfprintf_r+0xd12>
  40881c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408820:	2500      	movs	r5, #0
  408822:	f8bc 4000 	ldrh.w	r4, [ip]
  408826:	f10c 0c04 	add.w	ip, ip, #4
  40882a:	2301      	movs	r3, #1
  40882c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408830:	e08c      	b.n	40894c <_svfprintf_r+0x2d4>
  408832:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408834:	f045 0510 	orr.w	r5, r5, #16
  408838:	9509      	str	r5, [sp, #36]	; 0x24
  40883a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40883e:	f01c 0320 	ands.w	r3, ip, #32
  408842:	f040 832a 	bne.w	408e9a <_svfprintf_r+0x822>
  408846:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40884a:	f01c 0210 	ands.w	r2, ip, #16
  40884e:	f040 85a4 	bne.w	40939a <_svfprintf_r+0xd22>
  408852:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408856:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40885a:	f000 859e 	beq.w	40939a <_svfprintf_r+0xd22>
  40885e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408862:	4613      	mov	r3, r2
  408864:	f8bc 4000 	ldrh.w	r4, [ip]
  408868:	f10c 0c04 	add.w	ip, ip, #4
  40886c:	2500      	movs	r5, #0
  40886e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408872:	e06b      	b.n	40894c <_svfprintf_r+0x2d4>
  408874:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  408876:	9310      	str	r3, [sp, #64]	; 0x40
  408878:	4264      	negs	r4, r4
  40887a:	940f      	str	r4, [sp, #60]	; 0x3c
  40887c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40887e:	f045 0504 	orr.w	r5, r5, #4
  408882:	9509      	str	r5, [sp, #36]	; 0x24
  408884:	f899 8000 	ldrb.w	r8, [r9]
  408888:	e752      	b.n	408730 <_svfprintf_r+0xb8>
  40888a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40888c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40888e:	aa2b      	add	r2, sp, #172	; 0xac
  408890:	f004 fe02 	bl	40d498 <__ssprint_r>
  408894:	b940      	cbnz	r0, 4088a8 <_svfprintf_r+0x230>
  408896:	ae38      	add	r6, sp, #224	; 0xe0
  408898:	e736      	b.n	408708 <_svfprintf_r+0x90>
  40889a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40889c:	b123      	cbz	r3, 4088a8 <_svfprintf_r+0x230>
  40889e:	980d      	ldr	r0, [sp, #52]	; 0x34
  4088a0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4088a2:	aa2b      	add	r2, sp, #172	; 0xac
  4088a4:	f004 fdf8 	bl	40d498 <__ssprint_r>
  4088a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4088aa:	980e      	ldr	r0, [sp, #56]	; 0x38
  4088ac:	89a3      	ldrh	r3, [r4, #12]
  4088ae:	f013 0f40 	tst.w	r3, #64	; 0x40
  4088b2:	bf18      	it	ne
  4088b4:	f04f 30ff 	movne.w	r0, #4294967295
  4088b8:	b049      	add	sp, #292	; 0x124
  4088ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4088be:	464c      	mov	r4, r9
  4088c0:	e725      	b.n	40870e <_svfprintf_r+0x96>
  4088c2:	f899 8000 	ldrb.w	r8, [r9]
  4088c6:	f109 0001 	add.w	r0, r9, #1
  4088ca:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  4088ce:	f001 810c 	beq.w	409aea <_svfprintf_r+0x1472>
  4088d2:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4088d6:	2b09      	cmp	r3, #9
  4088d8:	bf98      	it	ls
  4088da:	2100      	movls	r1, #0
  4088dc:	f201 806b 	bhi.w	4099b6 <_svfprintf_r+0x133e>
  4088e0:	f810 8b01 	ldrb.w	r8, [r0], #1
  4088e4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4088e8:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  4088ec:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4088f0:	2b09      	cmp	r3, #9
  4088f2:	d9f5      	bls.n	4088e0 <_svfprintf_r+0x268>
  4088f4:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  4088f8:	910a      	str	r1, [sp, #40]	; 0x28
  4088fa:	4681      	mov	r9, r0
  4088fc:	e71a      	b.n	408734 <_svfprintf_r+0xbc>
  4088fe:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408900:	4ca1      	ldr	r4, [pc, #644]	; (408b88 <_svfprintf_r+0x510>)
  408902:	06af      	lsls	r7, r5, #26
  408904:	941a      	str	r4, [sp, #104]	; 0x68
  408906:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40890a:	f140 81d1 	bpl.w	408cb0 <_svfprintf_r+0x638>
  40890e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408912:	f10c 0307 	add.w	r3, ip, #7
  408916:	f023 0307 	bic.w	r3, r3, #7
  40891a:	f103 0408 	add.w	r4, r3, #8
  40891e:	9410      	str	r4, [sp, #64]	; 0x40
  408920:	e9d3 4500 	ldrd	r4, r5, [r3]
  408924:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408928:	f01c 0f01 	tst.w	ip, #1
  40892c:	f000 8462 	beq.w	4091f4 <_svfprintf_r+0xb7c>
  408930:	ea54 0005 	orrs.w	r0, r4, r5
  408934:	f000 845e 	beq.w	4091f4 <_svfprintf_r+0xb7c>
  408938:	2330      	movs	r3, #48	; 0x30
  40893a:	f04c 0c02 	orr.w	ip, ip, #2
  40893e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  408942:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  408946:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40894a:	2302      	movs	r3, #2
  40894c:	f04f 0a00 	mov.w	sl, #0
  408950:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408954:	990a      	ldr	r1, [sp, #40]	; 0x28
  408956:	2900      	cmp	r1, #0
  408958:	db05      	blt.n	408966 <_svfprintf_r+0x2ee>
  40895a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40895e:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  408962:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408966:	ea54 0005 	orrs.w	r0, r4, r5
  40896a:	f040 82c5 	bne.w	408ef8 <_svfprintf_r+0x880>
  40896e:	990a      	ldr	r1, [sp, #40]	; 0x28
  408970:	2900      	cmp	r1, #0
  408972:	f040 82c1 	bne.w	408ef8 <_svfprintf_r+0x880>
  408976:	2b00      	cmp	r3, #0
  408978:	f040 8438 	bne.w	4091ec <_svfprintf_r+0xb74>
  40897c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408980:	f01c 0f01 	tst.w	ip, #1
  408984:	f000 8432 	beq.w	4091ec <_svfprintf_r+0xb74>
  408988:	af48      	add	r7, sp, #288	; 0x120
  40898a:	2330      	movs	r3, #48	; 0x30
  40898c:	9d08      	ldr	r5, [sp, #32]
  40898e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  408992:	1bec      	subs	r4, r5, r7
  408994:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  408998:	2500      	movs	r5, #0
  40899a:	4564      	cmp	r4, ip
  40899c:	bfa8      	it	ge
  40899e:	46a4      	movge	ip, r4
  4089a0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4089a4:	9514      	str	r5, [sp, #80]	; 0x50
  4089a6:	f1ba 0f00 	cmp.w	sl, #0
  4089aa:	d002      	beq.n	4089b2 <_svfprintf_r+0x33a>
  4089ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4089ae:	3501      	adds	r5, #1
  4089b0:	950b      	str	r5, [sp, #44]	; 0x2c
  4089b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4089b4:	f013 0302 	ands.w	r3, r3, #2
  4089b8:	9312      	str	r3, [sp, #72]	; 0x48
  4089ba:	d002      	beq.n	4089c2 <_svfprintf_r+0x34a>
  4089bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4089be:	3502      	adds	r5, #2
  4089c0:	950b      	str	r5, [sp, #44]	; 0x2c
  4089c2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4089c6:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  4089ca:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  4089ce:	f040 8290 	bne.w	408ef2 <_svfprintf_r+0x87a>
  4089d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4089d4:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  4089d8:	ebcc 0b05 	rsb	fp, ip, r5
  4089dc:	f1bb 0f00 	cmp.w	fp, #0
  4089e0:	f340 8287 	ble.w	408ef2 <_svfprintf_r+0x87a>
  4089e4:	f1bb 0f10 	cmp.w	fp, #16
  4089e8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4089ea:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4089ec:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 408b90 <_svfprintf_r+0x518>
  4089f0:	dd2c      	ble.n	408a4c <_svfprintf_r+0x3d4>
  4089f2:	971b      	str	r7, [sp, #108]	; 0x6c
  4089f4:	4630      	mov	r0, r6
  4089f6:	4657      	mov	r7, sl
  4089f8:	2510      	movs	r5, #16
  4089fa:	46ca      	mov	sl, r9
  4089fc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  4089fe:	46a1      	mov	r9, r4
  408a00:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  408a02:	e006      	b.n	408a12 <_svfprintf_r+0x39a>
  408a04:	f1ab 0b10 	sub.w	fp, fp, #16
  408a08:	f1bb 0f10 	cmp.w	fp, #16
  408a0c:	f100 0008 	add.w	r0, r0, #8
  408a10:	dd17      	ble.n	408a42 <_svfprintf_r+0x3ca>
  408a12:	3201      	adds	r2, #1
  408a14:	3110      	adds	r1, #16
  408a16:	2a07      	cmp	r2, #7
  408a18:	912d      	str	r1, [sp, #180]	; 0xb4
  408a1a:	922c      	str	r2, [sp, #176]	; 0xb0
  408a1c:	6007      	str	r7, [r0, #0]
  408a1e:	6045      	str	r5, [r0, #4]
  408a20:	ddf0      	ble.n	408a04 <_svfprintf_r+0x38c>
  408a22:	4620      	mov	r0, r4
  408a24:	4631      	mov	r1, r6
  408a26:	aa2b      	add	r2, sp, #172	; 0xac
  408a28:	f004 fd36 	bl	40d498 <__ssprint_r>
  408a2c:	2800      	cmp	r0, #0
  408a2e:	f47f af3b 	bne.w	4088a8 <_svfprintf_r+0x230>
  408a32:	f1ab 0b10 	sub.w	fp, fp, #16
  408a36:	f1bb 0f10 	cmp.w	fp, #16
  408a3a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408a3c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  408a3e:	a838      	add	r0, sp, #224	; 0xe0
  408a40:	dce7      	bgt.n	408a12 <_svfprintf_r+0x39a>
  408a42:	464c      	mov	r4, r9
  408a44:	46d1      	mov	r9, sl
  408a46:	46ba      	mov	sl, r7
  408a48:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  408a4a:	4606      	mov	r6, r0
  408a4c:	3201      	adds	r2, #1
  408a4e:	eb0b 0c01 	add.w	ip, fp, r1
  408a52:	2a07      	cmp	r2, #7
  408a54:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408a58:	922c      	str	r2, [sp, #176]	; 0xb0
  408a5a:	e886 0c00 	stmia.w	r6, {sl, fp}
  408a5e:	f300 841a 	bgt.w	409296 <_svfprintf_r+0xc1e>
  408a62:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408a66:	3608      	adds	r6, #8
  408a68:	f1ba 0f00 	cmp.w	sl, #0
  408a6c:	d00f      	beq.n	408a8e <_svfprintf_r+0x416>
  408a6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408a70:	f10c 0c01 	add.w	ip, ip, #1
  408a74:	3301      	adds	r3, #1
  408a76:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  408a7a:	2201      	movs	r2, #1
  408a7c:	2b07      	cmp	r3, #7
  408a7e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408a82:	932c      	str	r3, [sp, #176]	; 0xb0
  408a84:	e886 0006 	stmia.w	r6, {r1, r2}
  408a88:	f300 83a4 	bgt.w	4091d4 <_svfprintf_r+0xb5c>
  408a8c:	3608      	adds	r6, #8
  408a8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  408a90:	b173      	cbz	r3, 408ab0 <_svfprintf_r+0x438>
  408a92:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408a94:	f10c 0c02 	add.w	ip, ip, #2
  408a98:	3301      	adds	r3, #1
  408a9a:	a924      	add	r1, sp, #144	; 0x90
  408a9c:	2202      	movs	r2, #2
  408a9e:	2b07      	cmp	r3, #7
  408aa0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408aa4:	932c      	str	r3, [sp, #176]	; 0xb0
  408aa6:	e886 0006 	stmia.w	r6, {r1, r2}
  408aaa:	f300 8387 	bgt.w	4091bc <_svfprintf_r+0xb44>
  408aae:	3608      	adds	r6, #8
  408ab0:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  408ab2:	2d80      	cmp	r5, #128	; 0x80
  408ab4:	f000 82ca 	beq.w	40904c <_svfprintf_r+0x9d4>
  408ab8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  408aba:	ebc4 0a05 	rsb	sl, r4, r5
  408abe:	f1ba 0f00 	cmp.w	sl, #0
  408ac2:	dd3b      	ble.n	408b3c <_svfprintf_r+0x4c4>
  408ac4:	f1ba 0f10 	cmp.w	sl, #16
  408ac8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408aca:	4d30      	ldr	r5, [pc, #192]	; (408b8c <_svfprintf_r+0x514>)
  408acc:	dd2b      	ble.n	408b26 <_svfprintf_r+0x4ae>
  408ace:	940a      	str	r4, [sp, #40]	; 0x28
  408ad0:	4632      	mov	r2, r6
  408ad2:	f04f 0b10 	mov.w	fp, #16
  408ad6:	462e      	mov	r6, r5
  408ad8:	4661      	mov	r1, ip
  408ada:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  408adc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408ade:	e006      	b.n	408aee <_svfprintf_r+0x476>
  408ae0:	f1aa 0a10 	sub.w	sl, sl, #16
  408ae4:	f1ba 0f10 	cmp.w	sl, #16
  408ae8:	f102 0208 	add.w	r2, r2, #8
  408aec:	dd17      	ble.n	408b1e <_svfprintf_r+0x4a6>
  408aee:	3301      	adds	r3, #1
  408af0:	3110      	adds	r1, #16
  408af2:	2b07      	cmp	r3, #7
  408af4:	912d      	str	r1, [sp, #180]	; 0xb4
  408af6:	932c      	str	r3, [sp, #176]	; 0xb0
  408af8:	e882 0840 	stmia.w	r2, {r6, fp}
  408afc:	ddf0      	ble.n	408ae0 <_svfprintf_r+0x468>
  408afe:	4620      	mov	r0, r4
  408b00:	4629      	mov	r1, r5
  408b02:	aa2b      	add	r2, sp, #172	; 0xac
  408b04:	f004 fcc8 	bl	40d498 <__ssprint_r>
  408b08:	2800      	cmp	r0, #0
  408b0a:	f47f aecd 	bne.w	4088a8 <_svfprintf_r+0x230>
  408b0e:	f1aa 0a10 	sub.w	sl, sl, #16
  408b12:	f1ba 0f10 	cmp.w	sl, #16
  408b16:	992d      	ldr	r1, [sp, #180]	; 0xb4
  408b18:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408b1a:	aa38      	add	r2, sp, #224	; 0xe0
  408b1c:	dce7      	bgt.n	408aee <_svfprintf_r+0x476>
  408b1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408b20:	4635      	mov	r5, r6
  408b22:	468c      	mov	ip, r1
  408b24:	4616      	mov	r6, r2
  408b26:	3301      	adds	r3, #1
  408b28:	44d4      	add	ip, sl
  408b2a:	2b07      	cmp	r3, #7
  408b2c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408b30:	932c      	str	r3, [sp, #176]	; 0xb0
  408b32:	e886 0420 	stmia.w	r6, {r5, sl}
  408b36:	f300 8335 	bgt.w	4091a4 <_svfprintf_r+0xb2c>
  408b3a:	3608      	adds	r6, #8
  408b3c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408b3e:	05ed      	lsls	r5, r5, #23
  408b40:	f100 8224 	bmi.w	408f8c <_svfprintf_r+0x914>
  408b44:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408b46:	44a4      	add	ip, r4
  408b48:	3301      	adds	r3, #1
  408b4a:	2b07      	cmp	r3, #7
  408b4c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408b50:	6037      	str	r7, [r6, #0]
  408b52:	6074      	str	r4, [r6, #4]
  408b54:	932c      	str	r3, [sp, #176]	; 0xb0
  408b56:	f300 830f 	bgt.w	409178 <_svfprintf_r+0xb00>
  408b5a:	3608      	adds	r6, #8
  408b5c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408b5e:	0763      	lsls	r3, r4, #29
  408b60:	d549      	bpl.n	408bf6 <_svfprintf_r+0x57e>
  408b62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408b64:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408b66:	1a2c      	subs	r4, r5, r0
  408b68:	2c00      	cmp	r4, #0
  408b6a:	dd44      	ble.n	408bf6 <_svfprintf_r+0x57e>
  408b6c:	2c10      	cmp	r4, #16
  408b6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408b70:	f8df a01c 	ldr.w	sl, [pc, #28]	; 408b90 <_svfprintf_r+0x518>
  408b74:	dd2b      	ble.n	408bce <_svfprintf_r+0x556>
  408b76:	4657      	mov	r7, sl
  408b78:	2510      	movs	r5, #16
  408b7a:	4662      	mov	r2, ip
  408b7c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  408b80:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  408b84:	e00b      	b.n	408b9e <_svfprintf_r+0x526>
  408b86:	bf00      	nop
  408b88:	00410044 	.word	0x00410044
  408b8c:	00410010 	.word	0x00410010
  408b90:	00410064 	.word	0x00410064
  408b94:	3c10      	subs	r4, #16
  408b96:	2c10      	cmp	r4, #16
  408b98:	f106 0608 	add.w	r6, r6, #8
  408b9c:	dd15      	ble.n	408bca <_svfprintf_r+0x552>
  408b9e:	3301      	adds	r3, #1
  408ba0:	3210      	adds	r2, #16
  408ba2:	2b07      	cmp	r3, #7
  408ba4:	922d      	str	r2, [sp, #180]	; 0xb4
  408ba6:	932c      	str	r3, [sp, #176]	; 0xb0
  408ba8:	6037      	str	r7, [r6, #0]
  408baa:	6075      	str	r5, [r6, #4]
  408bac:	ddf2      	ble.n	408b94 <_svfprintf_r+0x51c>
  408bae:	4650      	mov	r0, sl
  408bb0:	4641      	mov	r1, r8
  408bb2:	aa2b      	add	r2, sp, #172	; 0xac
  408bb4:	f004 fc70 	bl	40d498 <__ssprint_r>
  408bb8:	2800      	cmp	r0, #0
  408bba:	f47f ae75 	bne.w	4088a8 <_svfprintf_r+0x230>
  408bbe:	3c10      	subs	r4, #16
  408bc0:	2c10      	cmp	r4, #16
  408bc2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  408bc4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408bc6:	ae38      	add	r6, sp, #224	; 0xe0
  408bc8:	dce9      	bgt.n	408b9e <_svfprintf_r+0x526>
  408bca:	4694      	mov	ip, r2
  408bcc:	46ba      	mov	sl, r7
  408bce:	3301      	adds	r3, #1
  408bd0:	44a4      	add	ip, r4
  408bd2:	2b07      	cmp	r3, #7
  408bd4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408bd8:	932c      	str	r3, [sp, #176]	; 0xb0
  408bda:	f8c6 a000 	str.w	sl, [r6]
  408bde:	6074      	str	r4, [r6, #4]
  408be0:	dd09      	ble.n	408bf6 <_svfprintf_r+0x57e>
  408be2:	980d      	ldr	r0, [sp, #52]	; 0x34
  408be4:	990c      	ldr	r1, [sp, #48]	; 0x30
  408be6:	aa2b      	add	r2, sp, #172	; 0xac
  408be8:	f004 fc56 	bl	40d498 <__ssprint_r>
  408bec:	2800      	cmp	r0, #0
  408bee:	f47f ae5b 	bne.w	4088a8 <_svfprintf_r+0x230>
  408bf2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408bf6:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408bf8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  408bfa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  408bfc:	42a8      	cmp	r0, r5
  408bfe:	bfac      	ite	ge
  408c00:	1824      	addge	r4, r4, r0
  408c02:	1964      	addlt	r4, r4, r5
  408c04:	940e      	str	r4, [sp, #56]	; 0x38
  408c06:	f1bc 0f00 	cmp.w	ip, #0
  408c0a:	f040 82c1 	bne.w	409190 <_svfprintf_r+0xb18>
  408c0e:	2300      	movs	r3, #0
  408c10:	932c      	str	r3, [sp, #176]	; 0xb0
  408c12:	ae38      	add	r6, sp, #224	; 0xe0
  408c14:	e556      	b.n	4086c4 <_svfprintf_r+0x4c>
  408c16:	f899 8000 	ldrb.w	r8, [r9]
  408c1a:	2a00      	cmp	r2, #0
  408c1c:	f47f ad88 	bne.w	408730 <_svfprintf_r+0xb8>
  408c20:	2220      	movs	r2, #32
  408c22:	e585      	b.n	408730 <_svfprintf_r+0xb8>
  408c24:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408c26:	f045 0501 	orr.w	r5, r5, #1
  408c2a:	9509      	str	r5, [sp, #36]	; 0x24
  408c2c:	f899 8000 	ldrb.w	r8, [r9]
  408c30:	e57e      	b.n	408730 <_svfprintf_r+0xb8>
  408c32:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408c34:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  408c38:	9509      	str	r5, [sp, #36]	; 0x24
  408c3a:	f899 8000 	ldrb.w	r8, [r9]
  408c3e:	e577      	b.n	408730 <_svfprintf_r+0xb8>
  408c40:	2400      	movs	r4, #0
  408c42:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408c46:	940f      	str	r4, [sp, #60]	; 0x3c
  408c48:	4621      	mov	r1, r4
  408c4a:	f819 8b01 	ldrb.w	r8, [r9], #1
  408c4e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  408c52:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  408c56:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  408c5a:	2b09      	cmp	r3, #9
  408c5c:	d9f5      	bls.n	408c4a <_svfprintf_r+0x5d2>
  408c5e:	910f      	str	r1, [sp, #60]	; 0x3c
  408c60:	e568      	b.n	408734 <_svfprintf_r+0xbc>
  408c62:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408c66:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408c6a:	f04c 0c10 	orr.w	ip, ip, #16
  408c6e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408c72:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408c74:	06a5      	lsls	r5, r4, #26
  408c76:	f140 80b2 	bpl.w	408dde <_svfprintf_r+0x766>
  408c7a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408c7c:	1de9      	adds	r1, r5, #7
  408c7e:	f021 0107 	bic.w	r1, r1, #7
  408c82:	e9d1 2300 	ldrd	r2, r3, [r1]
  408c86:	3108      	adds	r1, #8
  408c88:	9110      	str	r1, [sp, #64]	; 0x40
  408c8a:	4614      	mov	r4, r2
  408c8c:	461d      	mov	r5, r3
  408c8e:	2a00      	cmp	r2, #0
  408c90:	f173 0c00 	sbcs.w	ip, r3, #0
  408c94:	f2c0 8394 	blt.w	4093c0 <_svfprintf_r+0xd48>
  408c98:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408c9c:	2301      	movs	r3, #1
  408c9e:	e659      	b.n	408954 <_svfprintf_r+0x2dc>
  408ca0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408ca2:	4cb6      	ldr	r4, [pc, #728]	; (408f7c <_svfprintf_r+0x904>)
  408ca4:	06af      	lsls	r7, r5, #26
  408ca6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408caa:	941a      	str	r4, [sp, #104]	; 0x68
  408cac:	f53f ae2f 	bmi.w	40890e <_svfprintf_r+0x296>
  408cb0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408cb2:	06ed      	lsls	r5, r5, #27
  408cb4:	f140 8443 	bpl.w	40953e <_svfprintf_r+0xec6>
  408cb8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408cbc:	2500      	movs	r5, #0
  408cbe:	f8dc 4000 	ldr.w	r4, [ip]
  408cc2:	f10c 0c04 	add.w	ip, ip, #4
  408cc6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408cca:	e62b      	b.n	408924 <_svfprintf_r+0x2ac>
  408ccc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408cd0:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408cd4:	f01c 0f20 	tst.w	ip, #32
  408cd8:	f000 8440 	beq.w	40955c <_svfprintf_r+0xee4>
  408cdc:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408cde:	6821      	ldr	r1, [r4, #0]
  408ce0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408ce2:	17e5      	asrs	r5, r4, #31
  408ce4:	462b      	mov	r3, r5
  408ce6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408ce8:	4622      	mov	r2, r4
  408cea:	3504      	adds	r5, #4
  408cec:	9510      	str	r5, [sp, #64]	; 0x40
  408cee:	e9c1 2300 	strd	r2, r3, [r1]
  408cf2:	e4e7      	b.n	4086c4 <_svfprintf_r+0x4c>
  408cf4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408cf6:	f04f 0a00 	mov.w	sl, #0
  408cfa:	6827      	ldr	r7, [r4, #0]
  408cfc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  408d00:	1d25      	adds	r5, r4, #4
  408d02:	2f00      	cmp	r7, #0
  408d04:	f000 85e9 	beq.w	4098da <_svfprintf_r+0x1262>
  408d08:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408d0a:	4638      	mov	r0, r7
  408d0c:	2c00      	cmp	r4, #0
  408d0e:	f2c0 859b 	blt.w	409848 <_svfprintf_r+0x11d0>
  408d12:	4651      	mov	r1, sl
  408d14:	4622      	mov	r2, r4
  408d16:	f003 fda5 	bl	40c864 <memchr>
  408d1a:	2800      	cmp	r0, #0
  408d1c:	f000 8613 	beq.w	409946 <_svfprintf_r+0x12ce>
  408d20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408d22:	1bc0      	subs	r0, r0, r7
  408d24:	42a0      	cmp	r0, r4
  408d26:	bfb8      	it	lt
  408d28:	4604      	movlt	r4, r0
  408d2a:	9510      	str	r5, [sp, #64]	; 0x40
  408d2c:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  408d30:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  408d34:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  408d38:	950b      	str	r5, [sp, #44]	; 0x2c
  408d3a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408d3e:	e632      	b.n	4089a6 <_svfprintf_r+0x32e>
  408d40:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408d44:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  408d48:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408d4c:	f899 8000 	ldrb.w	r8, [r9]
  408d50:	e4ee      	b.n	408730 <_svfprintf_r+0xb8>
  408d52:	f899 8000 	ldrb.w	r8, [r9]
  408d56:	464b      	mov	r3, r9
  408d58:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  408d5c:	f000 847f 	beq.w	40965e <_svfprintf_r+0xfe6>
  408d60:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408d62:	f045 0510 	orr.w	r5, r5, #16
  408d66:	9509      	str	r5, [sp, #36]	; 0x24
  408d68:	e4e2      	b.n	408730 <_svfprintf_r+0xb8>
  408d6a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408d6c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408d6e:	6824      	ldr	r4, [r4, #0]
  408d70:	1d2b      	adds	r3, r5, #4
  408d72:	2c00      	cmp	r4, #0
  408d74:	940f      	str	r4, [sp, #60]	; 0x3c
  408d76:	f6ff ad7d 	blt.w	408874 <_svfprintf_r+0x1fc>
  408d7a:	9310      	str	r3, [sp, #64]	; 0x40
  408d7c:	f899 8000 	ldrb.w	r8, [r9]
  408d80:	e4d6      	b.n	408730 <_svfprintf_r+0xb8>
  408d82:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408d84:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408d88:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408d8a:	487d      	ldr	r0, [pc, #500]	; (408f80 <_svfprintf_r+0x908>)
  408d8c:	3504      	adds	r5, #4
  408d8e:	681c      	ldr	r4, [r3, #0]
  408d90:	f04f 0878 	mov.w	r8, #120	; 0x78
  408d94:	2330      	movs	r3, #48	; 0x30
  408d96:	f04c 0c02 	orr.w	ip, ip, #2
  408d9a:	9510      	str	r5, [sp, #64]	; 0x40
  408d9c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  408da0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408da4:	2500      	movs	r5, #0
  408da6:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  408daa:	901a      	str	r0, [sp, #104]	; 0x68
  408dac:	2302      	movs	r3, #2
  408dae:	e5cd      	b.n	40894c <_svfprintf_r+0x2d4>
  408db0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  408db2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408db4:	681a      	ldr	r2, [r3, #0]
  408db6:	2401      	movs	r4, #1
  408db8:	2300      	movs	r3, #0
  408dba:	3504      	adds	r5, #4
  408dbc:	469a      	mov	sl, r3
  408dbe:	940b      	str	r4, [sp, #44]	; 0x2c
  408dc0:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  408dc4:	9510      	str	r5, [sp, #64]	; 0x40
  408dc6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  408dca:	930a      	str	r3, [sp, #40]	; 0x28
  408dcc:	9314      	str	r3, [sp, #80]	; 0x50
  408dce:	af2e      	add	r7, sp, #184	; 0xb8
  408dd0:	e5ef      	b.n	4089b2 <_svfprintf_r+0x33a>
  408dd2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408dd4:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408dd8:	06a5      	lsls	r5, r4, #26
  408dda:	f53f af4e 	bmi.w	408c7a <_svfprintf_r+0x602>
  408dde:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408de2:	f01c 0f10 	tst.w	ip, #16
  408de6:	f040 82df 	bne.w	4093a8 <_svfprintf_r+0xd30>
  408dea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408dee:	f01c 0f40 	tst.w	ip, #64	; 0x40
  408df2:	f000 82d9 	beq.w	4093a8 <_svfprintf_r+0xd30>
  408df6:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  408dfa:	f9bc 4000 	ldrsh.w	r4, [ip]
  408dfe:	f10c 0c04 	add.w	ip, ip, #4
  408e02:	17e5      	asrs	r5, r4, #31
  408e04:	4622      	mov	r2, r4
  408e06:	462b      	mov	r3, r5
  408e08:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408e0c:	e73f      	b.n	408c8e <_svfprintf_r+0x616>
  408e0e:	f899 8000 	ldrb.w	r8, [r9]
  408e12:	222b      	movs	r2, #43	; 0x2b
  408e14:	e48c      	b.n	408730 <_svfprintf_r+0xb8>
  408e16:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408e18:	f045 0508 	orr.w	r5, r5, #8
  408e1c:	9509      	str	r5, [sp, #36]	; 0x24
  408e1e:	f899 8000 	ldrb.w	r8, [r9]
  408e22:	e485      	b.n	408730 <_svfprintf_r+0xb8>
  408e24:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408e26:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408e2a:	1deb      	adds	r3, r5, #7
  408e2c:	f023 0307 	bic.w	r3, r3, #7
  408e30:	f103 0c08 	add.w	ip, r3, #8
  408e34:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408e38:	e9d3 4500 	ldrd	r4, r5, [r3]
  408e3c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  408e40:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408e44:	f004 faac 	bl	40d3a0 <__fpclassifyd>
  408e48:	2801      	cmp	r0, #1
  408e4a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408e4e:	f040 835c 	bne.w	40950a <_svfprintf_r+0xe92>
  408e52:	2200      	movs	r2, #0
  408e54:	2300      	movs	r3, #0
  408e56:	f006 f899 	bl	40ef8c <__aeabi_dcmplt>
  408e5a:	2800      	cmp	r0, #0
  408e5c:	f040 8563 	bne.w	409926 <_svfprintf_r+0x12ae>
  408e60:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  408e64:	2503      	movs	r5, #3
  408e66:	950b      	str	r5, [sp, #44]	; 0x2c
  408e68:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408e6a:	4f46      	ldr	r7, [pc, #280]	; (408f84 <_svfprintf_r+0x90c>)
  408e6c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  408e70:	4b45      	ldr	r3, [pc, #276]	; (408f88 <_svfprintf_r+0x910>)
  408e72:	2400      	movs	r4, #0
  408e74:	9509      	str	r5, [sp, #36]	; 0x24
  408e76:	2500      	movs	r5, #0
  408e78:	940a      	str	r4, [sp, #40]	; 0x28
  408e7a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  408e7e:	bfd8      	it	le
  408e80:	461f      	movle	r7, r3
  408e82:	2403      	movs	r4, #3
  408e84:	9514      	str	r5, [sp, #80]	; 0x50
  408e86:	e58e      	b.n	4089a6 <_svfprintf_r+0x32e>
  408e88:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  408e8c:	f04c 0c20 	orr.w	ip, ip, #32
  408e90:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  408e94:	f899 8000 	ldrb.w	r8, [r9]
  408e98:	e44a      	b.n	408730 <_svfprintf_r+0xb8>
  408e9a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408e9c:	1de3      	adds	r3, r4, #7
  408e9e:	f023 0307 	bic.w	r3, r3, #7
  408ea2:	f103 0508 	add.w	r5, r3, #8
  408ea6:	9510      	str	r5, [sp, #64]	; 0x40
  408ea8:	e9d3 4500 	ldrd	r4, r5, [r3]
  408eac:	2300      	movs	r3, #0
  408eae:	e54d      	b.n	40894c <_svfprintf_r+0x2d4>
  408eb0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  408eb2:	1deb      	adds	r3, r5, #7
  408eb4:	f023 0307 	bic.w	r3, r3, #7
  408eb8:	f103 0c08 	add.w	ip, r3, #8
  408ebc:	e9d3 4500 	ldrd	r4, r5, [r3]
  408ec0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  408ec4:	2301      	movs	r3, #1
  408ec6:	e541      	b.n	40894c <_svfprintf_r+0x2d4>
  408ec8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  408ecc:	f1b8 0f00 	cmp.w	r8, #0
  408ed0:	f43f ace3 	beq.w	40889a <_svfprintf_r+0x222>
  408ed4:	2300      	movs	r3, #0
  408ed6:	f04f 0c01 	mov.w	ip, #1
  408eda:	469a      	mov	sl, r3
  408edc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  408ee0:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  408ee4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  408ee8:	930a      	str	r3, [sp, #40]	; 0x28
  408eea:	9314      	str	r3, [sp, #80]	; 0x50
  408eec:	4664      	mov	r4, ip
  408eee:	af2e      	add	r7, sp, #184	; 0xb8
  408ef0:	e55f      	b.n	4089b2 <_svfprintf_r+0x33a>
  408ef2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  408ef6:	e5b7      	b.n	408a68 <_svfprintf_r+0x3f0>
  408ef8:	2b01      	cmp	r3, #1
  408efa:	f000 80ec 	beq.w	4090d6 <_svfprintf_r+0xa5e>
  408efe:	2b02      	cmp	r3, #2
  408f00:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  408f04:	d118      	bne.n	408f38 <_svfprintf_r+0x8c0>
  408f06:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  408f0a:	4619      	mov	r1, r3
  408f0c:	f004 000f 	and.w	r0, r4, #15
  408f10:	0922      	lsrs	r2, r4, #4
  408f12:	f81c 0000 	ldrb.w	r0, [ip, r0]
  408f16:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  408f1a:	092b      	lsrs	r3, r5, #4
  408f1c:	7008      	strb	r0, [r1, #0]
  408f1e:	ea52 0003 	orrs.w	r0, r2, r3
  408f22:	460f      	mov	r7, r1
  408f24:	4614      	mov	r4, r2
  408f26:	461d      	mov	r5, r3
  408f28:	f101 31ff 	add.w	r1, r1, #4294967295
  408f2c:	d1ee      	bne.n	408f0c <_svfprintf_r+0x894>
  408f2e:	9d08      	ldr	r5, [sp, #32]
  408f30:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  408f34:	1bec      	subs	r4, r5, r7
  408f36:	e52d      	b.n	408994 <_svfprintf_r+0x31c>
  408f38:	08e0      	lsrs	r0, r4, #3
  408f3a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  408f3e:	f004 0207 	and.w	r2, r4, #7
  408f42:	08e9      	lsrs	r1, r5, #3
  408f44:	3230      	adds	r2, #48	; 0x30
  408f46:	ea50 0c01 	orrs.w	ip, r0, r1
  408f4a:	461f      	mov	r7, r3
  408f4c:	701a      	strb	r2, [r3, #0]
  408f4e:	4604      	mov	r4, r0
  408f50:	460d      	mov	r5, r1
  408f52:	f103 33ff 	add.w	r3, r3, #4294967295
  408f56:	d1ef      	bne.n	408f38 <_svfprintf_r+0x8c0>
  408f58:	9c09      	ldr	r4, [sp, #36]	; 0x24
  408f5a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  408f5e:	07e0      	lsls	r0, r4, #31
  408f60:	4639      	mov	r1, r7
  408f62:	f140 80c1 	bpl.w	4090e8 <_svfprintf_r+0xa70>
  408f66:	2a30      	cmp	r2, #48	; 0x30
  408f68:	f000 80be 	beq.w	4090e8 <_svfprintf_r+0xa70>
  408f6c:	9d08      	ldr	r5, [sp, #32]
  408f6e:	461f      	mov	r7, r3
  408f70:	2330      	movs	r3, #48	; 0x30
  408f72:	1bec      	subs	r4, r5, r7
  408f74:	f801 3c01 	strb.w	r3, [r1, #-1]
  408f78:	e50c      	b.n	408994 <_svfprintf_r+0x31c>
  408f7a:	bf00      	nop
  408f7c:	00410030 	.word	0x00410030
  408f80:	00410044 	.word	0x00410044
  408f84:	00410024 	.word	0x00410024
  408f88:	00410020 	.word	0x00410020
  408f8c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  408f90:	f340 80ad 	ble.w	4090ee <_svfprintf_r+0xa76>
  408f94:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  408f98:	2200      	movs	r2, #0
  408f9a:	2300      	movs	r3, #0
  408f9c:	f8cd c01c 	str.w	ip, [sp, #28]
  408fa0:	f005 ffea 	bl	40ef78 <__aeabi_dcmpeq>
  408fa4:	f8dd c01c 	ldr.w	ip, [sp, #28]
  408fa8:	2800      	cmp	r0, #0
  408faa:	f000 8126 	beq.w	4091fa <_svfprintf_r+0xb82>
  408fae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408fb0:	49aa      	ldr	r1, [pc, #680]	; (40925c <_svfprintf_r+0xbe4>)
  408fb2:	3301      	adds	r3, #1
  408fb4:	f10c 0c01 	add.w	ip, ip, #1
  408fb8:	2201      	movs	r2, #1
  408fba:	2b07      	cmp	r3, #7
  408fbc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408fc0:	932c      	str	r3, [sp, #176]	; 0xb0
  408fc2:	e886 0006 	stmia.w	r6, {r1, r2}
  408fc6:	f300 82ed 	bgt.w	4095a4 <_svfprintf_r+0xf2c>
  408fca:	3608      	adds	r6, #8
  408fcc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  408fce:	9c11      	ldr	r4, [sp, #68]	; 0x44
  408fd0:	42a3      	cmp	r3, r4
  408fd2:	db03      	blt.n	408fdc <_svfprintf_r+0x964>
  408fd4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  408fd6:	07ec      	lsls	r4, r5, #31
  408fd8:	f57f adc0 	bpl.w	408b5c <_svfprintf_r+0x4e4>
  408fdc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  408fde:	9c18      	ldr	r4, [sp, #96]	; 0x60
  408fe0:	3301      	adds	r3, #1
  408fe2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  408fe4:	44a4      	add	ip, r4
  408fe6:	2b07      	cmp	r3, #7
  408fe8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  408fec:	6035      	str	r5, [r6, #0]
  408fee:	6074      	str	r4, [r6, #4]
  408ff0:	932c      	str	r3, [sp, #176]	; 0xb0
  408ff2:	f300 833e 	bgt.w	409672 <_svfprintf_r+0xffa>
  408ff6:	3608      	adds	r6, #8
  408ff8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  408ffa:	1e6c      	subs	r4, r5, #1
  408ffc:	2c00      	cmp	r4, #0
  408ffe:	f77f adad 	ble.w	408b5c <_svfprintf_r+0x4e4>
  409002:	2c10      	cmp	r4, #16
  409004:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409006:	4d96      	ldr	r5, [pc, #600]	; (409260 <_svfprintf_r+0xbe8>)
  409008:	f340 8197 	ble.w	40933a <_svfprintf_r+0xcc2>
  40900c:	2710      	movs	r7, #16
  40900e:	4662      	mov	r2, ip
  409010:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  409014:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  409018:	e004      	b.n	409024 <_svfprintf_r+0x9ac>
  40901a:	3608      	adds	r6, #8
  40901c:	3c10      	subs	r4, #16
  40901e:	2c10      	cmp	r4, #16
  409020:	f340 818a 	ble.w	409338 <_svfprintf_r+0xcc0>
  409024:	3301      	adds	r3, #1
  409026:	3210      	adds	r2, #16
  409028:	2b07      	cmp	r3, #7
  40902a:	922d      	str	r2, [sp, #180]	; 0xb4
  40902c:	932c      	str	r3, [sp, #176]	; 0xb0
  40902e:	e886 00a0 	stmia.w	r6, {r5, r7}
  409032:	ddf2      	ble.n	40901a <_svfprintf_r+0x9a2>
  409034:	4640      	mov	r0, r8
  409036:	4651      	mov	r1, sl
  409038:	aa2b      	add	r2, sp, #172	; 0xac
  40903a:	f004 fa2d 	bl	40d498 <__ssprint_r>
  40903e:	2800      	cmp	r0, #0
  409040:	f47f ac32 	bne.w	4088a8 <_svfprintf_r+0x230>
  409044:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  409046:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409048:	ae38      	add	r6, sp, #224	; 0xe0
  40904a:	e7e7      	b.n	40901c <_svfprintf_r+0x9a4>
  40904c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40904e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  409050:	ebc0 0a05 	rsb	sl, r0, r5
  409054:	f1ba 0f00 	cmp.w	sl, #0
  409058:	f77f ad2e 	ble.w	408ab8 <_svfprintf_r+0x440>
  40905c:	f1ba 0f10 	cmp.w	sl, #16
  409060:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409062:	4d7f      	ldr	r5, [pc, #508]	; (409260 <_svfprintf_r+0xbe8>)
  409064:	dd2b      	ble.n	4090be <_svfprintf_r+0xa46>
  409066:	9412      	str	r4, [sp, #72]	; 0x48
  409068:	4632      	mov	r2, r6
  40906a:	f04f 0b10 	mov.w	fp, #16
  40906e:	462e      	mov	r6, r5
  409070:	4661      	mov	r1, ip
  409072:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  409074:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  409076:	e006      	b.n	409086 <_svfprintf_r+0xa0e>
  409078:	f1aa 0a10 	sub.w	sl, sl, #16
  40907c:	f1ba 0f10 	cmp.w	sl, #16
  409080:	f102 0208 	add.w	r2, r2, #8
  409084:	dd17      	ble.n	4090b6 <_svfprintf_r+0xa3e>
  409086:	3301      	adds	r3, #1
  409088:	3110      	adds	r1, #16
  40908a:	2b07      	cmp	r3, #7
  40908c:	912d      	str	r1, [sp, #180]	; 0xb4
  40908e:	932c      	str	r3, [sp, #176]	; 0xb0
  409090:	e882 0840 	stmia.w	r2, {r6, fp}
  409094:	ddf0      	ble.n	409078 <_svfprintf_r+0xa00>
  409096:	4620      	mov	r0, r4
  409098:	4629      	mov	r1, r5
  40909a:	aa2b      	add	r2, sp, #172	; 0xac
  40909c:	f004 f9fc 	bl	40d498 <__ssprint_r>
  4090a0:	2800      	cmp	r0, #0
  4090a2:	f47f ac01 	bne.w	4088a8 <_svfprintf_r+0x230>
  4090a6:	f1aa 0a10 	sub.w	sl, sl, #16
  4090aa:	f1ba 0f10 	cmp.w	sl, #16
  4090ae:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4090b0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4090b2:	aa38      	add	r2, sp, #224	; 0xe0
  4090b4:	dce7      	bgt.n	409086 <_svfprintf_r+0xa0e>
  4090b6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4090b8:	4635      	mov	r5, r6
  4090ba:	468c      	mov	ip, r1
  4090bc:	4616      	mov	r6, r2
  4090be:	3301      	adds	r3, #1
  4090c0:	44d4      	add	ip, sl
  4090c2:	2b07      	cmp	r3, #7
  4090c4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4090c8:	932c      	str	r3, [sp, #176]	; 0xb0
  4090ca:	e886 0420 	stmia.w	r6, {r5, sl}
  4090ce:	f300 820f 	bgt.w	4094f0 <_svfprintf_r+0xe78>
  4090d2:	3608      	adds	r6, #8
  4090d4:	e4f0      	b.n	408ab8 <_svfprintf_r+0x440>
  4090d6:	2d00      	cmp	r5, #0
  4090d8:	bf08      	it	eq
  4090da:	2c0a      	cmpeq	r4, #10
  4090dc:	f080 8138 	bcs.w	409350 <_svfprintf_r+0xcd8>
  4090e0:	3430      	adds	r4, #48	; 0x30
  4090e2:	af48      	add	r7, sp, #288	; 0x120
  4090e4:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4090e8:	9d08      	ldr	r5, [sp, #32]
  4090ea:	1bec      	subs	r4, r5, r7
  4090ec:	e452      	b.n	408994 <_svfprintf_r+0x31c>
  4090ee:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4090f0:	2c01      	cmp	r4, #1
  4090f2:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4090f4:	f340 81d2 	ble.w	40949c <_svfprintf_r+0xe24>
  4090f8:	3401      	adds	r4, #1
  4090fa:	f10c 0301 	add.w	r3, ip, #1
  4090fe:	2201      	movs	r2, #1
  409100:	2c07      	cmp	r4, #7
  409102:	932d      	str	r3, [sp, #180]	; 0xb4
  409104:	6037      	str	r7, [r6, #0]
  409106:	942c      	str	r4, [sp, #176]	; 0xb0
  409108:	6072      	str	r2, [r6, #4]
  40910a:	f300 81d8 	bgt.w	4094be <_svfprintf_r+0xe46>
  40910e:	3608      	adds	r6, #8
  409110:	9d15      	ldr	r5, [sp, #84]	; 0x54
  409112:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  409116:	3401      	adds	r4, #1
  409118:	6035      	str	r5, [r6, #0]
  40911a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40911c:	4498      	add	r8, r3
  40911e:	2c07      	cmp	r4, #7
  409120:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  409124:	942c      	str	r4, [sp, #176]	; 0xb0
  409126:	6075      	str	r5, [r6, #4]
  409128:	f300 81d5 	bgt.w	4094d6 <_svfprintf_r+0xe5e>
  40912c:	3608      	adds	r6, #8
  40912e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  409132:	2200      	movs	r2, #0
  409134:	2300      	movs	r3, #0
  409136:	f005 ff1f 	bl	40ef78 <__aeabi_dcmpeq>
  40913a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40913c:	2800      	cmp	r0, #0
  40913e:	f040 80b9 	bne.w	4092b4 <_svfprintf_r+0xc3c>
  409142:	1e6b      	subs	r3, r5, #1
  409144:	3401      	adds	r4, #1
  409146:	3701      	adds	r7, #1
  409148:	4498      	add	r8, r3
  40914a:	2c07      	cmp	r4, #7
  40914c:	942c      	str	r4, [sp, #176]	; 0xb0
  40914e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  409152:	6037      	str	r7, [r6, #0]
  409154:	6073      	str	r3, [r6, #4]
  409156:	f300 80e2 	bgt.w	40931e <_svfprintf_r+0xca6>
  40915a:	3608      	adds	r6, #8
  40915c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  409160:	3401      	adds	r4, #1
  409162:	9d19      	ldr	r5, [sp, #100]	; 0x64
  409164:	44c4      	add	ip, r8
  409166:	ab27      	add	r3, sp, #156	; 0x9c
  409168:	2c07      	cmp	r4, #7
  40916a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40916e:	942c      	str	r4, [sp, #176]	; 0xb0
  409170:	e886 0028 	stmia.w	r6, {r3, r5}
  409174:	f77f acf1 	ble.w	408b5a <_svfprintf_r+0x4e2>
  409178:	980d      	ldr	r0, [sp, #52]	; 0x34
  40917a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40917c:	aa2b      	add	r2, sp, #172	; 0xac
  40917e:	f004 f98b 	bl	40d498 <__ssprint_r>
  409182:	2800      	cmp	r0, #0
  409184:	f47f ab90 	bne.w	4088a8 <_svfprintf_r+0x230>
  409188:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40918c:	ae38      	add	r6, sp, #224	; 0xe0
  40918e:	e4e5      	b.n	408b5c <_svfprintf_r+0x4e4>
  409190:	980d      	ldr	r0, [sp, #52]	; 0x34
  409192:	990c      	ldr	r1, [sp, #48]	; 0x30
  409194:	aa2b      	add	r2, sp, #172	; 0xac
  409196:	f004 f97f 	bl	40d498 <__ssprint_r>
  40919a:	2800      	cmp	r0, #0
  40919c:	f43f ad37 	beq.w	408c0e <_svfprintf_r+0x596>
  4091a0:	f7ff bb82 	b.w	4088a8 <_svfprintf_r+0x230>
  4091a4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4091a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4091a8:	aa2b      	add	r2, sp, #172	; 0xac
  4091aa:	f004 f975 	bl	40d498 <__ssprint_r>
  4091ae:	2800      	cmp	r0, #0
  4091b0:	f47f ab7a 	bne.w	4088a8 <_svfprintf_r+0x230>
  4091b4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4091b8:	ae38      	add	r6, sp, #224	; 0xe0
  4091ba:	e4bf      	b.n	408b3c <_svfprintf_r+0x4c4>
  4091bc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4091be:	990c      	ldr	r1, [sp, #48]	; 0x30
  4091c0:	aa2b      	add	r2, sp, #172	; 0xac
  4091c2:	f004 f969 	bl	40d498 <__ssprint_r>
  4091c6:	2800      	cmp	r0, #0
  4091c8:	f47f ab6e 	bne.w	4088a8 <_svfprintf_r+0x230>
  4091cc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4091d0:	ae38      	add	r6, sp, #224	; 0xe0
  4091d2:	e46d      	b.n	408ab0 <_svfprintf_r+0x438>
  4091d4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4091d6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4091d8:	aa2b      	add	r2, sp, #172	; 0xac
  4091da:	f004 f95d 	bl	40d498 <__ssprint_r>
  4091de:	2800      	cmp	r0, #0
  4091e0:	f47f ab62 	bne.w	4088a8 <_svfprintf_r+0x230>
  4091e4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4091e8:	ae38      	add	r6, sp, #224	; 0xe0
  4091ea:	e450      	b.n	408a8e <_svfprintf_r+0x416>
  4091ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4091ee:	af38      	add	r7, sp, #224	; 0xe0
  4091f0:	f7ff bbd0 	b.w	408994 <_svfprintf_r+0x31c>
  4091f4:	2302      	movs	r3, #2
  4091f6:	f7ff bba9 	b.w	40894c <_svfprintf_r+0x2d4>
  4091fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4091fc:	2b00      	cmp	r3, #0
  4091fe:	f340 81dd 	ble.w	4095bc <_svfprintf_r+0xf44>
  409202:	9c11      	ldr	r4, [sp, #68]	; 0x44
  409204:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409206:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40920a:	42ac      	cmp	r4, r5
  40920c:	bfa8      	it	ge
  40920e:	462c      	movge	r4, r5
  409210:	2c00      	cmp	r4, #0
  409212:	44ba      	add	sl, r7
  409214:	dd0b      	ble.n	40922e <_svfprintf_r+0xbb6>
  409216:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409218:	44a4      	add	ip, r4
  40921a:	3301      	adds	r3, #1
  40921c:	2b07      	cmp	r3, #7
  40921e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409222:	6037      	str	r7, [r6, #0]
  409224:	6074      	str	r4, [r6, #4]
  409226:	932c      	str	r3, [sp, #176]	; 0xb0
  409228:	f300 831e 	bgt.w	409868 <_svfprintf_r+0x11f0>
  40922c:	3608      	adds	r6, #8
  40922e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409230:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  409234:	1b2c      	subs	r4, r5, r4
  409236:	2c00      	cmp	r4, #0
  409238:	f340 80d7 	ble.w	4093ea <_svfprintf_r+0xd72>
  40923c:	2c10      	cmp	r4, #16
  40923e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409240:	4d07      	ldr	r5, [pc, #28]	; (409260 <_svfprintf_r+0xbe8>)
  409242:	f340 81a3 	ble.w	40958c <_svfprintf_r+0xf14>
  409246:	970a      	str	r7, [sp, #40]	; 0x28
  409248:	f04f 0810 	mov.w	r8, #16
  40924c:	462f      	mov	r7, r5
  40924e:	4662      	mov	r2, ip
  409250:	4625      	mov	r5, r4
  409252:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  409256:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409258:	e009      	b.n	40926e <_svfprintf_r+0xbf6>
  40925a:	bf00      	nop
  40925c:	00410060 	.word	0x00410060
  409260:	00410010 	.word	0x00410010
  409264:	3608      	adds	r6, #8
  409266:	3d10      	subs	r5, #16
  409268:	2d10      	cmp	r5, #16
  40926a:	f340 818b 	ble.w	409584 <_svfprintf_r+0xf0c>
  40926e:	3301      	adds	r3, #1
  409270:	3210      	adds	r2, #16
  409272:	2b07      	cmp	r3, #7
  409274:	922d      	str	r2, [sp, #180]	; 0xb4
  409276:	932c      	str	r3, [sp, #176]	; 0xb0
  409278:	e886 0180 	stmia.w	r6, {r7, r8}
  40927c:	ddf2      	ble.n	409264 <_svfprintf_r+0xbec>
  40927e:	4658      	mov	r0, fp
  409280:	4621      	mov	r1, r4
  409282:	aa2b      	add	r2, sp, #172	; 0xac
  409284:	f004 f908 	bl	40d498 <__ssprint_r>
  409288:	2800      	cmp	r0, #0
  40928a:	f47f ab0d 	bne.w	4088a8 <_svfprintf_r+0x230>
  40928e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  409290:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409292:	ae38      	add	r6, sp, #224	; 0xe0
  409294:	e7e7      	b.n	409266 <_svfprintf_r+0xbee>
  409296:	980d      	ldr	r0, [sp, #52]	; 0x34
  409298:	990c      	ldr	r1, [sp, #48]	; 0x30
  40929a:	aa2b      	add	r2, sp, #172	; 0xac
  40929c:	f004 f8fc 	bl	40d498 <__ssprint_r>
  4092a0:	2800      	cmp	r0, #0
  4092a2:	f47f ab01 	bne.w	4088a8 <_svfprintf_r+0x230>
  4092a6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4092aa:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4092ae:	ae38      	add	r6, sp, #224	; 0xe0
  4092b0:	f7ff bbda 	b.w	408a68 <_svfprintf_r+0x3f0>
  4092b4:	1e6f      	subs	r7, r5, #1
  4092b6:	2f00      	cmp	r7, #0
  4092b8:	f77f af50 	ble.w	40915c <_svfprintf_r+0xae4>
  4092bc:	2f10      	cmp	r7, #16
  4092be:	4dae      	ldr	r5, [pc, #696]	; (409578 <_svfprintf_r+0xf00>)
  4092c0:	dd23      	ble.n	40930a <_svfprintf_r+0xc92>
  4092c2:	4643      	mov	r3, r8
  4092c4:	f04f 0a10 	mov.w	sl, #16
  4092c8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4092cc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4092d0:	e004      	b.n	4092dc <_svfprintf_r+0xc64>
  4092d2:	3f10      	subs	r7, #16
  4092d4:	2f10      	cmp	r7, #16
  4092d6:	f106 0608 	add.w	r6, r6, #8
  4092da:	dd15      	ble.n	409308 <_svfprintf_r+0xc90>
  4092dc:	3401      	adds	r4, #1
  4092de:	3310      	adds	r3, #16
  4092e0:	2c07      	cmp	r4, #7
  4092e2:	932d      	str	r3, [sp, #180]	; 0xb4
  4092e4:	942c      	str	r4, [sp, #176]	; 0xb0
  4092e6:	e886 0420 	stmia.w	r6, {r5, sl}
  4092ea:	ddf2      	ble.n	4092d2 <_svfprintf_r+0xc5a>
  4092ec:	4640      	mov	r0, r8
  4092ee:	4659      	mov	r1, fp
  4092f0:	aa2b      	add	r2, sp, #172	; 0xac
  4092f2:	f004 f8d1 	bl	40d498 <__ssprint_r>
  4092f6:	2800      	cmp	r0, #0
  4092f8:	f47f aad6 	bne.w	4088a8 <_svfprintf_r+0x230>
  4092fc:	3f10      	subs	r7, #16
  4092fe:	2f10      	cmp	r7, #16
  409300:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  409302:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  409304:	ae38      	add	r6, sp, #224	; 0xe0
  409306:	dce9      	bgt.n	4092dc <_svfprintf_r+0xc64>
  409308:	4698      	mov	r8, r3
  40930a:	3401      	adds	r4, #1
  40930c:	44b8      	add	r8, r7
  40930e:	2c07      	cmp	r4, #7
  409310:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  409314:	942c      	str	r4, [sp, #176]	; 0xb0
  409316:	e886 00a0 	stmia.w	r6, {r5, r7}
  40931a:	f77f af1e 	ble.w	40915a <_svfprintf_r+0xae2>
  40931e:	980d      	ldr	r0, [sp, #52]	; 0x34
  409320:	990c      	ldr	r1, [sp, #48]	; 0x30
  409322:	aa2b      	add	r2, sp, #172	; 0xac
  409324:	f004 f8b8 	bl	40d498 <__ssprint_r>
  409328:	2800      	cmp	r0, #0
  40932a:	f47f aabd 	bne.w	4088a8 <_svfprintf_r+0x230>
  40932e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  409332:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  409334:	ae38      	add	r6, sp, #224	; 0xe0
  409336:	e711      	b.n	40915c <_svfprintf_r+0xae4>
  409338:	4694      	mov	ip, r2
  40933a:	3301      	adds	r3, #1
  40933c:	44a4      	add	ip, r4
  40933e:	2b07      	cmp	r3, #7
  409340:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409344:	932c      	str	r3, [sp, #176]	; 0xb0
  409346:	6035      	str	r5, [r6, #0]
  409348:	6074      	str	r4, [r6, #4]
  40934a:	f77f ac06 	ble.w	408b5a <_svfprintf_r+0x4e2>
  40934e:	e713      	b.n	409178 <_svfprintf_r+0xb00>
  409350:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  409354:	4620      	mov	r0, r4
  409356:	4629      	mov	r1, r5
  409358:	220a      	movs	r2, #10
  40935a:	2300      	movs	r3, #0
  40935c:	f005 fe66 	bl	40f02c <__aeabi_uldivmod>
  409360:	3230      	adds	r2, #48	; 0x30
  409362:	f88b 2000 	strb.w	r2, [fp]
  409366:	4620      	mov	r0, r4
  409368:	4629      	mov	r1, r5
  40936a:	220a      	movs	r2, #10
  40936c:	2300      	movs	r3, #0
  40936e:	f005 fe5d 	bl	40f02c <__aeabi_uldivmod>
  409372:	4604      	mov	r4, r0
  409374:	460d      	mov	r5, r1
  409376:	ea54 0c05 	orrs.w	ip, r4, r5
  40937a:	465f      	mov	r7, fp
  40937c:	f10b 3bff 	add.w	fp, fp, #4294967295
  409380:	d1e8      	bne.n	409354 <_svfprintf_r+0xcdc>
  409382:	9d08      	ldr	r5, [sp, #32]
  409384:	1bec      	subs	r4, r5, r7
  409386:	f7ff bb05 	b.w	408994 <_svfprintf_r+0x31c>
  40938a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40938c:	2301      	movs	r3, #1
  40938e:	682c      	ldr	r4, [r5, #0]
  409390:	3504      	adds	r5, #4
  409392:	9510      	str	r5, [sp, #64]	; 0x40
  409394:	2500      	movs	r5, #0
  409396:	f7ff bad9 	b.w	40894c <_svfprintf_r+0x2d4>
  40939a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40939c:	682c      	ldr	r4, [r5, #0]
  40939e:	3504      	adds	r5, #4
  4093a0:	9510      	str	r5, [sp, #64]	; 0x40
  4093a2:	2500      	movs	r5, #0
  4093a4:	f7ff bad2 	b.w	40894c <_svfprintf_r+0x2d4>
  4093a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4093aa:	682c      	ldr	r4, [r5, #0]
  4093ac:	3504      	adds	r5, #4
  4093ae:	9510      	str	r5, [sp, #64]	; 0x40
  4093b0:	17e5      	asrs	r5, r4, #31
  4093b2:	4622      	mov	r2, r4
  4093b4:	462b      	mov	r3, r5
  4093b6:	2a00      	cmp	r2, #0
  4093b8:	f173 0c00 	sbcs.w	ip, r3, #0
  4093bc:	f6bf ac6c 	bge.w	408c98 <_svfprintf_r+0x620>
  4093c0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4093c4:	4264      	negs	r4, r4
  4093c6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4093ca:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4093ce:	2301      	movs	r3, #1
  4093d0:	f7ff bac0 	b.w	408954 <_svfprintf_r+0x2dc>
  4093d4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4093d6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4093d8:	aa2b      	add	r2, sp, #172	; 0xac
  4093da:	f004 f85d 	bl	40d498 <__ssprint_r>
  4093de:	2800      	cmp	r0, #0
  4093e0:	f47f aa62 	bne.w	4088a8 <_svfprintf_r+0x230>
  4093e4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4093e8:	ae38      	add	r6, sp, #224	; 0xe0
  4093ea:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4093ec:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4093ee:	442f      	add	r7, r5
  4093f0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4093f2:	42ac      	cmp	r4, r5
  4093f4:	db42      	blt.n	40947c <_svfprintf_r+0xe04>
  4093f6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4093f8:	07e9      	lsls	r1, r5, #31
  4093fa:	d43f      	bmi.n	40947c <_svfprintf_r+0xe04>
  4093fc:	9811      	ldr	r0, [sp, #68]	; 0x44
  4093fe:	ebc7 050a 	rsb	r5, r7, sl
  409402:	1b04      	subs	r4, r0, r4
  409404:	42ac      	cmp	r4, r5
  409406:	bfb8      	it	lt
  409408:	4625      	movlt	r5, r4
  40940a:	2d00      	cmp	r5, #0
  40940c:	dd0b      	ble.n	409426 <_svfprintf_r+0xdae>
  40940e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409410:	44ac      	add	ip, r5
  409412:	3301      	adds	r3, #1
  409414:	2b07      	cmp	r3, #7
  409416:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40941a:	6037      	str	r7, [r6, #0]
  40941c:	6075      	str	r5, [r6, #4]
  40941e:	932c      	str	r3, [sp, #176]	; 0xb0
  409420:	f300 824c 	bgt.w	4098bc <_svfprintf_r+0x1244>
  409424:	3608      	adds	r6, #8
  409426:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40942a:	1b64      	subs	r4, r4, r5
  40942c:	2c00      	cmp	r4, #0
  40942e:	f77f ab95 	ble.w	408b5c <_svfprintf_r+0x4e4>
  409432:	2c10      	cmp	r4, #16
  409434:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409436:	4d50      	ldr	r5, [pc, #320]	; (409578 <_svfprintf_r+0xf00>)
  409438:	f77f af7f 	ble.w	40933a <_svfprintf_r+0xcc2>
  40943c:	2710      	movs	r7, #16
  40943e:	4662      	mov	r2, ip
  409440:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  409444:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  409448:	e004      	b.n	409454 <_svfprintf_r+0xddc>
  40944a:	3608      	adds	r6, #8
  40944c:	3c10      	subs	r4, #16
  40944e:	2c10      	cmp	r4, #16
  409450:	f77f af72 	ble.w	409338 <_svfprintf_r+0xcc0>
  409454:	3301      	adds	r3, #1
  409456:	3210      	adds	r2, #16
  409458:	2b07      	cmp	r3, #7
  40945a:	922d      	str	r2, [sp, #180]	; 0xb4
  40945c:	932c      	str	r3, [sp, #176]	; 0xb0
  40945e:	e886 00a0 	stmia.w	r6, {r5, r7}
  409462:	ddf2      	ble.n	40944a <_svfprintf_r+0xdd2>
  409464:	4640      	mov	r0, r8
  409466:	4651      	mov	r1, sl
  409468:	aa2b      	add	r2, sp, #172	; 0xac
  40946a:	f004 f815 	bl	40d498 <__ssprint_r>
  40946e:	2800      	cmp	r0, #0
  409470:	f47f aa1a 	bne.w	4088a8 <_svfprintf_r+0x230>
  409474:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  409476:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409478:	ae38      	add	r6, sp, #224	; 0xe0
  40947a:	e7e7      	b.n	40944c <_svfprintf_r+0xdd4>
  40947c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40947e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409480:	44ac      	add	ip, r5
  409482:	9d15      	ldr	r5, [sp, #84]	; 0x54
  409484:	3301      	adds	r3, #1
  409486:	6035      	str	r5, [r6, #0]
  409488:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40948a:	2b07      	cmp	r3, #7
  40948c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409490:	6075      	str	r5, [r6, #4]
  409492:	932c      	str	r3, [sp, #176]	; 0xb0
  409494:	f300 81f4 	bgt.w	409880 <_svfprintf_r+0x1208>
  409498:	3608      	adds	r6, #8
  40949a:	e7af      	b.n	4093fc <_svfprintf_r+0xd84>
  40949c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40949e:	07ea      	lsls	r2, r5, #31
  4094a0:	f53f ae2a 	bmi.w	4090f8 <_svfprintf_r+0xa80>
  4094a4:	3401      	adds	r4, #1
  4094a6:	f10c 0801 	add.w	r8, ip, #1
  4094aa:	2301      	movs	r3, #1
  4094ac:	2c07      	cmp	r4, #7
  4094ae:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4094b2:	942c      	str	r4, [sp, #176]	; 0xb0
  4094b4:	6037      	str	r7, [r6, #0]
  4094b6:	6073      	str	r3, [r6, #4]
  4094b8:	f77f ae4f 	ble.w	40915a <_svfprintf_r+0xae2>
  4094bc:	e72f      	b.n	40931e <_svfprintf_r+0xca6>
  4094be:	980d      	ldr	r0, [sp, #52]	; 0x34
  4094c0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4094c2:	aa2b      	add	r2, sp, #172	; 0xac
  4094c4:	f003 ffe8 	bl	40d498 <__ssprint_r>
  4094c8:	2800      	cmp	r0, #0
  4094ca:	f47f a9ed 	bne.w	4088a8 <_svfprintf_r+0x230>
  4094ce:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4094d0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4094d2:	ae38      	add	r6, sp, #224	; 0xe0
  4094d4:	e61c      	b.n	409110 <_svfprintf_r+0xa98>
  4094d6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4094d8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4094da:	aa2b      	add	r2, sp, #172	; 0xac
  4094dc:	f003 ffdc 	bl	40d498 <__ssprint_r>
  4094e0:	2800      	cmp	r0, #0
  4094e2:	f47f a9e1 	bne.w	4088a8 <_svfprintf_r+0x230>
  4094e6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  4094ea:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4094ec:	ae38      	add	r6, sp, #224	; 0xe0
  4094ee:	e61e      	b.n	40912e <_svfprintf_r+0xab6>
  4094f0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4094f2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4094f4:	aa2b      	add	r2, sp, #172	; 0xac
  4094f6:	f003 ffcf 	bl	40d498 <__ssprint_r>
  4094fa:	2800      	cmp	r0, #0
  4094fc:	f47f a9d4 	bne.w	4088a8 <_svfprintf_r+0x230>
  409500:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409504:	ae38      	add	r6, sp, #224	; 0xe0
  409506:	f7ff bad7 	b.w	408ab8 <_svfprintf_r+0x440>
  40950a:	f003 ff49 	bl	40d3a0 <__fpclassifyd>
  40950e:	2800      	cmp	r0, #0
  409510:	f040 80bb 	bne.w	40968a <_svfprintf_r+0x1012>
  409514:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409516:	4f19      	ldr	r7, [pc, #100]	; (40957c <_svfprintf_r+0xf04>)
  409518:	4b19      	ldr	r3, [pc, #100]	; (409580 <_svfprintf_r+0xf08>)
  40951a:	f04f 0c03 	mov.w	ip, #3
  40951e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  409522:	9409      	str	r4, [sp, #36]	; 0x24
  409524:	900a      	str	r0, [sp, #40]	; 0x28
  409526:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40952a:	9014      	str	r0, [sp, #80]	; 0x50
  40952c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  409530:	bfd8      	it	le
  409532:	461f      	movle	r7, r3
  409534:	4664      	mov	r4, ip
  409536:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40953a:	f7ff ba34 	b.w	4089a6 <_svfprintf_r+0x32e>
  40953e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409540:	0664      	lsls	r4, r4, #25
  409542:	f140 8150 	bpl.w	4097e6 <_svfprintf_r+0x116e>
  409546:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40954a:	2500      	movs	r5, #0
  40954c:	f8bc 4000 	ldrh.w	r4, [ip]
  409550:	f10c 0c04 	add.w	ip, ip, #4
  409554:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  409558:	f7ff b9e4 	b.w	408924 <_svfprintf_r+0x2ac>
  40955c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409560:	f01c 0f10 	tst.w	ip, #16
  409564:	f000 8146 	beq.w	4097f4 <_svfprintf_r+0x117c>
  409568:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40956a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40956c:	6823      	ldr	r3, [r4, #0]
  40956e:	3404      	adds	r4, #4
  409570:	9410      	str	r4, [sp, #64]	; 0x40
  409572:	601d      	str	r5, [r3, #0]
  409574:	f7ff b8a6 	b.w	4086c4 <_svfprintf_r+0x4c>
  409578:	00410010 	.word	0x00410010
  40957c:	0041002c 	.word	0x0041002c
  409580:	00410028 	.word	0x00410028
  409584:	462c      	mov	r4, r5
  409586:	463d      	mov	r5, r7
  409588:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40958a:	4694      	mov	ip, r2
  40958c:	3301      	adds	r3, #1
  40958e:	44a4      	add	ip, r4
  409590:	2b07      	cmp	r3, #7
  409592:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409596:	932c      	str	r3, [sp, #176]	; 0xb0
  409598:	6035      	str	r5, [r6, #0]
  40959a:	6074      	str	r4, [r6, #4]
  40959c:	f73f af1a 	bgt.w	4093d4 <_svfprintf_r+0xd5c>
  4095a0:	3608      	adds	r6, #8
  4095a2:	e722      	b.n	4093ea <_svfprintf_r+0xd72>
  4095a4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4095a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4095a8:	aa2b      	add	r2, sp, #172	; 0xac
  4095aa:	f003 ff75 	bl	40d498 <__ssprint_r>
  4095ae:	2800      	cmp	r0, #0
  4095b0:	f47f a97a 	bne.w	4088a8 <_svfprintf_r+0x230>
  4095b4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4095b8:	ae38      	add	r6, sp, #224	; 0xe0
  4095ba:	e507      	b.n	408fcc <_svfprintf_r+0x954>
  4095bc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4095be:	49b7      	ldr	r1, [pc, #732]	; (40989c <_svfprintf_r+0x1224>)
  4095c0:	3201      	adds	r2, #1
  4095c2:	f10c 0c01 	add.w	ip, ip, #1
  4095c6:	2001      	movs	r0, #1
  4095c8:	2a07      	cmp	r2, #7
  4095ca:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4095ce:	922c      	str	r2, [sp, #176]	; 0xb0
  4095d0:	6031      	str	r1, [r6, #0]
  4095d2:	6070      	str	r0, [r6, #4]
  4095d4:	f300 80f7 	bgt.w	4097c6 <_svfprintf_r+0x114e>
  4095d8:	3608      	adds	r6, #8
  4095da:	461c      	mov	r4, r3
  4095dc:	b92c      	cbnz	r4, 4095ea <_svfprintf_r+0xf72>
  4095de:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4095e0:	b91d      	cbnz	r5, 4095ea <_svfprintf_r+0xf72>
  4095e2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4095e4:	07e8      	lsls	r0, r5, #31
  4095e6:	f57f aab9 	bpl.w	408b5c <_svfprintf_r+0x4e4>
  4095ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4095ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4095ee:	9918      	ldr	r1, [sp, #96]	; 0x60
  4095f0:	3301      	adds	r3, #1
  4095f2:	6035      	str	r5, [r6, #0]
  4095f4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4095f6:	4461      	add	r1, ip
  4095f8:	2b07      	cmp	r3, #7
  4095fa:	912d      	str	r1, [sp, #180]	; 0xb4
  4095fc:	6075      	str	r5, [r6, #4]
  4095fe:	932c      	str	r3, [sp, #176]	; 0xb0
  409600:	f300 81de 	bgt.w	4099c0 <_svfprintf_r+0x1348>
  409604:	f106 0208 	add.w	r2, r6, #8
  409608:	4264      	negs	r4, r4
  40960a:	2c00      	cmp	r4, #0
  40960c:	f340 810b 	ble.w	409826 <_svfprintf_r+0x11ae>
  409610:	2c10      	cmp	r4, #16
  409612:	4da3      	ldr	r5, [pc, #652]	; (4098a0 <_svfprintf_r+0x1228>)
  409614:	f340 8148 	ble.w	4098a8 <_svfprintf_r+0x1230>
  409618:	46a3      	mov	fp, r4
  40961a:	2610      	movs	r6, #16
  40961c:	460c      	mov	r4, r1
  40961e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  409622:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  409626:	e006      	b.n	409636 <_svfprintf_r+0xfbe>
  409628:	3208      	adds	r2, #8
  40962a:	f1ab 0b10 	sub.w	fp, fp, #16
  40962e:	f1bb 0f10 	cmp.w	fp, #16
  409632:	f340 8137 	ble.w	4098a4 <_svfprintf_r+0x122c>
  409636:	3301      	adds	r3, #1
  409638:	3410      	adds	r4, #16
  40963a:	2b07      	cmp	r3, #7
  40963c:	942d      	str	r4, [sp, #180]	; 0xb4
  40963e:	932c      	str	r3, [sp, #176]	; 0xb0
  409640:	e882 0060 	stmia.w	r2, {r5, r6}
  409644:	ddf0      	ble.n	409628 <_svfprintf_r+0xfb0>
  409646:	4640      	mov	r0, r8
  409648:	4651      	mov	r1, sl
  40964a:	aa2b      	add	r2, sp, #172	; 0xac
  40964c:	f003 ff24 	bl	40d498 <__ssprint_r>
  409650:	2800      	cmp	r0, #0
  409652:	f47f a929 	bne.w	4088a8 <_svfprintf_r+0x230>
  409656:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  409658:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40965a:	aa38      	add	r2, sp, #224	; 0xe0
  40965c:	e7e5      	b.n	40962a <_svfprintf_r+0xfb2>
  40965e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  409660:	f109 0901 	add.w	r9, r9, #1
  409664:	f044 0420 	orr.w	r4, r4, #32
  409668:	9409      	str	r4, [sp, #36]	; 0x24
  40966a:	f893 8001 	ldrb.w	r8, [r3, #1]
  40966e:	f7ff b85f 	b.w	408730 <_svfprintf_r+0xb8>
  409672:	980d      	ldr	r0, [sp, #52]	; 0x34
  409674:	990c      	ldr	r1, [sp, #48]	; 0x30
  409676:	aa2b      	add	r2, sp, #172	; 0xac
  409678:	f003 ff0e 	bl	40d498 <__ssprint_r>
  40967c:	2800      	cmp	r0, #0
  40967e:	f47f a913 	bne.w	4088a8 <_svfprintf_r+0x230>
  409682:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409686:	ae38      	add	r6, sp, #224	; 0xe0
  409688:	e4b6      	b.n	408ff8 <_svfprintf_r+0x980>
  40968a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40968c:	f028 0a20 	bic.w	sl, r8, #32
  409690:	3501      	adds	r5, #1
  409692:	f000 80a5 	beq.w	4097e0 <_svfprintf_r+0x1168>
  409696:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40969a:	d104      	bne.n	4096a6 <_svfprintf_r+0x102e>
  40969c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40969e:	2d00      	cmp	r5, #0
  4096a0:	bf08      	it	eq
  4096a2:	2501      	moveq	r5, #1
  4096a4:	950a      	str	r5, [sp, #40]	; 0x28
  4096a6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4096aa:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4096ae:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  4096b2:	2b00      	cmp	r3, #0
  4096b4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4096b8:	f2c0 819c 	blt.w	4099f4 <_svfprintf_r+0x137c>
  4096bc:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4096c0:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  4096c4:	f04f 0b00 	mov.w	fp, #0
  4096c8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4096cc:	f000 819b 	beq.w	409a06 <_svfprintf_r+0x138e>
  4096d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  4096d4:	f000 81a9 	beq.w	409a2a <_svfprintf_r+0x13b2>
  4096d8:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  4096dc:	bf0a      	itet	eq
  4096de:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  4096e0:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4096e2:	1c65      	addeq	r5, r4, #1
  4096e4:	2002      	movs	r0, #2
  4096e6:	a925      	add	r1, sp, #148	; 0x94
  4096e8:	aa26      	add	r2, sp, #152	; 0x98
  4096ea:	ab29      	add	r3, sp, #164	; 0xa4
  4096ec:	e88d 0021 	stmia.w	sp, {r0, r5}
  4096f0:	9203      	str	r2, [sp, #12]
  4096f2:	9304      	str	r3, [sp, #16]
  4096f4:	9102      	str	r1, [sp, #8]
  4096f6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4096f8:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  4096fc:	f001 f9f4 	bl	40aae8 <_dtoa_r>
  409700:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  409704:	4607      	mov	r7, r0
  409706:	d002      	beq.n	40970e <_svfprintf_r+0x1096>
  409708:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40970c:	d105      	bne.n	40971a <_svfprintf_r+0x10a2>
  40970e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409712:	f01c 0f01 	tst.w	ip, #1
  409716:	f000 819c 	beq.w	409a52 <_svfprintf_r+0x13da>
  40971a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40971e:	eb07 0405 	add.w	r4, r7, r5
  409722:	f000 811c 	beq.w	40995e <_svfprintf_r+0x12e6>
  409726:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40972a:	2200      	movs	r2, #0
  40972c:	2300      	movs	r3, #0
  40972e:	f005 fc23 	bl	40ef78 <__aeabi_dcmpeq>
  409732:	2800      	cmp	r0, #0
  409734:	f040 8105 	bne.w	409942 <_svfprintf_r+0x12ca>
  409738:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40973a:	429c      	cmp	r4, r3
  40973c:	d906      	bls.n	40974c <_svfprintf_r+0x10d4>
  40973e:	2130      	movs	r1, #48	; 0x30
  409740:	1c5a      	adds	r2, r3, #1
  409742:	9229      	str	r2, [sp, #164]	; 0xa4
  409744:	7019      	strb	r1, [r3, #0]
  409746:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  409748:	429c      	cmp	r4, r3
  40974a:	d8f9      	bhi.n	409740 <_svfprintf_r+0x10c8>
  40974c:	1bdb      	subs	r3, r3, r7
  40974e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  409752:	9311      	str	r3, [sp, #68]	; 0x44
  409754:	f000 80ed 	beq.w	409932 <_svfprintf_r+0x12ba>
  409758:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40975c:	f340 81f2 	ble.w	409b44 <_svfprintf_r+0x14cc>
  409760:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  409764:	f000 8168 	beq.w	409a38 <_svfprintf_r+0x13c0>
  409768:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40976a:	9414      	str	r4, [sp, #80]	; 0x50
  40976c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40976e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409770:	42ac      	cmp	r4, r5
  409772:	f300 8132 	bgt.w	4099da <_svfprintf_r+0x1362>
  409776:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40977a:	f01c 0f01 	tst.w	ip, #1
  40977e:	f040 81ad 	bne.w	409adc <_svfprintf_r+0x1464>
  409782:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  409786:	462c      	mov	r4, r5
  409788:	f04f 0867 	mov.w	r8, #103	; 0x67
  40978c:	f1bb 0f00 	cmp.w	fp, #0
  409790:	f040 80b2 	bne.w	4098f8 <_svfprintf_r+0x1280>
  409794:	9d12      	ldr	r5, [sp, #72]	; 0x48
  409796:	930b      	str	r3, [sp, #44]	; 0x2c
  409798:	9509      	str	r5, [sp, #36]	; 0x24
  40979a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40979e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4097a2:	f7ff b900 	b.w	4089a6 <_svfprintf_r+0x32e>
  4097a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4097a8:	2140      	movs	r1, #64	; 0x40
  4097aa:	f002 fdbf 	bl	40c32c <_malloc_r>
  4097ae:	6020      	str	r0, [r4, #0]
  4097b0:	6120      	str	r0, [r4, #16]
  4097b2:	2800      	cmp	r0, #0
  4097b4:	f000 81bf 	beq.w	409b36 <_svfprintf_r+0x14be>
  4097b8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  4097bc:	2340      	movs	r3, #64	; 0x40
  4097be:	f8cc 3014 	str.w	r3, [ip, #20]
  4097c2:	f7fe bf6f 	b.w	4086a4 <_svfprintf_r+0x2c>
  4097c6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4097c8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4097ca:	aa2b      	add	r2, sp, #172	; 0xac
  4097cc:	f003 fe64 	bl	40d498 <__ssprint_r>
  4097d0:	2800      	cmp	r0, #0
  4097d2:	f47f a869 	bne.w	4088a8 <_svfprintf_r+0x230>
  4097d6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4097d8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4097dc:	ae38      	add	r6, sp, #224	; 0xe0
  4097de:	e6fd      	b.n	4095dc <_svfprintf_r+0xf64>
  4097e0:	2406      	movs	r4, #6
  4097e2:	940a      	str	r4, [sp, #40]	; 0x28
  4097e4:	e75f      	b.n	4096a6 <_svfprintf_r+0x102e>
  4097e6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4097e8:	682c      	ldr	r4, [r5, #0]
  4097ea:	3504      	adds	r5, #4
  4097ec:	9510      	str	r5, [sp, #64]	; 0x40
  4097ee:	2500      	movs	r5, #0
  4097f0:	f7ff b898 	b.w	408924 <_svfprintf_r+0x2ac>
  4097f4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4097f8:	f01c 0f40 	tst.w	ip, #64	; 0x40
  4097fc:	f000 8087 	beq.w	40990e <_svfprintf_r+0x1296>
  409800:	9c10      	ldr	r4, [sp, #64]	; 0x40
  409802:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  409804:	6823      	ldr	r3, [r4, #0]
  409806:	3404      	adds	r4, #4
  409808:	9410      	str	r4, [sp, #64]	; 0x40
  40980a:	801d      	strh	r5, [r3, #0]
  40980c:	f7fe bf5a 	b.w	4086c4 <_svfprintf_r+0x4c>
  409810:	980d      	ldr	r0, [sp, #52]	; 0x34
  409812:	990c      	ldr	r1, [sp, #48]	; 0x30
  409814:	aa2b      	add	r2, sp, #172	; 0xac
  409816:	f003 fe3f 	bl	40d498 <__ssprint_r>
  40981a:	2800      	cmp	r0, #0
  40981c:	f47f a844 	bne.w	4088a8 <_svfprintf_r+0x230>
  409820:	992d      	ldr	r1, [sp, #180]	; 0xb4
  409822:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  409824:	aa38      	add	r2, sp, #224	; 0xe0
  409826:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40982a:	3301      	adds	r3, #1
  40982c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40982e:	448c      	add	ip, r1
  409830:	2b07      	cmp	r3, #7
  409832:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  409836:	932c      	str	r3, [sp, #176]	; 0xb0
  409838:	6017      	str	r7, [r2, #0]
  40983a:	6054      	str	r4, [r2, #4]
  40983c:	f73f ac9c 	bgt.w	409178 <_svfprintf_r+0xb00>
  409840:	f102 0608 	add.w	r6, r2, #8
  409844:	f7ff b98a 	b.w	408b5c <_svfprintf_r+0x4e4>
  409848:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40984c:	f7fe feb2 	bl	4085b4 <strlen>
  409850:	9510      	str	r5, [sp, #64]	; 0x40
  409852:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409854:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  409858:	4604      	mov	r4, r0
  40985a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40985e:	9514      	str	r5, [sp, #80]	; 0x50
  409860:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  409864:	f7ff b89f 	b.w	4089a6 <_svfprintf_r+0x32e>
  409868:	980d      	ldr	r0, [sp, #52]	; 0x34
  40986a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40986c:	aa2b      	add	r2, sp, #172	; 0xac
  40986e:	f003 fe13 	bl	40d498 <__ssprint_r>
  409872:	2800      	cmp	r0, #0
  409874:	f47f a818 	bne.w	4088a8 <_svfprintf_r+0x230>
  409878:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40987c:	ae38      	add	r6, sp, #224	; 0xe0
  40987e:	e4d6      	b.n	40922e <_svfprintf_r+0xbb6>
  409880:	980d      	ldr	r0, [sp, #52]	; 0x34
  409882:	990c      	ldr	r1, [sp, #48]	; 0x30
  409884:	aa2b      	add	r2, sp, #172	; 0xac
  409886:	f003 fe07 	bl	40d498 <__ssprint_r>
  40988a:	2800      	cmp	r0, #0
  40988c:	f47f a80c 	bne.w	4088a8 <_svfprintf_r+0x230>
  409890:	9c25      	ldr	r4, [sp, #148]	; 0x94
  409892:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  409896:	ae38      	add	r6, sp, #224	; 0xe0
  409898:	e5b0      	b.n	4093fc <_svfprintf_r+0xd84>
  40989a:	bf00      	nop
  40989c:	00410060 	.word	0x00410060
  4098a0:	00410010 	.word	0x00410010
  4098a4:	4621      	mov	r1, r4
  4098a6:	465c      	mov	r4, fp
  4098a8:	3301      	adds	r3, #1
  4098aa:	4421      	add	r1, r4
  4098ac:	2b07      	cmp	r3, #7
  4098ae:	912d      	str	r1, [sp, #180]	; 0xb4
  4098b0:	932c      	str	r3, [sp, #176]	; 0xb0
  4098b2:	6015      	str	r5, [r2, #0]
  4098b4:	6054      	str	r4, [r2, #4]
  4098b6:	dcab      	bgt.n	409810 <_svfprintf_r+0x1198>
  4098b8:	3208      	adds	r2, #8
  4098ba:	e7b4      	b.n	409826 <_svfprintf_r+0x11ae>
  4098bc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4098be:	990c      	ldr	r1, [sp, #48]	; 0x30
  4098c0:	aa2b      	add	r2, sp, #172	; 0xac
  4098c2:	f003 fde9 	bl	40d498 <__ssprint_r>
  4098c6:	2800      	cmp	r0, #0
  4098c8:	f47e afee 	bne.w	4088a8 <_svfprintf_r+0x230>
  4098cc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4098ce:	9911      	ldr	r1, [sp, #68]	; 0x44
  4098d0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4098d4:	1b0c      	subs	r4, r1, r4
  4098d6:	ae38      	add	r6, sp, #224	; 0xe0
  4098d8:	e5a5      	b.n	409426 <_svfprintf_r+0xdae>
  4098da:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4098dc:	46ba      	mov	sl, r7
  4098de:	2c06      	cmp	r4, #6
  4098e0:	bf28      	it	cs
  4098e2:	2406      	movcs	r4, #6
  4098e4:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  4098e8:	970a      	str	r7, [sp, #40]	; 0x28
  4098ea:	9714      	str	r7, [sp, #80]	; 0x50
  4098ec:	9510      	str	r5, [sp, #64]	; 0x40
  4098ee:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  4098f2:	4f97      	ldr	r7, [pc, #604]	; (409b50 <_svfprintf_r+0x14d8>)
  4098f4:	f7ff b857 	b.w	4089a6 <_svfprintf_r+0x32e>
  4098f8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4098fa:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4098fe:	9509      	str	r5, [sp, #36]	; 0x24
  409900:	2500      	movs	r5, #0
  409902:	930b      	str	r3, [sp, #44]	; 0x2c
  409904:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  409908:	950a      	str	r5, [sp, #40]	; 0x28
  40990a:	f7ff b84f 	b.w	4089ac <_svfprintf_r+0x334>
  40990e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  409912:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  409914:	f8dc 3000 	ldr.w	r3, [ip]
  409918:	f10c 0c04 	add.w	ip, ip, #4
  40991c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  409920:	601c      	str	r4, [r3, #0]
  409922:	f7fe becf 	b.w	4086c4 <_svfprintf_r+0x4c>
  409926:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40992a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40992e:	f7ff ba99 	b.w	408e64 <_svfprintf_r+0x7ec>
  409932:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409934:	1cdc      	adds	r4, r3, #3
  409936:	db19      	blt.n	40996c <_svfprintf_r+0x12f4>
  409938:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40993a:	429c      	cmp	r4, r3
  40993c:	db16      	blt.n	40996c <_svfprintf_r+0x12f4>
  40993e:	9314      	str	r3, [sp, #80]	; 0x50
  409940:	e714      	b.n	40976c <_svfprintf_r+0x10f4>
  409942:	4623      	mov	r3, r4
  409944:	e702      	b.n	40974c <_svfprintf_r+0x10d4>
  409946:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40994a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40994e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409950:	9510      	str	r5, [sp, #64]	; 0x40
  409952:	900a      	str	r0, [sp, #40]	; 0x28
  409954:	9014      	str	r0, [sp, #80]	; 0x50
  409956:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40995a:	f7ff b824 	b.w	4089a6 <_svfprintf_r+0x32e>
  40995e:	783b      	ldrb	r3, [r7, #0]
  409960:	2b30      	cmp	r3, #48	; 0x30
  409962:	f000 80ad 	beq.w	409ac0 <_svfprintf_r+0x1448>
  409966:	9d25      	ldr	r5, [sp, #148]	; 0x94
  409968:	442c      	add	r4, r5
  40996a:	e6dc      	b.n	409726 <_svfprintf_r+0x10ae>
  40996c:	f1a8 0802 	sub.w	r8, r8, #2
  409970:	1e59      	subs	r1, r3, #1
  409972:	2900      	cmp	r1, #0
  409974:	9125      	str	r1, [sp, #148]	; 0x94
  409976:	bfba      	itte	lt
  409978:	4249      	neglt	r1, r1
  40997a:	232d      	movlt	r3, #45	; 0x2d
  40997c:	232b      	movge	r3, #43	; 0x2b
  40997e:	2909      	cmp	r1, #9
  409980:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  409984:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  409988:	dc65      	bgt.n	409a56 <_svfprintf_r+0x13de>
  40998a:	2330      	movs	r3, #48	; 0x30
  40998c:	3130      	adds	r1, #48	; 0x30
  40998e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  409992:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  409996:	ab28      	add	r3, sp, #160	; 0xa0
  409998:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40999a:	aa27      	add	r2, sp, #156	; 0x9c
  40999c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40999e:	1a9a      	subs	r2, r3, r2
  4099a0:	2d01      	cmp	r5, #1
  4099a2:	9219      	str	r2, [sp, #100]	; 0x64
  4099a4:	4414      	add	r4, r2
  4099a6:	f340 80b7 	ble.w	409b18 <_svfprintf_r+0x14a0>
  4099aa:	3401      	adds	r4, #1
  4099ac:	2500      	movs	r5, #0
  4099ae:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4099b2:	9514      	str	r5, [sp, #80]	; 0x50
  4099b4:	e6ea      	b.n	40978c <_svfprintf_r+0x1114>
  4099b6:	2400      	movs	r4, #0
  4099b8:	4681      	mov	r9, r0
  4099ba:	940a      	str	r4, [sp, #40]	; 0x28
  4099bc:	f7fe beba 	b.w	408734 <_svfprintf_r+0xbc>
  4099c0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4099c2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4099c4:	aa2b      	add	r2, sp, #172	; 0xac
  4099c6:	f003 fd67 	bl	40d498 <__ssprint_r>
  4099ca:	2800      	cmp	r0, #0
  4099cc:	f47e af6c 	bne.w	4088a8 <_svfprintf_r+0x230>
  4099d0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4099d2:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4099d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4099d6:	aa38      	add	r2, sp, #224	; 0xe0
  4099d8:	e616      	b.n	409608 <_svfprintf_r+0xf90>
  4099da:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4099dc:	9d11      	ldr	r5, [sp, #68]	; 0x44
  4099de:	2c00      	cmp	r4, #0
  4099e0:	bfd4      	ite	le
  4099e2:	f1c4 0402 	rsble	r4, r4, #2
  4099e6:	2401      	movgt	r4, #1
  4099e8:	442c      	add	r4, r5
  4099ea:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  4099ee:	f04f 0867 	mov.w	r8, #103	; 0x67
  4099f2:	e6cb      	b.n	40978c <_svfprintf_r+0x1114>
  4099f4:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4099f6:	9816      	ldr	r0, [sp, #88]	; 0x58
  4099f8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4099fc:	9020      	str	r0, [sp, #128]	; 0x80
  4099fe:	9121      	str	r1, [sp, #132]	; 0x84
  409a00:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  409a04:	e660      	b.n	4096c8 <_svfprintf_r+0x1050>
  409a06:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409a08:	2003      	movs	r0, #3
  409a0a:	a925      	add	r1, sp, #148	; 0x94
  409a0c:	aa26      	add	r2, sp, #152	; 0x98
  409a0e:	ab29      	add	r3, sp, #164	; 0xa4
  409a10:	9501      	str	r5, [sp, #4]
  409a12:	9000      	str	r0, [sp, #0]
  409a14:	9203      	str	r2, [sp, #12]
  409a16:	9304      	str	r3, [sp, #16]
  409a18:	9102      	str	r1, [sp, #8]
  409a1a:	980d      	ldr	r0, [sp, #52]	; 0x34
  409a1c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  409a20:	f001 f862 	bl	40aae8 <_dtoa_r>
  409a24:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409a26:	4607      	mov	r7, r0
  409a28:	e677      	b.n	40971a <_svfprintf_r+0x10a2>
  409a2a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409a2c:	2003      	movs	r0, #3
  409a2e:	a925      	add	r1, sp, #148	; 0x94
  409a30:	aa26      	add	r2, sp, #152	; 0x98
  409a32:	ab29      	add	r3, sp, #164	; 0xa4
  409a34:	9401      	str	r4, [sp, #4]
  409a36:	e7ec      	b.n	409a12 <_svfprintf_r+0x139a>
  409a38:	9d25      	ldr	r5, [sp, #148]	; 0x94
  409a3a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409a3c:	2d00      	cmp	r5, #0
  409a3e:	9514      	str	r5, [sp, #80]	; 0x50
  409a40:	dd63      	ble.n	409b0a <_svfprintf_r+0x1492>
  409a42:	bbb4      	cbnz	r4, 409ab2 <_svfprintf_r+0x143a>
  409a44:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409a46:	07e8      	lsls	r0, r5, #31
  409a48:	d433      	bmi.n	409ab2 <_svfprintf_r+0x143a>
  409a4a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  409a4c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409a50:	e69c      	b.n	40978c <_svfprintf_r+0x1114>
  409a52:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  409a54:	e67a      	b.n	40974c <_svfprintf_r+0x10d4>
  409a56:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  409a5a:	4d3e      	ldr	r5, [pc, #248]	; (409b54 <_svfprintf_r+0x14dc>)
  409a5c:	17cb      	asrs	r3, r1, #31
  409a5e:	fb85 5001 	smull	r5, r0, r5, r1
  409a62:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  409a66:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  409a6a:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  409a6e:	2809      	cmp	r0, #9
  409a70:	4613      	mov	r3, r2
  409a72:	f101 0230 	add.w	r2, r1, #48	; 0x30
  409a76:	701a      	strb	r2, [r3, #0]
  409a78:	4601      	mov	r1, r0
  409a7a:	f103 32ff 	add.w	r2, r3, #4294967295
  409a7e:	dcec      	bgt.n	409a5a <_svfprintf_r+0x13e2>
  409a80:	f100 0130 	add.w	r1, r0, #48	; 0x30
  409a84:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  409a88:	b2c9      	uxtb	r1, r1
  409a8a:	4294      	cmp	r4, r2
  409a8c:	f803 1c01 	strb.w	r1, [r3, #-1]
  409a90:	d95a      	bls.n	409b48 <_svfprintf_r+0x14d0>
  409a92:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  409a96:	461a      	mov	r2, r3
  409a98:	e001      	b.n	409a9e <_svfprintf_r+0x1426>
  409a9a:	f812 1b01 	ldrb.w	r1, [r2], #1
  409a9e:	42a2      	cmp	r2, r4
  409aa0:	f800 1f01 	strb.w	r1, [r0, #1]!
  409aa4:	d1f9      	bne.n	409a9a <_svfprintf_r+0x1422>
  409aa6:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  409aaa:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  409aae:	3bf6      	subs	r3, #246	; 0xf6
  409ab0:	e772      	b.n	409998 <_svfprintf_r+0x1320>
  409ab2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409ab4:	1c6c      	adds	r4, r5, #1
  409ab6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409ab8:	442c      	add	r4, r5
  409aba:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409abe:	e665      	b.n	40978c <_svfprintf_r+0x1114>
  409ac0:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  409ac4:	2200      	movs	r2, #0
  409ac6:	2300      	movs	r3, #0
  409ac8:	f005 fa56 	bl	40ef78 <__aeabi_dcmpeq>
  409acc:	2800      	cmp	r0, #0
  409ace:	f47f af4a 	bne.w	409966 <_svfprintf_r+0x12ee>
  409ad2:	f1c5 0501 	rsb	r5, r5, #1
  409ad6:	9525      	str	r5, [sp, #148]	; 0x94
  409ad8:	442c      	add	r4, r5
  409ada:	e624      	b.n	409726 <_svfprintf_r+0x10ae>
  409adc:	9d14      	ldr	r5, [sp, #80]	; 0x50
  409ade:	f04f 0867 	mov.w	r8, #103	; 0x67
  409ae2:	1c6c      	adds	r4, r5, #1
  409ae4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409ae8:	e650      	b.n	40978c <_svfprintf_r+0x1114>
  409aea:	9d10      	ldr	r5, [sp, #64]	; 0x40
  409aec:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  409af0:	682d      	ldr	r5, [r5, #0]
  409af2:	f10c 0304 	add.w	r3, ip, #4
  409af6:	2d00      	cmp	r5, #0
  409af8:	f899 8001 	ldrb.w	r8, [r9, #1]
  409afc:	950a      	str	r5, [sp, #40]	; 0x28
  409afe:	9310      	str	r3, [sp, #64]	; 0x40
  409b00:	4681      	mov	r9, r0
  409b02:	f6be ae15 	bge.w	408730 <_svfprintf_r+0xb8>
  409b06:	f7fe be10 	b.w	40872a <_svfprintf_r+0xb2>
  409b0a:	b97c      	cbnz	r4, 409b2c <_svfprintf_r+0x14b4>
  409b0c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  409b0e:	07e9      	lsls	r1, r5, #31
  409b10:	d40c      	bmi.n	409b2c <_svfprintf_r+0x14b4>
  409b12:	2301      	movs	r3, #1
  409b14:	461c      	mov	r4, r3
  409b16:	e639      	b.n	40978c <_svfprintf_r+0x1114>
  409b18:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  409b1c:	f01c 0301 	ands.w	r3, ip, #1
  409b20:	f47f af43 	bne.w	4099aa <_svfprintf_r+0x1332>
  409b24:	9314      	str	r3, [sp, #80]	; 0x50
  409b26:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409b2a:	e62f      	b.n	40978c <_svfprintf_r+0x1114>
  409b2c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409b2e:	1cac      	adds	r4, r5, #2
  409b30:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  409b34:	e62a      	b.n	40978c <_svfprintf_r+0x1114>
  409b36:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  409b38:	230c      	movs	r3, #12
  409b3a:	602b      	str	r3, [r5, #0]
  409b3c:	f04f 30ff 	mov.w	r0, #4294967295
  409b40:	f7fe beba 	b.w	4088b8 <_svfprintf_r+0x240>
  409b44:	9b25      	ldr	r3, [sp, #148]	; 0x94
  409b46:	e713      	b.n	409970 <_svfprintf_r+0x12f8>
  409b48:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  409b4c:	e724      	b.n	409998 <_svfprintf_r+0x1320>
  409b4e:	bf00      	nop
  409b50:	00410058 	.word	0x00410058
  409b54:	66666667 	.word	0x66666667

00409b58 <__sprint_r.part.0>:
  409b58:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  409b5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409b5e:	049c      	lsls	r4, r3, #18
  409b60:	460e      	mov	r6, r1
  409b62:	4680      	mov	r8, r0
  409b64:	4691      	mov	r9, r2
  409b66:	d52a      	bpl.n	409bbe <__sprint_r.part.0+0x66>
  409b68:	6893      	ldr	r3, [r2, #8]
  409b6a:	6812      	ldr	r2, [r2, #0]
  409b6c:	f102 0a08 	add.w	sl, r2, #8
  409b70:	b31b      	cbz	r3, 409bba <__sprint_r.part.0+0x62>
  409b72:	e91a 00a0 	ldmdb	sl, {r5, r7}
  409b76:	08bf      	lsrs	r7, r7, #2
  409b78:	d017      	beq.n	409baa <__sprint_r.part.0+0x52>
  409b7a:	3d04      	subs	r5, #4
  409b7c:	2400      	movs	r4, #0
  409b7e:	e001      	b.n	409b84 <__sprint_r.part.0+0x2c>
  409b80:	42a7      	cmp	r7, r4
  409b82:	d010      	beq.n	409ba6 <__sprint_r.part.0+0x4e>
  409b84:	4640      	mov	r0, r8
  409b86:	f855 1f04 	ldr.w	r1, [r5, #4]!
  409b8a:	4632      	mov	r2, r6
  409b8c:	f002 f81e 	bl	40bbcc <_fputwc_r>
  409b90:	1c43      	adds	r3, r0, #1
  409b92:	f104 0401 	add.w	r4, r4, #1
  409b96:	d1f3      	bne.n	409b80 <__sprint_r.part.0+0x28>
  409b98:	2300      	movs	r3, #0
  409b9a:	f8c9 3008 	str.w	r3, [r9, #8]
  409b9e:	f8c9 3004 	str.w	r3, [r9, #4]
  409ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409ba6:	f8d9 3008 	ldr.w	r3, [r9, #8]
  409baa:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  409bae:	f8c9 3008 	str.w	r3, [r9, #8]
  409bb2:	f10a 0a08 	add.w	sl, sl, #8
  409bb6:	2b00      	cmp	r3, #0
  409bb8:	d1db      	bne.n	409b72 <__sprint_r.part.0+0x1a>
  409bba:	2000      	movs	r0, #0
  409bbc:	e7ec      	b.n	409b98 <__sprint_r.part.0+0x40>
  409bbe:	f002 f97f 	bl	40bec0 <__sfvwrite_r>
  409bc2:	2300      	movs	r3, #0
  409bc4:	f8c9 3008 	str.w	r3, [r9, #8]
  409bc8:	f8c9 3004 	str.w	r3, [r9, #4]
  409bcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00409bd0 <__sprint_r>:
  409bd0:	6893      	ldr	r3, [r2, #8]
  409bd2:	b410      	push	{r4}
  409bd4:	b11b      	cbz	r3, 409bde <__sprint_r+0xe>
  409bd6:	f85d 4b04 	ldr.w	r4, [sp], #4
  409bda:	f7ff bfbd 	b.w	409b58 <__sprint_r.part.0>
  409bde:	4618      	mov	r0, r3
  409be0:	6053      	str	r3, [r2, #4]
  409be2:	f85d 4b04 	ldr.w	r4, [sp], #4
  409be6:	4770      	bx	lr

00409be8 <_vfiprintf_r>:
  409be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409bec:	b0b1      	sub	sp, #196	; 0xc4
  409bee:	461c      	mov	r4, r3
  409bf0:	9102      	str	r1, [sp, #8]
  409bf2:	4690      	mov	r8, r2
  409bf4:	9308      	str	r3, [sp, #32]
  409bf6:	9006      	str	r0, [sp, #24]
  409bf8:	b118      	cbz	r0, 409c02 <_vfiprintf_r+0x1a>
  409bfa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  409bfc:	2b00      	cmp	r3, #0
  409bfe:	f000 80e8 	beq.w	409dd2 <_vfiprintf_r+0x1ea>
  409c02:	9d02      	ldr	r5, [sp, #8]
  409c04:	89ab      	ldrh	r3, [r5, #12]
  409c06:	b29a      	uxth	r2, r3
  409c08:	0490      	lsls	r0, r2, #18
  409c0a:	d407      	bmi.n	409c1c <_vfiprintf_r+0x34>
  409c0c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  409c0e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  409c12:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  409c16:	81ab      	strh	r3, [r5, #12]
  409c18:	b29a      	uxth	r2, r3
  409c1a:	6669      	str	r1, [r5, #100]	; 0x64
  409c1c:	0711      	lsls	r1, r2, #28
  409c1e:	f140 80b7 	bpl.w	409d90 <_vfiprintf_r+0x1a8>
  409c22:	f8dd b008 	ldr.w	fp, [sp, #8]
  409c26:	f8db 3010 	ldr.w	r3, [fp, #16]
  409c2a:	2b00      	cmp	r3, #0
  409c2c:	f000 80b0 	beq.w	409d90 <_vfiprintf_r+0x1a8>
  409c30:	f002 021a 	and.w	r2, r2, #26
  409c34:	2a0a      	cmp	r2, #10
  409c36:	f000 80b7 	beq.w	409da8 <_vfiprintf_r+0x1c0>
  409c3a:	2300      	movs	r3, #0
  409c3c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  409c40:	930a      	str	r3, [sp, #40]	; 0x28
  409c42:	9315      	str	r3, [sp, #84]	; 0x54
  409c44:	9314      	str	r3, [sp, #80]	; 0x50
  409c46:	9309      	str	r3, [sp, #36]	; 0x24
  409c48:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  409c4c:	464e      	mov	r6, r9
  409c4e:	f898 3000 	ldrb.w	r3, [r8]
  409c52:	2b00      	cmp	r3, #0
  409c54:	f000 84c8 	beq.w	40a5e8 <_vfiprintf_r+0xa00>
  409c58:	2b25      	cmp	r3, #37	; 0x25
  409c5a:	f000 84c5 	beq.w	40a5e8 <_vfiprintf_r+0xa00>
  409c5e:	f108 0201 	add.w	r2, r8, #1
  409c62:	e001      	b.n	409c68 <_vfiprintf_r+0x80>
  409c64:	2b25      	cmp	r3, #37	; 0x25
  409c66:	d004      	beq.n	409c72 <_vfiprintf_r+0x8a>
  409c68:	7813      	ldrb	r3, [r2, #0]
  409c6a:	4614      	mov	r4, r2
  409c6c:	3201      	adds	r2, #1
  409c6e:	2b00      	cmp	r3, #0
  409c70:	d1f8      	bne.n	409c64 <_vfiprintf_r+0x7c>
  409c72:	ebc8 0504 	rsb	r5, r8, r4
  409c76:	b195      	cbz	r5, 409c9e <_vfiprintf_r+0xb6>
  409c78:	9b14      	ldr	r3, [sp, #80]	; 0x50
  409c7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409c7c:	3301      	adds	r3, #1
  409c7e:	442a      	add	r2, r5
  409c80:	2b07      	cmp	r3, #7
  409c82:	f8c6 8000 	str.w	r8, [r6]
  409c86:	6075      	str	r5, [r6, #4]
  409c88:	9215      	str	r2, [sp, #84]	; 0x54
  409c8a:	9314      	str	r3, [sp, #80]	; 0x50
  409c8c:	dd7b      	ble.n	409d86 <_vfiprintf_r+0x19e>
  409c8e:	2a00      	cmp	r2, #0
  409c90:	f040 84d5 	bne.w	40a63e <_vfiprintf_r+0xa56>
  409c94:	9809      	ldr	r0, [sp, #36]	; 0x24
  409c96:	9214      	str	r2, [sp, #80]	; 0x50
  409c98:	4428      	add	r0, r5
  409c9a:	464e      	mov	r6, r9
  409c9c:	9009      	str	r0, [sp, #36]	; 0x24
  409c9e:	7823      	ldrb	r3, [r4, #0]
  409ca0:	2b00      	cmp	r3, #0
  409ca2:	f000 83ed 	beq.w	40a480 <_vfiprintf_r+0x898>
  409ca6:	2100      	movs	r1, #0
  409ca8:	f04f 0200 	mov.w	r2, #0
  409cac:	f04f 3cff 	mov.w	ip, #4294967295
  409cb0:	7863      	ldrb	r3, [r4, #1]
  409cb2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  409cb6:	9104      	str	r1, [sp, #16]
  409cb8:	468a      	mov	sl, r1
  409cba:	f104 0801 	add.w	r8, r4, #1
  409cbe:	4608      	mov	r0, r1
  409cc0:	4665      	mov	r5, ip
  409cc2:	f108 0801 	add.w	r8, r8, #1
  409cc6:	f1a3 0220 	sub.w	r2, r3, #32
  409cca:	2a58      	cmp	r2, #88	; 0x58
  409ccc:	f200 82d9 	bhi.w	40a282 <_vfiprintf_r+0x69a>
  409cd0:	e8df f012 	tbh	[pc, r2, lsl #1]
  409cd4:	02d702cb 	.word	0x02d702cb
  409cd8:	02d202d7 	.word	0x02d202d7
  409cdc:	02d702d7 	.word	0x02d702d7
  409ce0:	02d702d7 	.word	0x02d702d7
  409ce4:	02d702d7 	.word	0x02d702d7
  409ce8:	028f0282 	.word	0x028f0282
  409cec:	008402d7 	.word	0x008402d7
  409cf0:	02d70293 	.word	0x02d70293
  409cf4:	0196012b 	.word	0x0196012b
  409cf8:	01960196 	.word	0x01960196
  409cfc:	01960196 	.word	0x01960196
  409d00:	01960196 	.word	0x01960196
  409d04:	01960196 	.word	0x01960196
  409d08:	02d702d7 	.word	0x02d702d7
  409d0c:	02d702d7 	.word	0x02d702d7
  409d10:	02d702d7 	.word	0x02d702d7
  409d14:	02d702d7 	.word	0x02d702d7
  409d18:	02d702d7 	.word	0x02d702d7
  409d1c:	02d70130 	.word	0x02d70130
  409d20:	02d702d7 	.word	0x02d702d7
  409d24:	02d702d7 	.word	0x02d702d7
  409d28:	02d702d7 	.word	0x02d702d7
  409d2c:	02d702d7 	.word	0x02d702d7
  409d30:	017b02d7 	.word	0x017b02d7
  409d34:	02d702d7 	.word	0x02d702d7
  409d38:	02d702d7 	.word	0x02d702d7
  409d3c:	01a402d7 	.word	0x01a402d7
  409d40:	02d702d7 	.word	0x02d702d7
  409d44:	02d701bf 	.word	0x02d701bf
  409d48:	02d702d7 	.word	0x02d702d7
  409d4c:	02d702d7 	.word	0x02d702d7
  409d50:	02d702d7 	.word	0x02d702d7
  409d54:	02d702d7 	.word	0x02d702d7
  409d58:	01e402d7 	.word	0x01e402d7
  409d5c:	02d701fa 	.word	0x02d701fa
  409d60:	02d702d7 	.word	0x02d702d7
  409d64:	01fa0216 	.word	0x01fa0216
  409d68:	02d702d7 	.word	0x02d702d7
  409d6c:	02d7021b 	.word	0x02d7021b
  409d70:	00890228 	.word	0x00890228
  409d74:	027d0266 	.word	0x027d0266
  409d78:	023a02d7 	.word	0x023a02d7
  409d7c:	011902d7 	.word	0x011902d7
  409d80:	02d702d7 	.word	0x02d702d7
  409d84:	02af      	.short	0x02af
  409d86:	3608      	adds	r6, #8
  409d88:	9809      	ldr	r0, [sp, #36]	; 0x24
  409d8a:	4428      	add	r0, r5
  409d8c:	9009      	str	r0, [sp, #36]	; 0x24
  409d8e:	e786      	b.n	409c9e <_vfiprintf_r+0xb6>
  409d90:	9806      	ldr	r0, [sp, #24]
  409d92:	9902      	ldr	r1, [sp, #8]
  409d94:	f000 fd9a 	bl	40a8cc <__swsetup_r>
  409d98:	b9b0      	cbnz	r0, 409dc8 <_vfiprintf_r+0x1e0>
  409d9a:	9d02      	ldr	r5, [sp, #8]
  409d9c:	89aa      	ldrh	r2, [r5, #12]
  409d9e:	f002 021a 	and.w	r2, r2, #26
  409da2:	2a0a      	cmp	r2, #10
  409da4:	f47f af49 	bne.w	409c3a <_vfiprintf_r+0x52>
  409da8:	f8dd b008 	ldr.w	fp, [sp, #8]
  409dac:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  409db0:	2b00      	cmp	r3, #0
  409db2:	f6ff af42 	blt.w	409c3a <_vfiprintf_r+0x52>
  409db6:	9806      	ldr	r0, [sp, #24]
  409db8:	4659      	mov	r1, fp
  409dba:	4642      	mov	r2, r8
  409dbc:	4623      	mov	r3, r4
  409dbe:	f000 fd3d 	bl	40a83c <__sbprintf>
  409dc2:	b031      	add	sp, #196	; 0xc4
  409dc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409dc8:	f04f 30ff 	mov.w	r0, #4294967295
  409dcc:	b031      	add	sp, #196	; 0xc4
  409dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409dd2:	f001 fe65 	bl	40baa0 <__sinit>
  409dd6:	e714      	b.n	409c02 <_vfiprintf_r+0x1a>
  409dd8:	4240      	negs	r0, r0
  409dda:	9308      	str	r3, [sp, #32]
  409ddc:	f04a 0a04 	orr.w	sl, sl, #4
  409de0:	f898 3000 	ldrb.w	r3, [r8]
  409de4:	e76d      	b.n	409cc2 <_vfiprintf_r+0xda>
  409de6:	f01a 0320 	ands.w	r3, sl, #32
  409dea:	9004      	str	r0, [sp, #16]
  409dec:	46ac      	mov	ip, r5
  409dee:	f000 80f4 	beq.w	409fda <_vfiprintf_r+0x3f2>
  409df2:	f8dd b020 	ldr.w	fp, [sp, #32]
  409df6:	f10b 0307 	add.w	r3, fp, #7
  409dfa:	f023 0307 	bic.w	r3, r3, #7
  409dfe:	f103 0408 	add.w	r4, r3, #8
  409e02:	9408      	str	r4, [sp, #32]
  409e04:	e9d3 4500 	ldrd	r4, r5, [r3]
  409e08:	2300      	movs	r3, #0
  409e0a:	f04f 0000 	mov.w	r0, #0
  409e0e:	2100      	movs	r1, #0
  409e10:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  409e14:	f8cd c014 	str.w	ip, [sp, #20]
  409e18:	9107      	str	r1, [sp, #28]
  409e1a:	f1bc 0f00 	cmp.w	ip, #0
  409e1e:	bfa8      	it	ge
  409e20:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  409e24:	ea54 0205 	orrs.w	r2, r4, r5
  409e28:	f040 80ad 	bne.w	409f86 <_vfiprintf_r+0x39e>
  409e2c:	f1bc 0f00 	cmp.w	ip, #0
  409e30:	f040 80a9 	bne.w	409f86 <_vfiprintf_r+0x39e>
  409e34:	2b00      	cmp	r3, #0
  409e36:	f040 83c0 	bne.w	40a5ba <_vfiprintf_r+0x9d2>
  409e3a:	f01a 0f01 	tst.w	sl, #1
  409e3e:	f000 83bc 	beq.w	40a5ba <_vfiprintf_r+0x9d2>
  409e42:	2330      	movs	r3, #48	; 0x30
  409e44:	af30      	add	r7, sp, #192	; 0xc0
  409e46:	f807 3d41 	strb.w	r3, [r7, #-65]!
  409e4a:	ebc7 0409 	rsb	r4, r7, r9
  409e4e:	9405      	str	r4, [sp, #20]
  409e50:	f8dd b014 	ldr.w	fp, [sp, #20]
  409e54:	9c07      	ldr	r4, [sp, #28]
  409e56:	45e3      	cmp	fp, ip
  409e58:	bfb8      	it	lt
  409e5a:	46e3      	movlt	fp, ip
  409e5c:	f8cd b00c 	str.w	fp, [sp, #12]
  409e60:	b11c      	cbz	r4, 409e6a <_vfiprintf_r+0x282>
  409e62:	f10b 0b01 	add.w	fp, fp, #1
  409e66:	f8cd b00c 	str.w	fp, [sp, #12]
  409e6a:	f01a 0502 	ands.w	r5, sl, #2
  409e6e:	9507      	str	r5, [sp, #28]
  409e70:	d005      	beq.n	409e7e <_vfiprintf_r+0x296>
  409e72:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409e76:	f10b 0b02 	add.w	fp, fp, #2
  409e7a:	f8cd b00c 	str.w	fp, [sp, #12]
  409e7e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  409e82:	930b      	str	r3, [sp, #44]	; 0x2c
  409e84:	f040 821b 	bne.w	40a2be <_vfiprintf_r+0x6d6>
  409e88:	9d04      	ldr	r5, [sp, #16]
  409e8a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  409e8e:	ebcb 0405 	rsb	r4, fp, r5
  409e92:	2c00      	cmp	r4, #0
  409e94:	f340 8213 	ble.w	40a2be <_vfiprintf_r+0x6d6>
  409e98:	2c10      	cmp	r4, #16
  409e9a:	f340 8489 	ble.w	40a7b0 <_vfiprintf_r+0xbc8>
  409e9e:	4dbe      	ldr	r5, [pc, #760]	; (40a198 <_vfiprintf_r+0x5b0>)
  409ea0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  409ea2:	462b      	mov	r3, r5
  409ea4:	9814      	ldr	r0, [sp, #80]	; 0x50
  409ea6:	4625      	mov	r5, r4
  409ea8:	f04f 0b10 	mov.w	fp, #16
  409eac:	4664      	mov	r4, ip
  409eae:	46b4      	mov	ip, r6
  409eb0:	461e      	mov	r6, r3
  409eb2:	e006      	b.n	409ec2 <_vfiprintf_r+0x2da>
  409eb4:	1c83      	adds	r3, r0, #2
  409eb6:	f10c 0c08 	add.w	ip, ip, #8
  409eba:	4608      	mov	r0, r1
  409ebc:	3d10      	subs	r5, #16
  409ebe:	2d10      	cmp	r5, #16
  409ec0:	dd11      	ble.n	409ee6 <_vfiprintf_r+0x2fe>
  409ec2:	1c41      	adds	r1, r0, #1
  409ec4:	3210      	adds	r2, #16
  409ec6:	2907      	cmp	r1, #7
  409ec8:	9215      	str	r2, [sp, #84]	; 0x54
  409eca:	e88c 0840 	stmia.w	ip, {r6, fp}
  409ece:	9114      	str	r1, [sp, #80]	; 0x50
  409ed0:	ddf0      	ble.n	409eb4 <_vfiprintf_r+0x2cc>
  409ed2:	2a00      	cmp	r2, #0
  409ed4:	f040 81e6 	bne.w	40a2a4 <_vfiprintf_r+0x6bc>
  409ed8:	3d10      	subs	r5, #16
  409eda:	2d10      	cmp	r5, #16
  409edc:	f04f 0301 	mov.w	r3, #1
  409ee0:	4610      	mov	r0, r2
  409ee2:	46cc      	mov	ip, r9
  409ee4:	dced      	bgt.n	409ec2 <_vfiprintf_r+0x2da>
  409ee6:	4631      	mov	r1, r6
  409ee8:	4666      	mov	r6, ip
  409eea:	46a4      	mov	ip, r4
  409eec:	462c      	mov	r4, r5
  409eee:	460d      	mov	r5, r1
  409ef0:	4422      	add	r2, r4
  409ef2:	2b07      	cmp	r3, #7
  409ef4:	9215      	str	r2, [sp, #84]	; 0x54
  409ef6:	6035      	str	r5, [r6, #0]
  409ef8:	6074      	str	r4, [r6, #4]
  409efa:	9314      	str	r3, [sp, #80]	; 0x50
  409efc:	f300 836d 	bgt.w	40a5da <_vfiprintf_r+0x9f2>
  409f00:	3608      	adds	r6, #8
  409f02:	1c59      	adds	r1, r3, #1
  409f04:	e1de      	b.n	40a2c4 <_vfiprintf_r+0x6dc>
  409f06:	f01a 0f20 	tst.w	sl, #32
  409f0a:	9004      	str	r0, [sp, #16]
  409f0c:	46ac      	mov	ip, r5
  409f0e:	f000 808d 	beq.w	40a02c <_vfiprintf_r+0x444>
  409f12:	9d08      	ldr	r5, [sp, #32]
  409f14:	1deb      	adds	r3, r5, #7
  409f16:	f023 0307 	bic.w	r3, r3, #7
  409f1a:	f103 0b08 	add.w	fp, r3, #8
  409f1e:	e9d3 4500 	ldrd	r4, r5, [r3]
  409f22:	f8cd b020 	str.w	fp, [sp, #32]
  409f26:	2301      	movs	r3, #1
  409f28:	e76f      	b.n	409e0a <_vfiprintf_r+0x222>
  409f2a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  409f2e:	f898 3000 	ldrb.w	r3, [r8]
  409f32:	e6c6      	b.n	409cc2 <_vfiprintf_r+0xda>
  409f34:	f04a 0a10 	orr.w	sl, sl, #16
  409f38:	f01a 0f20 	tst.w	sl, #32
  409f3c:	9004      	str	r0, [sp, #16]
  409f3e:	46ac      	mov	ip, r5
  409f40:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  409f44:	f000 80c8 	beq.w	40a0d8 <_vfiprintf_r+0x4f0>
  409f48:	9c08      	ldr	r4, [sp, #32]
  409f4a:	1de1      	adds	r1, r4, #7
  409f4c:	f021 0107 	bic.w	r1, r1, #7
  409f50:	e9d1 2300 	ldrd	r2, r3, [r1]
  409f54:	3108      	adds	r1, #8
  409f56:	9108      	str	r1, [sp, #32]
  409f58:	4614      	mov	r4, r2
  409f5a:	461d      	mov	r5, r3
  409f5c:	2a00      	cmp	r2, #0
  409f5e:	f173 0b00 	sbcs.w	fp, r3, #0
  409f62:	f2c0 83ce 	blt.w	40a702 <_vfiprintf_r+0xb1a>
  409f66:	f1bc 0f00 	cmp.w	ip, #0
  409f6a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  409f6e:	bfa8      	it	ge
  409f70:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  409f74:	ea54 0205 	orrs.w	r2, r4, r5
  409f78:	9007      	str	r0, [sp, #28]
  409f7a:	f8cd c014 	str.w	ip, [sp, #20]
  409f7e:	f04f 0301 	mov.w	r3, #1
  409f82:	f43f af53 	beq.w	409e2c <_vfiprintf_r+0x244>
  409f86:	2b01      	cmp	r3, #1
  409f88:	f000 8319 	beq.w	40a5be <_vfiprintf_r+0x9d6>
  409f8c:	2b02      	cmp	r3, #2
  409f8e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  409f92:	f040 824c 	bne.w	40a42e <_vfiprintf_r+0x846>
  409f96:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  409f9a:	4619      	mov	r1, r3
  409f9c:	f004 000f 	and.w	r0, r4, #15
  409fa0:	0922      	lsrs	r2, r4, #4
  409fa2:	f81b 0000 	ldrb.w	r0, [fp, r0]
  409fa6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  409faa:	092b      	lsrs	r3, r5, #4
  409fac:	7008      	strb	r0, [r1, #0]
  409fae:	ea52 0003 	orrs.w	r0, r2, r3
  409fb2:	460f      	mov	r7, r1
  409fb4:	4614      	mov	r4, r2
  409fb6:	461d      	mov	r5, r3
  409fb8:	f101 31ff 	add.w	r1, r1, #4294967295
  409fbc:	d1ee      	bne.n	409f9c <_vfiprintf_r+0x3b4>
  409fbe:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  409fc2:	ebc7 0309 	rsb	r3, r7, r9
  409fc6:	9305      	str	r3, [sp, #20]
  409fc8:	e742      	b.n	409e50 <_vfiprintf_r+0x268>
  409fca:	f04a 0a10 	orr.w	sl, sl, #16
  409fce:	f01a 0320 	ands.w	r3, sl, #32
  409fd2:	9004      	str	r0, [sp, #16]
  409fd4:	46ac      	mov	ip, r5
  409fd6:	f47f af0c 	bne.w	409df2 <_vfiprintf_r+0x20a>
  409fda:	f01a 0210 	ands.w	r2, sl, #16
  409fde:	f040 8311 	bne.w	40a604 <_vfiprintf_r+0xa1c>
  409fe2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  409fe6:	f000 830d 	beq.w	40a604 <_vfiprintf_r+0xa1c>
  409fea:	f8dd b020 	ldr.w	fp, [sp, #32]
  409fee:	4613      	mov	r3, r2
  409ff0:	f8bb 4000 	ldrh.w	r4, [fp]
  409ff4:	f10b 0b04 	add.w	fp, fp, #4
  409ff8:	2500      	movs	r5, #0
  409ffa:	f8cd b020 	str.w	fp, [sp, #32]
  409ffe:	e704      	b.n	409e0a <_vfiprintf_r+0x222>
  40a000:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a004:	2000      	movs	r0, #0
  40a006:	f818 3b01 	ldrb.w	r3, [r8], #1
  40a00a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40a00e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40a012:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a016:	2a09      	cmp	r2, #9
  40a018:	d9f5      	bls.n	40a006 <_vfiprintf_r+0x41e>
  40a01a:	e654      	b.n	409cc6 <_vfiprintf_r+0xde>
  40a01c:	f04a 0a10 	orr.w	sl, sl, #16
  40a020:	f01a 0f20 	tst.w	sl, #32
  40a024:	9004      	str	r0, [sp, #16]
  40a026:	46ac      	mov	ip, r5
  40a028:	f47f af73 	bne.w	409f12 <_vfiprintf_r+0x32a>
  40a02c:	f01a 0f10 	tst.w	sl, #16
  40a030:	f040 82ef 	bne.w	40a612 <_vfiprintf_r+0xa2a>
  40a034:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a038:	f000 82eb 	beq.w	40a612 <_vfiprintf_r+0xa2a>
  40a03c:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a040:	2500      	movs	r5, #0
  40a042:	f8bb 4000 	ldrh.w	r4, [fp]
  40a046:	f10b 0b04 	add.w	fp, fp, #4
  40a04a:	2301      	movs	r3, #1
  40a04c:	f8cd b020 	str.w	fp, [sp, #32]
  40a050:	e6db      	b.n	409e0a <_vfiprintf_r+0x222>
  40a052:	46ac      	mov	ip, r5
  40a054:	4d51      	ldr	r5, [pc, #324]	; (40a19c <_vfiprintf_r+0x5b4>)
  40a056:	f01a 0f20 	tst.w	sl, #32
  40a05a:	9004      	str	r0, [sp, #16]
  40a05c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a060:	950a      	str	r5, [sp, #40]	; 0x28
  40a062:	f000 80f0 	beq.w	40a246 <_vfiprintf_r+0x65e>
  40a066:	9d08      	ldr	r5, [sp, #32]
  40a068:	1dea      	adds	r2, r5, #7
  40a06a:	f022 0207 	bic.w	r2, r2, #7
  40a06e:	f102 0b08 	add.w	fp, r2, #8
  40a072:	f8cd b020 	str.w	fp, [sp, #32]
  40a076:	e9d2 4500 	ldrd	r4, r5, [r2]
  40a07a:	f01a 0f01 	tst.w	sl, #1
  40a07e:	f000 82aa 	beq.w	40a5d6 <_vfiprintf_r+0x9ee>
  40a082:	ea54 0b05 	orrs.w	fp, r4, r5
  40a086:	f000 82a6 	beq.w	40a5d6 <_vfiprintf_r+0x9ee>
  40a08a:	2230      	movs	r2, #48	; 0x30
  40a08c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40a090:	f04a 0a02 	orr.w	sl, sl, #2
  40a094:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40a098:	2302      	movs	r3, #2
  40a09a:	e6b6      	b.n	409e0a <_vfiprintf_r+0x222>
  40a09c:	9b08      	ldr	r3, [sp, #32]
  40a09e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a0a2:	681b      	ldr	r3, [r3, #0]
  40a0a4:	2401      	movs	r4, #1
  40a0a6:	f04f 0500 	mov.w	r5, #0
  40a0aa:	f10b 0b04 	add.w	fp, fp, #4
  40a0ae:	9004      	str	r0, [sp, #16]
  40a0b0:	9403      	str	r4, [sp, #12]
  40a0b2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40a0b6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40a0ba:	f8cd b020 	str.w	fp, [sp, #32]
  40a0be:	9405      	str	r4, [sp, #20]
  40a0c0:	af16      	add	r7, sp, #88	; 0x58
  40a0c2:	f04f 0c00 	mov.w	ip, #0
  40a0c6:	e6d0      	b.n	409e6a <_vfiprintf_r+0x282>
  40a0c8:	f01a 0f20 	tst.w	sl, #32
  40a0cc:	9004      	str	r0, [sp, #16]
  40a0ce:	46ac      	mov	ip, r5
  40a0d0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a0d4:	f47f af38 	bne.w	409f48 <_vfiprintf_r+0x360>
  40a0d8:	f01a 0f10 	tst.w	sl, #16
  40a0dc:	f040 82a7 	bne.w	40a62e <_vfiprintf_r+0xa46>
  40a0e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a0e4:	f000 82a3 	beq.w	40a62e <_vfiprintf_r+0xa46>
  40a0e8:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a0ec:	f9bb 4000 	ldrsh.w	r4, [fp]
  40a0f0:	f10b 0b04 	add.w	fp, fp, #4
  40a0f4:	17e5      	asrs	r5, r4, #31
  40a0f6:	4622      	mov	r2, r4
  40a0f8:	462b      	mov	r3, r5
  40a0fa:	f8cd b020 	str.w	fp, [sp, #32]
  40a0fe:	e72d      	b.n	409f5c <_vfiprintf_r+0x374>
  40a100:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40a104:	f898 3000 	ldrb.w	r3, [r8]
  40a108:	e5db      	b.n	409cc2 <_vfiprintf_r+0xda>
  40a10a:	f898 3000 	ldrb.w	r3, [r8]
  40a10e:	4642      	mov	r2, r8
  40a110:	2b6c      	cmp	r3, #108	; 0x6c
  40a112:	bf03      	ittte	eq
  40a114:	f108 0801 	addeq.w	r8, r8, #1
  40a118:	f04a 0a20 	orreq.w	sl, sl, #32
  40a11c:	7853      	ldrbeq	r3, [r2, #1]
  40a11e:	f04a 0a10 	orrne.w	sl, sl, #16
  40a122:	e5ce      	b.n	409cc2 <_vfiprintf_r+0xda>
  40a124:	f01a 0f20 	tst.w	sl, #32
  40a128:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a12c:	f000 82f7 	beq.w	40a71e <_vfiprintf_r+0xb36>
  40a130:	9c08      	ldr	r4, [sp, #32]
  40a132:	6821      	ldr	r1, [r4, #0]
  40a134:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a136:	17e5      	asrs	r5, r4, #31
  40a138:	462b      	mov	r3, r5
  40a13a:	9d08      	ldr	r5, [sp, #32]
  40a13c:	4622      	mov	r2, r4
  40a13e:	3504      	adds	r5, #4
  40a140:	9508      	str	r5, [sp, #32]
  40a142:	e9c1 2300 	strd	r2, r3, [r1]
  40a146:	e582      	b.n	409c4e <_vfiprintf_r+0x66>
  40a148:	9c08      	ldr	r4, [sp, #32]
  40a14a:	46ac      	mov	ip, r5
  40a14c:	6827      	ldr	r7, [r4, #0]
  40a14e:	f04f 0500 	mov.w	r5, #0
  40a152:	9004      	str	r0, [sp, #16]
  40a154:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40a158:	3404      	adds	r4, #4
  40a15a:	2f00      	cmp	r7, #0
  40a15c:	f000 8332 	beq.w	40a7c4 <_vfiprintf_r+0xbdc>
  40a160:	f1bc 0f00 	cmp.w	ip, #0
  40a164:	4638      	mov	r0, r7
  40a166:	f2c0 8307 	blt.w	40a778 <_vfiprintf_r+0xb90>
  40a16a:	4662      	mov	r2, ip
  40a16c:	2100      	movs	r1, #0
  40a16e:	f8cd c004 	str.w	ip, [sp, #4]
  40a172:	f002 fb77 	bl	40c864 <memchr>
  40a176:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a17a:	2800      	cmp	r0, #0
  40a17c:	f000 833a 	beq.w	40a7f4 <_vfiprintf_r+0xc0c>
  40a180:	1bc0      	subs	r0, r0, r7
  40a182:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40a186:	4560      	cmp	r0, ip
  40a188:	bfa8      	it	ge
  40a18a:	4660      	movge	r0, ip
  40a18c:	9005      	str	r0, [sp, #20]
  40a18e:	9408      	str	r4, [sp, #32]
  40a190:	9507      	str	r5, [sp, #28]
  40a192:	f04f 0c00 	mov.w	ip, #0
  40a196:	e65b      	b.n	409e50 <_vfiprintf_r+0x268>
  40a198:	00410084 	.word	0x00410084
  40a19c:	00410030 	.word	0x00410030
  40a1a0:	9b08      	ldr	r3, [sp, #32]
  40a1a2:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a1a6:	9004      	str	r0, [sp, #16]
  40a1a8:	48b2      	ldr	r0, [pc, #712]	; (40a474 <_vfiprintf_r+0x88c>)
  40a1aa:	681c      	ldr	r4, [r3, #0]
  40a1ac:	2230      	movs	r2, #48	; 0x30
  40a1ae:	2378      	movs	r3, #120	; 0x78
  40a1b0:	f10b 0b04 	add.w	fp, fp, #4
  40a1b4:	46ac      	mov	ip, r5
  40a1b6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40a1ba:	f04a 0a02 	orr.w	sl, sl, #2
  40a1be:	f8cd b020 	str.w	fp, [sp, #32]
  40a1c2:	2500      	movs	r5, #0
  40a1c4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40a1c8:	900a      	str	r0, [sp, #40]	; 0x28
  40a1ca:	2302      	movs	r3, #2
  40a1cc:	e61d      	b.n	409e0a <_vfiprintf_r+0x222>
  40a1ce:	f04a 0a20 	orr.w	sl, sl, #32
  40a1d2:	f898 3000 	ldrb.w	r3, [r8]
  40a1d6:	e574      	b.n	409cc2 <_vfiprintf_r+0xda>
  40a1d8:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a1dc:	f8db 0000 	ldr.w	r0, [fp]
  40a1e0:	f10b 0304 	add.w	r3, fp, #4
  40a1e4:	2800      	cmp	r0, #0
  40a1e6:	f6ff adf7 	blt.w	409dd8 <_vfiprintf_r+0x1f0>
  40a1ea:	9308      	str	r3, [sp, #32]
  40a1ec:	f898 3000 	ldrb.w	r3, [r8]
  40a1f0:	e567      	b.n	409cc2 <_vfiprintf_r+0xda>
  40a1f2:	f898 3000 	ldrb.w	r3, [r8]
  40a1f6:	212b      	movs	r1, #43	; 0x2b
  40a1f8:	e563      	b.n	409cc2 <_vfiprintf_r+0xda>
  40a1fa:	f898 3000 	ldrb.w	r3, [r8]
  40a1fe:	f108 0401 	add.w	r4, r8, #1
  40a202:	2b2a      	cmp	r3, #42	; 0x2a
  40a204:	f000 8305 	beq.w	40a812 <_vfiprintf_r+0xc2a>
  40a208:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a20c:	2a09      	cmp	r2, #9
  40a20e:	bf98      	it	ls
  40a210:	2500      	movls	r5, #0
  40a212:	f200 82fa 	bhi.w	40a80a <_vfiprintf_r+0xc22>
  40a216:	f814 3b01 	ldrb.w	r3, [r4], #1
  40a21a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40a21e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40a222:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40a226:	2a09      	cmp	r2, #9
  40a228:	d9f5      	bls.n	40a216 <_vfiprintf_r+0x62e>
  40a22a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40a22e:	46a0      	mov	r8, r4
  40a230:	e549      	b.n	409cc6 <_vfiprintf_r+0xde>
  40a232:	4c90      	ldr	r4, [pc, #576]	; (40a474 <_vfiprintf_r+0x88c>)
  40a234:	f01a 0f20 	tst.w	sl, #32
  40a238:	9004      	str	r0, [sp, #16]
  40a23a:	46ac      	mov	ip, r5
  40a23c:	940a      	str	r4, [sp, #40]	; 0x28
  40a23e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a242:	f47f af10 	bne.w	40a066 <_vfiprintf_r+0x47e>
  40a246:	f01a 0f10 	tst.w	sl, #16
  40a24a:	f040 81ea 	bne.w	40a622 <_vfiprintf_r+0xa3a>
  40a24e:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a252:	f000 81e6 	beq.w	40a622 <_vfiprintf_r+0xa3a>
  40a256:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a25a:	2500      	movs	r5, #0
  40a25c:	f8bb 4000 	ldrh.w	r4, [fp]
  40a260:	f10b 0b04 	add.w	fp, fp, #4
  40a264:	f8cd b020 	str.w	fp, [sp, #32]
  40a268:	e707      	b.n	40a07a <_vfiprintf_r+0x492>
  40a26a:	f898 3000 	ldrb.w	r3, [r8]
  40a26e:	2900      	cmp	r1, #0
  40a270:	f47f ad27 	bne.w	409cc2 <_vfiprintf_r+0xda>
  40a274:	2120      	movs	r1, #32
  40a276:	e524      	b.n	409cc2 <_vfiprintf_r+0xda>
  40a278:	f04a 0a01 	orr.w	sl, sl, #1
  40a27c:	f898 3000 	ldrb.w	r3, [r8]
  40a280:	e51f      	b.n	409cc2 <_vfiprintf_r+0xda>
  40a282:	9004      	str	r0, [sp, #16]
  40a284:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40a288:	2b00      	cmp	r3, #0
  40a28a:	f000 80f9 	beq.w	40a480 <_vfiprintf_r+0x898>
  40a28e:	2501      	movs	r5, #1
  40a290:	f04f 0b00 	mov.w	fp, #0
  40a294:	9503      	str	r5, [sp, #12]
  40a296:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40a29a:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40a29e:	9505      	str	r5, [sp, #20]
  40a2a0:	af16      	add	r7, sp, #88	; 0x58
  40a2a2:	e70e      	b.n	40a0c2 <_vfiprintf_r+0x4da>
  40a2a4:	9806      	ldr	r0, [sp, #24]
  40a2a6:	9902      	ldr	r1, [sp, #8]
  40a2a8:	aa13      	add	r2, sp, #76	; 0x4c
  40a2aa:	f7ff fc55 	bl	409b58 <__sprint_r.part.0>
  40a2ae:	2800      	cmp	r0, #0
  40a2b0:	f040 80ed 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a2b4:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a2b6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a2b8:	1c43      	adds	r3, r0, #1
  40a2ba:	46cc      	mov	ip, r9
  40a2bc:	e5fe      	b.n	409ebc <_vfiprintf_r+0x2d4>
  40a2be:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a2c0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a2c2:	1c59      	adds	r1, r3, #1
  40a2c4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40a2c8:	b168      	cbz	r0, 40a2e6 <_vfiprintf_r+0x6fe>
  40a2ca:	3201      	adds	r2, #1
  40a2cc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40a2d0:	2301      	movs	r3, #1
  40a2d2:	2907      	cmp	r1, #7
  40a2d4:	9215      	str	r2, [sp, #84]	; 0x54
  40a2d6:	9114      	str	r1, [sp, #80]	; 0x50
  40a2d8:	e886 0009 	stmia.w	r6, {r0, r3}
  40a2dc:	f300 8160 	bgt.w	40a5a0 <_vfiprintf_r+0x9b8>
  40a2e0:	460b      	mov	r3, r1
  40a2e2:	3608      	adds	r6, #8
  40a2e4:	3101      	adds	r1, #1
  40a2e6:	9c07      	ldr	r4, [sp, #28]
  40a2e8:	b164      	cbz	r4, 40a304 <_vfiprintf_r+0x71c>
  40a2ea:	3202      	adds	r2, #2
  40a2ec:	a812      	add	r0, sp, #72	; 0x48
  40a2ee:	2302      	movs	r3, #2
  40a2f0:	2907      	cmp	r1, #7
  40a2f2:	9215      	str	r2, [sp, #84]	; 0x54
  40a2f4:	9114      	str	r1, [sp, #80]	; 0x50
  40a2f6:	e886 0009 	stmia.w	r6, {r0, r3}
  40a2fa:	f300 8157 	bgt.w	40a5ac <_vfiprintf_r+0x9c4>
  40a2fe:	460b      	mov	r3, r1
  40a300:	3608      	adds	r6, #8
  40a302:	3101      	adds	r1, #1
  40a304:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40a306:	2d80      	cmp	r5, #128	; 0x80
  40a308:	f000 8101 	beq.w	40a50e <_vfiprintf_r+0x926>
  40a30c:	9d05      	ldr	r5, [sp, #20]
  40a30e:	ebc5 040c 	rsb	r4, r5, ip
  40a312:	2c00      	cmp	r4, #0
  40a314:	dd2f      	ble.n	40a376 <_vfiprintf_r+0x78e>
  40a316:	2c10      	cmp	r4, #16
  40a318:	4d57      	ldr	r5, [pc, #348]	; (40a478 <_vfiprintf_r+0x890>)
  40a31a:	dd22      	ble.n	40a362 <_vfiprintf_r+0x77a>
  40a31c:	4630      	mov	r0, r6
  40a31e:	f04f 0b10 	mov.w	fp, #16
  40a322:	462e      	mov	r6, r5
  40a324:	4625      	mov	r5, r4
  40a326:	9c06      	ldr	r4, [sp, #24]
  40a328:	e006      	b.n	40a338 <_vfiprintf_r+0x750>
  40a32a:	f103 0c02 	add.w	ip, r3, #2
  40a32e:	3008      	adds	r0, #8
  40a330:	460b      	mov	r3, r1
  40a332:	3d10      	subs	r5, #16
  40a334:	2d10      	cmp	r5, #16
  40a336:	dd10      	ble.n	40a35a <_vfiprintf_r+0x772>
  40a338:	1c59      	adds	r1, r3, #1
  40a33a:	3210      	adds	r2, #16
  40a33c:	2907      	cmp	r1, #7
  40a33e:	9215      	str	r2, [sp, #84]	; 0x54
  40a340:	e880 0840 	stmia.w	r0, {r6, fp}
  40a344:	9114      	str	r1, [sp, #80]	; 0x50
  40a346:	ddf0      	ble.n	40a32a <_vfiprintf_r+0x742>
  40a348:	2a00      	cmp	r2, #0
  40a34a:	d163      	bne.n	40a414 <_vfiprintf_r+0x82c>
  40a34c:	3d10      	subs	r5, #16
  40a34e:	2d10      	cmp	r5, #16
  40a350:	f04f 0c01 	mov.w	ip, #1
  40a354:	4613      	mov	r3, r2
  40a356:	4648      	mov	r0, r9
  40a358:	dcee      	bgt.n	40a338 <_vfiprintf_r+0x750>
  40a35a:	462c      	mov	r4, r5
  40a35c:	4661      	mov	r1, ip
  40a35e:	4635      	mov	r5, r6
  40a360:	4606      	mov	r6, r0
  40a362:	4422      	add	r2, r4
  40a364:	2907      	cmp	r1, #7
  40a366:	9215      	str	r2, [sp, #84]	; 0x54
  40a368:	6035      	str	r5, [r6, #0]
  40a36a:	6074      	str	r4, [r6, #4]
  40a36c:	9114      	str	r1, [sp, #80]	; 0x50
  40a36e:	f300 80c1 	bgt.w	40a4f4 <_vfiprintf_r+0x90c>
  40a372:	3608      	adds	r6, #8
  40a374:	3101      	adds	r1, #1
  40a376:	9d05      	ldr	r5, [sp, #20]
  40a378:	2907      	cmp	r1, #7
  40a37a:	442a      	add	r2, r5
  40a37c:	9215      	str	r2, [sp, #84]	; 0x54
  40a37e:	6037      	str	r7, [r6, #0]
  40a380:	6075      	str	r5, [r6, #4]
  40a382:	9114      	str	r1, [sp, #80]	; 0x50
  40a384:	f340 80c1 	ble.w	40a50a <_vfiprintf_r+0x922>
  40a388:	2a00      	cmp	r2, #0
  40a38a:	f040 8130 	bne.w	40a5ee <_vfiprintf_r+0xa06>
  40a38e:	9214      	str	r2, [sp, #80]	; 0x50
  40a390:	464e      	mov	r6, r9
  40a392:	f01a 0f04 	tst.w	sl, #4
  40a396:	f000 808b 	beq.w	40a4b0 <_vfiprintf_r+0x8c8>
  40a39a:	9d04      	ldr	r5, [sp, #16]
  40a39c:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a3a0:	ebcb 0405 	rsb	r4, fp, r5
  40a3a4:	2c00      	cmp	r4, #0
  40a3a6:	f340 8083 	ble.w	40a4b0 <_vfiprintf_r+0x8c8>
  40a3aa:	2c10      	cmp	r4, #16
  40a3ac:	f340 821e 	ble.w	40a7ec <_vfiprintf_r+0xc04>
  40a3b0:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a3b2:	4d32      	ldr	r5, [pc, #200]	; (40a47c <_vfiprintf_r+0x894>)
  40a3b4:	2710      	movs	r7, #16
  40a3b6:	f8dd a018 	ldr.w	sl, [sp, #24]
  40a3ba:	f8dd b008 	ldr.w	fp, [sp, #8]
  40a3be:	e005      	b.n	40a3cc <_vfiprintf_r+0x7e4>
  40a3c0:	1c88      	adds	r0, r1, #2
  40a3c2:	3608      	adds	r6, #8
  40a3c4:	4619      	mov	r1, r3
  40a3c6:	3c10      	subs	r4, #16
  40a3c8:	2c10      	cmp	r4, #16
  40a3ca:	dd10      	ble.n	40a3ee <_vfiprintf_r+0x806>
  40a3cc:	1c4b      	adds	r3, r1, #1
  40a3ce:	3210      	adds	r2, #16
  40a3d0:	2b07      	cmp	r3, #7
  40a3d2:	9215      	str	r2, [sp, #84]	; 0x54
  40a3d4:	e886 00a0 	stmia.w	r6, {r5, r7}
  40a3d8:	9314      	str	r3, [sp, #80]	; 0x50
  40a3da:	ddf1      	ble.n	40a3c0 <_vfiprintf_r+0x7d8>
  40a3dc:	2a00      	cmp	r2, #0
  40a3de:	d17d      	bne.n	40a4dc <_vfiprintf_r+0x8f4>
  40a3e0:	3c10      	subs	r4, #16
  40a3e2:	2c10      	cmp	r4, #16
  40a3e4:	f04f 0001 	mov.w	r0, #1
  40a3e8:	4611      	mov	r1, r2
  40a3ea:	464e      	mov	r6, r9
  40a3ec:	dcee      	bgt.n	40a3cc <_vfiprintf_r+0x7e4>
  40a3ee:	4422      	add	r2, r4
  40a3f0:	2807      	cmp	r0, #7
  40a3f2:	9215      	str	r2, [sp, #84]	; 0x54
  40a3f4:	6035      	str	r5, [r6, #0]
  40a3f6:	6074      	str	r4, [r6, #4]
  40a3f8:	9014      	str	r0, [sp, #80]	; 0x50
  40a3fa:	dd59      	ble.n	40a4b0 <_vfiprintf_r+0x8c8>
  40a3fc:	2a00      	cmp	r2, #0
  40a3fe:	d14f      	bne.n	40a4a0 <_vfiprintf_r+0x8b8>
  40a400:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a402:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a406:	9d04      	ldr	r5, [sp, #16]
  40a408:	45ab      	cmp	fp, r5
  40a40a:	bfac      	ite	ge
  40a40c:	445c      	addge	r4, fp
  40a40e:	1964      	addlt	r4, r4, r5
  40a410:	9409      	str	r4, [sp, #36]	; 0x24
  40a412:	e05e      	b.n	40a4d2 <_vfiprintf_r+0x8ea>
  40a414:	4620      	mov	r0, r4
  40a416:	9902      	ldr	r1, [sp, #8]
  40a418:	aa13      	add	r2, sp, #76	; 0x4c
  40a41a:	f7ff fb9d 	bl	409b58 <__sprint_r.part.0>
  40a41e:	2800      	cmp	r0, #0
  40a420:	d135      	bne.n	40a48e <_vfiprintf_r+0x8a6>
  40a422:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a424:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a426:	f103 0c01 	add.w	ip, r3, #1
  40a42a:	4648      	mov	r0, r9
  40a42c:	e781      	b.n	40a332 <_vfiprintf_r+0x74a>
  40a42e:	08e0      	lsrs	r0, r4, #3
  40a430:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40a434:	f004 0207 	and.w	r2, r4, #7
  40a438:	08e9      	lsrs	r1, r5, #3
  40a43a:	3230      	adds	r2, #48	; 0x30
  40a43c:	ea50 0b01 	orrs.w	fp, r0, r1
  40a440:	461f      	mov	r7, r3
  40a442:	701a      	strb	r2, [r3, #0]
  40a444:	4604      	mov	r4, r0
  40a446:	460d      	mov	r5, r1
  40a448:	f103 33ff 	add.w	r3, r3, #4294967295
  40a44c:	d1ef      	bne.n	40a42e <_vfiprintf_r+0x846>
  40a44e:	f01a 0f01 	tst.w	sl, #1
  40a452:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40a456:	4639      	mov	r1, r7
  40a458:	f000 80b9 	beq.w	40a5ce <_vfiprintf_r+0x9e6>
  40a45c:	2a30      	cmp	r2, #48	; 0x30
  40a45e:	f43f acf4 	beq.w	409e4a <_vfiprintf_r+0x262>
  40a462:	461f      	mov	r7, r3
  40a464:	ebc7 0509 	rsb	r5, r7, r9
  40a468:	2330      	movs	r3, #48	; 0x30
  40a46a:	9505      	str	r5, [sp, #20]
  40a46c:	f801 3c01 	strb.w	r3, [r1, #-1]
  40a470:	e4ee      	b.n	409e50 <_vfiprintf_r+0x268>
  40a472:	bf00      	nop
  40a474:	00410044 	.word	0x00410044
  40a478:	00410074 	.word	0x00410074
  40a47c:	00410084 	.word	0x00410084
  40a480:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40a482:	b123      	cbz	r3, 40a48e <_vfiprintf_r+0x8a6>
  40a484:	9806      	ldr	r0, [sp, #24]
  40a486:	9902      	ldr	r1, [sp, #8]
  40a488:	aa13      	add	r2, sp, #76	; 0x4c
  40a48a:	f7ff fb65 	bl	409b58 <__sprint_r.part.0>
  40a48e:	9c02      	ldr	r4, [sp, #8]
  40a490:	89a3      	ldrh	r3, [r4, #12]
  40a492:	065b      	lsls	r3, r3, #25
  40a494:	f53f ac98 	bmi.w	409dc8 <_vfiprintf_r+0x1e0>
  40a498:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a49a:	b031      	add	sp, #196	; 0xc4
  40a49c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a4a0:	9806      	ldr	r0, [sp, #24]
  40a4a2:	9902      	ldr	r1, [sp, #8]
  40a4a4:	aa13      	add	r2, sp, #76	; 0x4c
  40a4a6:	f7ff fb57 	bl	409b58 <__sprint_r.part.0>
  40a4aa:	2800      	cmp	r0, #0
  40a4ac:	d1ef      	bne.n	40a48e <_vfiprintf_r+0x8a6>
  40a4ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a4b0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a4b2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a4b6:	9d04      	ldr	r5, [sp, #16]
  40a4b8:	45ab      	cmp	fp, r5
  40a4ba:	bfac      	ite	ge
  40a4bc:	445c      	addge	r4, fp
  40a4be:	1964      	addlt	r4, r4, r5
  40a4c0:	9409      	str	r4, [sp, #36]	; 0x24
  40a4c2:	b132      	cbz	r2, 40a4d2 <_vfiprintf_r+0x8ea>
  40a4c4:	9806      	ldr	r0, [sp, #24]
  40a4c6:	9902      	ldr	r1, [sp, #8]
  40a4c8:	aa13      	add	r2, sp, #76	; 0x4c
  40a4ca:	f7ff fb45 	bl	409b58 <__sprint_r.part.0>
  40a4ce:	2800      	cmp	r0, #0
  40a4d0:	d1dd      	bne.n	40a48e <_vfiprintf_r+0x8a6>
  40a4d2:	2000      	movs	r0, #0
  40a4d4:	9014      	str	r0, [sp, #80]	; 0x50
  40a4d6:	464e      	mov	r6, r9
  40a4d8:	f7ff bbb9 	b.w	409c4e <_vfiprintf_r+0x66>
  40a4dc:	4650      	mov	r0, sl
  40a4de:	4659      	mov	r1, fp
  40a4e0:	aa13      	add	r2, sp, #76	; 0x4c
  40a4e2:	f7ff fb39 	bl	409b58 <__sprint_r.part.0>
  40a4e6:	2800      	cmp	r0, #0
  40a4e8:	d1d1      	bne.n	40a48e <_vfiprintf_r+0x8a6>
  40a4ea:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a4ec:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a4ee:	1c48      	adds	r0, r1, #1
  40a4f0:	464e      	mov	r6, r9
  40a4f2:	e768      	b.n	40a3c6 <_vfiprintf_r+0x7de>
  40a4f4:	2a00      	cmp	r2, #0
  40a4f6:	f040 80f7 	bne.w	40a6e8 <_vfiprintf_r+0xb00>
  40a4fa:	9c05      	ldr	r4, [sp, #20]
  40a4fc:	2301      	movs	r3, #1
  40a4fe:	9720      	str	r7, [sp, #128]	; 0x80
  40a500:	9421      	str	r4, [sp, #132]	; 0x84
  40a502:	9415      	str	r4, [sp, #84]	; 0x54
  40a504:	4622      	mov	r2, r4
  40a506:	9314      	str	r3, [sp, #80]	; 0x50
  40a508:	464e      	mov	r6, r9
  40a50a:	3608      	adds	r6, #8
  40a50c:	e741      	b.n	40a392 <_vfiprintf_r+0x7aa>
  40a50e:	9d04      	ldr	r5, [sp, #16]
  40a510:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40a514:	ebcb 0405 	rsb	r4, fp, r5
  40a518:	2c00      	cmp	r4, #0
  40a51a:	f77f aef7 	ble.w	40a30c <_vfiprintf_r+0x724>
  40a51e:	2c10      	cmp	r4, #16
  40a520:	4da6      	ldr	r5, [pc, #664]	; (40a7bc <_vfiprintf_r+0xbd4>)
  40a522:	f340 8170 	ble.w	40a806 <_vfiprintf_r+0xc1e>
  40a526:	4629      	mov	r1, r5
  40a528:	f04f 0b10 	mov.w	fp, #16
  40a52c:	4625      	mov	r5, r4
  40a52e:	4664      	mov	r4, ip
  40a530:	46b4      	mov	ip, r6
  40a532:	460e      	mov	r6, r1
  40a534:	e006      	b.n	40a544 <_vfiprintf_r+0x95c>
  40a536:	1c98      	adds	r0, r3, #2
  40a538:	f10c 0c08 	add.w	ip, ip, #8
  40a53c:	460b      	mov	r3, r1
  40a53e:	3d10      	subs	r5, #16
  40a540:	2d10      	cmp	r5, #16
  40a542:	dd0f      	ble.n	40a564 <_vfiprintf_r+0x97c>
  40a544:	1c59      	adds	r1, r3, #1
  40a546:	3210      	adds	r2, #16
  40a548:	2907      	cmp	r1, #7
  40a54a:	9215      	str	r2, [sp, #84]	; 0x54
  40a54c:	e88c 0840 	stmia.w	ip, {r6, fp}
  40a550:	9114      	str	r1, [sp, #80]	; 0x50
  40a552:	ddf0      	ble.n	40a536 <_vfiprintf_r+0x94e>
  40a554:	b9ba      	cbnz	r2, 40a586 <_vfiprintf_r+0x99e>
  40a556:	3d10      	subs	r5, #16
  40a558:	2d10      	cmp	r5, #16
  40a55a:	f04f 0001 	mov.w	r0, #1
  40a55e:	4613      	mov	r3, r2
  40a560:	46cc      	mov	ip, r9
  40a562:	dcef      	bgt.n	40a544 <_vfiprintf_r+0x95c>
  40a564:	4633      	mov	r3, r6
  40a566:	4666      	mov	r6, ip
  40a568:	46a4      	mov	ip, r4
  40a56a:	462c      	mov	r4, r5
  40a56c:	461d      	mov	r5, r3
  40a56e:	4422      	add	r2, r4
  40a570:	2807      	cmp	r0, #7
  40a572:	9215      	str	r2, [sp, #84]	; 0x54
  40a574:	6035      	str	r5, [r6, #0]
  40a576:	6074      	str	r4, [r6, #4]
  40a578:	9014      	str	r0, [sp, #80]	; 0x50
  40a57a:	f300 80af 	bgt.w	40a6dc <_vfiprintf_r+0xaf4>
  40a57e:	3608      	adds	r6, #8
  40a580:	1c41      	adds	r1, r0, #1
  40a582:	4603      	mov	r3, r0
  40a584:	e6c2      	b.n	40a30c <_vfiprintf_r+0x724>
  40a586:	9806      	ldr	r0, [sp, #24]
  40a588:	9902      	ldr	r1, [sp, #8]
  40a58a:	aa13      	add	r2, sp, #76	; 0x4c
  40a58c:	f7ff fae4 	bl	409b58 <__sprint_r.part.0>
  40a590:	2800      	cmp	r0, #0
  40a592:	f47f af7c 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a596:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a598:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a59a:	1c58      	adds	r0, r3, #1
  40a59c:	46cc      	mov	ip, r9
  40a59e:	e7ce      	b.n	40a53e <_vfiprintf_r+0x956>
  40a5a0:	2a00      	cmp	r2, #0
  40a5a2:	d179      	bne.n	40a698 <_vfiprintf_r+0xab0>
  40a5a4:	4619      	mov	r1, r3
  40a5a6:	464e      	mov	r6, r9
  40a5a8:	4613      	mov	r3, r2
  40a5aa:	e69c      	b.n	40a2e6 <_vfiprintf_r+0x6fe>
  40a5ac:	2a00      	cmp	r2, #0
  40a5ae:	f040 8084 	bne.w	40a6ba <_vfiprintf_r+0xad2>
  40a5b2:	2101      	movs	r1, #1
  40a5b4:	4613      	mov	r3, r2
  40a5b6:	464e      	mov	r6, r9
  40a5b8:	e6a4      	b.n	40a304 <_vfiprintf_r+0x71c>
  40a5ba:	464f      	mov	r7, r9
  40a5bc:	e448      	b.n	409e50 <_vfiprintf_r+0x268>
  40a5be:	2d00      	cmp	r5, #0
  40a5c0:	bf08      	it	eq
  40a5c2:	2c0a      	cmpeq	r4, #10
  40a5c4:	d246      	bcs.n	40a654 <_vfiprintf_r+0xa6c>
  40a5c6:	3430      	adds	r4, #48	; 0x30
  40a5c8:	af30      	add	r7, sp, #192	; 0xc0
  40a5ca:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40a5ce:	ebc7 0309 	rsb	r3, r7, r9
  40a5d2:	9305      	str	r3, [sp, #20]
  40a5d4:	e43c      	b.n	409e50 <_vfiprintf_r+0x268>
  40a5d6:	2302      	movs	r3, #2
  40a5d8:	e417      	b.n	409e0a <_vfiprintf_r+0x222>
  40a5da:	2a00      	cmp	r2, #0
  40a5dc:	f040 80af 	bne.w	40a73e <_vfiprintf_r+0xb56>
  40a5e0:	4613      	mov	r3, r2
  40a5e2:	2101      	movs	r1, #1
  40a5e4:	464e      	mov	r6, r9
  40a5e6:	e66d      	b.n	40a2c4 <_vfiprintf_r+0x6dc>
  40a5e8:	4644      	mov	r4, r8
  40a5ea:	f7ff bb58 	b.w	409c9e <_vfiprintf_r+0xb6>
  40a5ee:	9806      	ldr	r0, [sp, #24]
  40a5f0:	9902      	ldr	r1, [sp, #8]
  40a5f2:	aa13      	add	r2, sp, #76	; 0x4c
  40a5f4:	f7ff fab0 	bl	409b58 <__sprint_r.part.0>
  40a5f8:	2800      	cmp	r0, #0
  40a5fa:	f47f af48 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a5fe:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a600:	464e      	mov	r6, r9
  40a602:	e6c6      	b.n	40a392 <_vfiprintf_r+0x7aa>
  40a604:	9d08      	ldr	r5, [sp, #32]
  40a606:	682c      	ldr	r4, [r5, #0]
  40a608:	3504      	adds	r5, #4
  40a60a:	9508      	str	r5, [sp, #32]
  40a60c:	2500      	movs	r5, #0
  40a60e:	f7ff bbfc 	b.w	409e0a <_vfiprintf_r+0x222>
  40a612:	9d08      	ldr	r5, [sp, #32]
  40a614:	2301      	movs	r3, #1
  40a616:	682c      	ldr	r4, [r5, #0]
  40a618:	3504      	adds	r5, #4
  40a61a:	9508      	str	r5, [sp, #32]
  40a61c:	2500      	movs	r5, #0
  40a61e:	f7ff bbf4 	b.w	409e0a <_vfiprintf_r+0x222>
  40a622:	9d08      	ldr	r5, [sp, #32]
  40a624:	682c      	ldr	r4, [r5, #0]
  40a626:	3504      	adds	r5, #4
  40a628:	9508      	str	r5, [sp, #32]
  40a62a:	2500      	movs	r5, #0
  40a62c:	e525      	b.n	40a07a <_vfiprintf_r+0x492>
  40a62e:	9d08      	ldr	r5, [sp, #32]
  40a630:	682c      	ldr	r4, [r5, #0]
  40a632:	3504      	adds	r5, #4
  40a634:	9508      	str	r5, [sp, #32]
  40a636:	17e5      	asrs	r5, r4, #31
  40a638:	4622      	mov	r2, r4
  40a63a:	462b      	mov	r3, r5
  40a63c:	e48e      	b.n	409f5c <_vfiprintf_r+0x374>
  40a63e:	9806      	ldr	r0, [sp, #24]
  40a640:	9902      	ldr	r1, [sp, #8]
  40a642:	aa13      	add	r2, sp, #76	; 0x4c
  40a644:	f7ff fa88 	bl	409b58 <__sprint_r.part.0>
  40a648:	2800      	cmp	r0, #0
  40a64a:	f47f af20 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a64e:	464e      	mov	r6, r9
  40a650:	f7ff bb9a 	b.w	409d88 <_vfiprintf_r+0x1a0>
  40a654:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40a658:	9603      	str	r6, [sp, #12]
  40a65a:	465e      	mov	r6, fp
  40a65c:	46e3      	mov	fp, ip
  40a65e:	4620      	mov	r0, r4
  40a660:	4629      	mov	r1, r5
  40a662:	220a      	movs	r2, #10
  40a664:	2300      	movs	r3, #0
  40a666:	f004 fce1 	bl	40f02c <__aeabi_uldivmod>
  40a66a:	3230      	adds	r2, #48	; 0x30
  40a66c:	7032      	strb	r2, [r6, #0]
  40a66e:	4620      	mov	r0, r4
  40a670:	4629      	mov	r1, r5
  40a672:	220a      	movs	r2, #10
  40a674:	2300      	movs	r3, #0
  40a676:	f004 fcd9 	bl	40f02c <__aeabi_uldivmod>
  40a67a:	4604      	mov	r4, r0
  40a67c:	460d      	mov	r5, r1
  40a67e:	ea54 0005 	orrs.w	r0, r4, r5
  40a682:	4637      	mov	r7, r6
  40a684:	f106 36ff 	add.w	r6, r6, #4294967295
  40a688:	d1e9      	bne.n	40a65e <_vfiprintf_r+0xa76>
  40a68a:	ebc7 0309 	rsb	r3, r7, r9
  40a68e:	46dc      	mov	ip, fp
  40a690:	9e03      	ldr	r6, [sp, #12]
  40a692:	9305      	str	r3, [sp, #20]
  40a694:	f7ff bbdc 	b.w	409e50 <_vfiprintf_r+0x268>
  40a698:	9806      	ldr	r0, [sp, #24]
  40a69a:	9902      	ldr	r1, [sp, #8]
  40a69c:	aa13      	add	r2, sp, #76	; 0x4c
  40a69e:	f8cd c004 	str.w	ip, [sp, #4]
  40a6a2:	f7ff fa59 	bl	409b58 <__sprint_r.part.0>
  40a6a6:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a6aa:	2800      	cmp	r0, #0
  40a6ac:	f47f aeef 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a6b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a6b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a6b4:	1c59      	adds	r1, r3, #1
  40a6b6:	464e      	mov	r6, r9
  40a6b8:	e615      	b.n	40a2e6 <_vfiprintf_r+0x6fe>
  40a6ba:	9806      	ldr	r0, [sp, #24]
  40a6bc:	9902      	ldr	r1, [sp, #8]
  40a6be:	aa13      	add	r2, sp, #76	; 0x4c
  40a6c0:	f8cd c004 	str.w	ip, [sp, #4]
  40a6c4:	f7ff fa48 	bl	409b58 <__sprint_r.part.0>
  40a6c8:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a6cc:	2800      	cmp	r0, #0
  40a6ce:	f47f aede 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a6d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a6d4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a6d6:	1c59      	adds	r1, r3, #1
  40a6d8:	464e      	mov	r6, r9
  40a6da:	e613      	b.n	40a304 <_vfiprintf_r+0x71c>
  40a6dc:	2a00      	cmp	r2, #0
  40a6de:	d156      	bne.n	40a78e <_vfiprintf_r+0xba6>
  40a6e0:	2101      	movs	r1, #1
  40a6e2:	4613      	mov	r3, r2
  40a6e4:	464e      	mov	r6, r9
  40a6e6:	e611      	b.n	40a30c <_vfiprintf_r+0x724>
  40a6e8:	9806      	ldr	r0, [sp, #24]
  40a6ea:	9902      	ldr	r1, [sp, #8]
  40a6ec:	aa13      	add	r2, sp, #76	; 0x4c
  40a6ee:	f7ff fa33 	bl	409b58 <__sprint_r.part.0>
  40a6f2:	2800      	cmp	r0, #0
  40a6f4:	f47f aecb 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a6f8:	9914      	ldr	r1, [sp, #80]	; 0x50
  40a6fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a6fc:	3101      	adds	r1, #1
  40a6fe:	464e      	mov	r6, r9
  40a700:	e639      	b.n	40a376 <_vfiprintf_r+0x78e>
  40a702:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40a706:	4264      	negs	r4, r4
  40a708:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40a70c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40a710:	f8cd b01c 	str.w	fp, [sp, #28]
  40a714:	f8cd c014 	str.w	ip, [sp, #20]
  40a718:	2301      	movs	r3, #1
  40a71a:	f7ff bb7e 	b.w	409e1a <_vfiprintf_r+0x232>
  40a71e:	f01a 0f10 	tst.w	sl, #16
  40a722:	d11d      	bne.n	40a760 <_vfiprintf_r+0xb78>
  40a724:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40a728:	d058      	beq.n	40a7dc <_vfiprintf_r+0xbf4>
  40a72a:	9d08      	ldr	r5, [sp, #32]
  40a72c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40a730:	682b      	ldr	r3, [r5, #0]
  40a732:	3504      	adds	r5, #4
  40a734:	9508      	str	r5, [sp, #32]
  40a736:	f8a3 b000 	strh.w	fp, [r3]
  40a73a:	f7ff ba88 	b.w	409c4e <_vfiprintf_r+0x66>
  40a73e:	9806      	ldr	r0, [sp, #24]
  40a740:	9902      	ldr	r1, [sp, #8]
  40a742:	aa13      	add	r2, sp, #76	; 0x4c
  40a744:	f8cd c004 	str.w	ip, [sp, #4]
  40a748:	f7ff fa06 	bl	409b58 <__sprint_r.part.0>
  40a74c:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a750:	2800      	cmp	r0, #0
  40a752:	f47f ae9c 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a756:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a758:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a75a:	1c59      	adds	r1, r3, #1
  40a75c:	464e      	mov	r6, r9
  40a75e:	e5b1      	b.n	40a2c4 <_vfiprintf_r+0x6dc>
  40a760:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a764:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40a766:	f8db 3000 	ldr.w	r3, [fp]
  40a76a:	f10b 0b04 	add.w	fp, fp, #4
  40a76e:	f8cd b020 	str.w	fp, [sp, #32]
  40a772:	601c      	str	r4, [r3, #0]
  40a774:	f7ff ba6b 	b.w	409c4e <_vfiprintf_r+0x66>
  40a778:	9408      	str	r4, [sp, #32]
  40a77a:	f7fd ff1b 	bl	4085b4 <strlen>
  40a77e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40a782:	9005      	str	r0, [sp, #20]
  40a784:	9407      	str	r4, [sp, #28]
  40a786:	f04f 0c00 	mov.w	ip, #0
  40a78a:	f7ff bb61 	b.w	409e50 <_vfiprintf_r+0x268>
  40a78e:	9806      	ldr	r0, [sp, #24]
  40a790:	9902      	ldr	r1, [sp, #8]
  40a792:	aa13      	add	r2, sp, #76	; 0x4c
  40a794:	f8cd c004 	str.w	ip, [sp, #4]
  40a798:	f7ff f9de 	bl	409b58 <__sprint_r.part.0>
  40a79c:	f8dd c004 	ldr.w	ip, [sp, #4]
  40a7a0:	2800      	cmp	r0, #0
  40a7a2:	f47f ae74 	bne.w	40a48e <_vfiprintf_r+0x8a6>
  40a7a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a7a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a7aa:	1c59      	adds	r1, r3, #1
  40a7ac:	464e      	mov	r6, r9
  40a7ae:	e5ad      	b.n	40a30c <_vfiprintf_r+0x724>
  40a7b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40a7b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40a7b4:	3301      	adds	r3, #1
  40a7b6:	4d02      	ldr	r5, [pc, #8]	; (40a7c0 <_vfiprintf_r+0xbd8>)
  40a7b8:	f7ff bb9a 	b.w	409ef0 <_vfiprintf_r+0x308>
  40a7bc:	00410074 	.word	0x00410074
  40a7c0:	00410084 	.word	0x00410084
  40a7c4:	f1bc 0f06 	cmp.w	ip, #6
  40a7c8:	bf34      	ite	cc
  40a7ca:	4663      	movcc	r3, ip
  40a7cc:	2306      	movcs	r3, #6
  40a7ce:	9408      	str	r4, [sp, #32]
  40a7d0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40a7d4:	9305      	str	r3, [sp, #20]
  40a7d6:	9403      	str	r4, [sp, #12]
  40a7d8:	4f16      	ldr	r7, [pc, #88]	; (40a834 <_vfiprintf_r+0xc4c>)
  40a7da:	e472      	b.n	40a0c2 <_vfiprintf_r+0x4da>
  40a7dc:	9c08      	ldr	r4, [sp, #32]
  40a7de:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40a7e0:	6823      	ldr	r3, [r4, #0]
  40a7e2:	3404      	adds	r4, #4
  40a7e4:	9408      	str	r4, [sp, #32]
  40a7e6:	601d      	str	r5, [r3, #0]
  40a7e8:	f7ff ba31 	b.w	409c4e <_vfiprintf_r+0x66>
  40a7ec:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a7ee:	4d12      	ldr	r5, [pc, #72]	; (40a838 <_vfiprintf_r+0xc50>)
  40a7f0:	3001      	adds	r0, #1
  40a7f2:	e5fc      	b.n	40a3ee <_vfiprintf_r+0x806>
  40a7f4:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40a7f8:	f8cd c014 	str.w	ip, [sp, #20]
  40a7fc:	9507      	str	r5, [sp, #28]
  40a7fe:	9408      	str	r4, [sp, #32]
  40a800:	4684      	mov	ip, r0
  40a802:	f7ff bb25 	b.w	409e50 <_vfiprintf_r+0x268>
  40a806:	4608      	mov	r0, r1
  40a808:	e6b1      	b.n	40a56e <_vfiprintf_r+0x986>
  40a80a:	46a0      	mov	r8, r4
  40a80c:	2500      	movs	r5, #0
  40a80e:	f7ff ba5a 	b.w	409cc6 <_vfiprintf_r+0xde>
  40a812:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a816:	f898 3001 	ldrb.w	r3, [r8, #1]
  40a81a:	f8db 5000 	ldr.w	r5, [fp]
  40a81e:	f10b 0204 	add.w	r2, fp, #4
  40a822:	2d00      	cmp	r5, #0
  40a824:	9208      	str	r2, [sp, #32]
  40a826:	46a0      	mov	r8, r4
  40a828:	f6bf aa4b 	bge.w	409cc2 <_vfiprintf_r+0xda>
  40a82c:	f04f 35ff 	mov.w	r5, #4294967295
  40a830:	f7ff ba47 	b.w	409cc2 <_vfiprintf_r+0xda>
  40a834:	00410058 	.word	0x00410058
  40a838:	00410084 	.word	0x00410084

0040a83c <__sbprintf>:
  40a83c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40a840:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40a842:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40a846:	4688      	mov	r8, r1
  40a848:	9719      	str	r7, [sp, #100]	; 0x64
  40a84a:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40a84e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40a852:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40a856:	9707      	str	r7, [sp, #28]
  40a858:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40a85c:	ac1a      	add	r4, sp, #104	; 0x68
  40a85e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40a862:	f02a 0a02 	bic.w	sl, sl, #2
  40a866:	2600      	movs	r6, #0
  40a868:	4669      	mov	r1, sp
  40a86a:	9400      	str	r4, [sp, #0]
  40a86c:	9404      	str	r4, [sp, #16]
  40a86e:	9502      	str	r5, [sp, #8]
  40a870:	9505      	str	r5, [sp, #20]
  40a872:	f8ad a00c 	strh.w	sl, [sp, #12]
  40a876:	f8ad 900e 	strh.w	r9, [sp, #14]
  40a87a:	9709      	str	r7, [sp, #36]	; 0x24
  40a87c:	9606      	str	r6, [sp, #24]
  40a87e:	4605      	mov	r5, r0
  40a880:	f7ff f9b2 	bl	409be8 <_vfiprintf_r>
  40a884:	1e04      	subs	r4, r0, #0
  40a886:	db07      	blt.n	40a898 <__sbprintf+0x5c>
  40a888:	4628      	mov	r0, r5
  40a88a:	4669      	mov	r1, sp
  40a88c:	f001 f8ec 	bl	40ba68 <_fflush_r>
  40a890:	42b0      	cmp	r0, r6
  40a892:	bf18      	it	ne
  40a894:	f04f 34ff 	movne.w	r4, #4294967295
  40a898:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40a89c:	065b      	lsls	r3, r3, #25
  40a89e:	d505      	bpl.n	40a8ac <__sbprintf+0x70>
  40a8a0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40a8a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a8a8:	f8a8 300c 	strh.w	r3, [r8, #12]
  40a8ac:	4620      	mov	r0, r4
  40a8ae:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40a8b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40a8b6:	bf00      	nop

0040a8b8 <vprintf>:
  40a8b8:	4b03      	ldr	r3, [pc, #12]	; (40a8c8 <vprintf+0x10>)
  40a8ba:	4602      	mov	r2, r0
  40a8bc:	6818      	ldr	r0, [r3, #0]
  40a8be:	460b      	mov	r3, r1
  40a8c0:	6881      	ldr	r1, [r0, #8]
  40a8c2:	f002 be69 	b.w	40d598 <_vfprintf_r>
  40a8c6:	bf00      	nop
  40a8c8:	20000560 	.word	0x20000560

0040a8cc <__swsetup_r>:
  40a8cc:	4b2f      	ldr	r3, [pc, #188]	; (40a98c <__swsetup_r+0xc0>)
  40a8ce:	b570      	push	{r4, r5, r6, lr}
  40a8d0:	4606      	mov	r6, r0
  40a8d2:	6818      	ldr	r0, [r3, #0]
  40a8d4:	460c      	mov	r4, r1
  40a8d6:	b110      	cbz	r0, 40a8de <__swsetup_r+0x12>
  40a8d8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40a8da:	2a00      	cmp	r2, #0
  40a8dc:	d036      	beq.n	40a94c <__swsetup_r+0x80>
  40a8de:	89a5      	ldrh	r5, [r4, #12]
  40a8e0:	b2ab      	uxth	r3, r5
  40a8e2:	0719      	lsls	r1, r3, #28
  40a8e4:	d50c      	bpl.n	40a900 <__swsetup_r+0x34>
  40a8e6:	6922      	ldr	r2, [r4, #16]
  40a8e8:	b1aa      	cbz	r2, 40a916 <__swsetup_r+0x4a>
  40a8ea:	f013 0101 	ands.w	r1, r3, #1
  40a8ee:	d01e      	beq.n	40a92e <__swsetup_r+0x62>
  40a8f0:	6963      	ldr	r3, [r4, #20]
  40a8f2:	2100      	movs	r1, #0
  40a8f4:	425b      	negs	r3, r3
  40a8f6:	61a3      	str	r3, [r4, #24]
  40a8f8:	60a1      	str	r1, [r4, #8]
  40a8fa:	b1f2      	cbz	r2, 40a93a <__swsetup_r+0x6e>
  40a8fc:	2000      	movs	r0, #0
  40a8fe:	bd70      	pop	{r4, r5, r6, pc}
  40a900:	06da      	lsls	r2, r3, #27
  40a902:	d53a      	bpl.n	40a97a <__swsetup_r+0xae>
  40a904:	075b      	lsls	r3, r3, #29
  40a906:	d424      	bmi.n	40a952 <__swsetup_r+0x86>
  40a908:	6922      	ldr	r2, [r4, #16]
  40a90a:	f045 0308 	orr.w	r3, r5, #8
  40a90e:	81a3      	strh	r3, [r4, #12]
  40a910:	b29b      	uxth	r3, r3
  40a912:	2a00      	cmp	r2, #0
  40a914:	d1e9      	bne.n	40a8ea <__swsetup_r+0x1e>
  40a916:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40a91a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40a91e:	d0e4      	beq.n	40a8ea <__swsetup_r+0x1e>
  40a920:	4630      	mov	r0, r6
  40a922:	4621      	mov	r1, r4
  40a924:	f001 fc8a 	bl	40c23c <__smakebuf_r>
  40a928:	89a3      	ldrh	r3, [r4, #12]
  40a92a:	6922      	ldr	r2, [r4, #16]
  40a92c:	e7dd      	b.n	40a8ea <__swsetup_r+0x1e>
  40a92e:	0798      	lsls	r0, r3, #30
  40a930:	bf58      	it	pl
  40a932:	6961      	ldrpl	r1, [r4, #20]
  40a934:	60a1      	str	r1, [r4, #8]
  40a936:	2a00      	cmp	r2, #0
  40a938:	d1e0      	bne.n	40a8fc <__swsetup_r+0x30>
  40a93a:	89a3      	ldrh	r3, [r4, #12]
  40a93c:	061a      	lsls	r2, r3, #24
  40a93e:	d5dd      	bpl.n	40a8fc <__swsetup_r+0x30>
  40a940:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40a944:	81a3      	strh	r3, [r4, #12]
  40a946:	f04f 30ff 	mov.w	r0, #4294967295
  40a94a:	bd70      	pop	{r4, r5, r6, pc}
  40a94c:	f001 f8a8 	bl	40baa0 <__sinit>
  40a950:	e7c5      	b.n	40a8de <__swsetup_r+0x12>
  40a952:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a954:	b149      	cbz	r1, 40a96a <__swsetup_r+0x9e>
  40a956:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a95a:	4299      	cmp	r1, r3
  40a95c:	d003      	beq.n	40a966 <__swsetup_r+0x9a>
  40a95e:	4630      	mov	r0, r6
  40a960:	f001 f9e2 	bl	40bd28 <_free_r>
  40a964:	89a5      	ldrh	r5, [r4, #12]
  40a966:	2300      	movs	r3, #0
  40a968:	6323      	str	r3, [r4, #48]	; 0x30
  40a96a:	6922      	ldr	r2, [r4, #16]
  40a96c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40a970:	2100      	movs	r1, #0
  40a972:	b2ad      	uxth	r5, r5
  40a974:	6022      	str	r2, [r4, #0]
  40a976:	6061      	str	r1, [r4, #4]
  40a978:	e7c7      	b.n	40a90a <__swsetup_r+0x3e>
  40a97a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40a97e:	2309      	movs	r3, #9
  40a980:	6033      	str	r3, [r6, #0]
  40a982:	f04f 30ff 	mov.w	r0, #4294967295
  40a986:	81a5      	strh	r5, [r4, #12]
  40a988:	bd70      	pop	{r4, r5, r6, pc}
  40a98a:	bf00      	nop
  40a98c:	20000560 	.word	0x20000560

0040a990 <register_fini>:
  40a990:	4b02      	ldr	r3, [pc, #8]	; (40a99c <register_fini+0xc>)
  40a992:	b113      	cbz	r3, 40a99a <register_fini+0xa>
  40a994:	4802      	ldr	r0, [pc, #8]	; (40a9a0 <register_fini+0x10>)
  40a996:	f000 b805 	b.w	40a9a4 <atexit>
  40a99a:	4770      	bx	lr
  40a99c:	00000000 	.word	0x00000000
  40a9a0:	0040bb9d 	.word	0x0040bb9d

0040a9a4 <atexit>:
  40a9a4:	4601      	mov	r1, r0
  40a9a6:	2000      	movs	r0, #0
  40a9a8:	4602      	mov	r2, r0
  40a9aa:	4603      	mov	r3, r0
  40a9ac:	f004 b962 	b.w	40ec74 <__register_exitproc>

0040a9b0 <quorem>:
  40a9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a9b4:	6903      	ldr	r3, [r0, #16]
  40a9b6:	690d      	ldr	r5, [r1, #16]
  40a9b8:	b083      	sub	sp, #12
  40a9ba:	429d      	cmp	r5, r3
  40a9bc:	4683      	mov	fp, r0
  40a9be:	f300 808c 	bgt.w	40aada <quorem+0x12a>
  40a9c2:	3d01      	subs	r5, #1
  40a9c4:	f101 0414 	add.w	r4, r1, #20
  40a9c8:	f100 0a14 	add.w	sl, r0, #20
  40a9cc:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40a9d0:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40a9d4:	3201      	adds	r2, #1
  40a9d6:	fbb3 f8f2 	udiv	r8, r3, r2
  40a9da:	00aa      	lsls	r2, r5, #2
  40a9dc:	4691      	mov	r9, r2
  40a9de:	9200      	str	r2, [sp, #0]
  40a9e0:	4452      	add	r2, sl
  40a9e2:	44a1      	add	r9, r4
  40a9e4:	9201      	str	r2, [sp, #4]
  40a9e6:	f1b8 0f00 	cmp.w	r8, #0
  40a9ea:	d03e      	beq.n	40aa6a <quorem+0xba>
  40a9ec:	2600      	movs	r6, #0
  40a9ee:	4630      	mov	r0, r6
  40a9f0:	4622      	mov	r2, r4
  40a9f2:	4653      	mov	r3, sl
  40a9f4:	468c      	mov	ip, r1
  40a9f6:	f852 7b04 	ldr.w	r7, [r2], #4
  40a9fa:	6819      	ldr	r1, [r3, #0]
  40a9fc:	fa1f fe87 	uxth.w	lr, r7
  40aa00:	0c3f      	lsrs	r7, r7, #16
  40aa02:	fb0e 6e08 	mla	lr, lr, r8, r6
  40aa06:	fb07 f608 	mul.w	r6, r7, r8
  40aa0a:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40aa0e:	fa1f fe8e 	uxth.w	lr, lr
  40aa12:	ebce 0e00 	rsb	lr, lr, r0
  40aa16:	b28f      	uxth	r7, r1
  40aa18:	b2b0      	uxth	r0, r6
  40aa1a:	4477      	add	r7, lr
  40aa1c:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40aa20:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40aa24:	b2bf      	uxth	r7, r7
  40aa26:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40aa2a:	4591      	cmp	r9, r2
  40aa2c:	f843 7b04 	str.w	r7, [r3], #4
  40aa30:	ea4f 4020 	mov.w	r0, r0, asr #16
  40aa34:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40aa38:	d2dd      	bcs.n	40a9f6 <quorem+0x46>
  40aa3a:	9a00      	ldr	r2, [sp, #0]
  40aa3c:	4661      	mov	r1, ip
  40aa3e:	f85a 3002 	ldr.w	r3, [sl, r2]
  40aa42:	b993      	cbnz	r3, 40aa6a <quorem+0xba>
  40aa44:	9a01      	ldr	r2, [sp, #4]
  40aa46:	1f13      	subs	r3, r2, #4
  40aa48:	459a      	cmp	sl, r3
  40aa4a:	d20c      	bcs.n	40aa66 <quorem+0xb6>
  40aa4c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40aa50:	b94b      	cbnz	r3, 40aa66 <quorem+0xb6>
  40aa52:	f1a2 0308 	sub.w	r3, r2, #8
  40aa56:	e002      	b.n	40aa5e <quorem+0xae>
  40aa58:	681a      	ldr	r2, [r3, #0]
  40aa5a:	3b04      	subs	r3, #4
  40aa5c:	b91a      	cbnz	r2, 40aa66 <quorem+0xb6>
  40aa5e:	459a      	cmp	sl, r3
  40aa60:	f105 35ff 	add.w	r5, r5, #4294967295
  40aa64:	d3f8      	bcc.n	40aa58 <quorem+0xa8>
  40aa66:	f8cb 5010 	str.w	r5, [fp, #16]
  40aa6a:	4658      	mov	r0, fp
  40aa6c:	f002 f9ca 	bl	40ce04 <__mcmp>
  40aa70:	2800      	cmp	r0, #0
  40aa72:	db2e      	blt.n	40aad2 <quorem+0x122>
  40aa74:	f108 0801 	add.w	r8, r8, #1
  40aa78:	4653      	mov	r3, sl
  40aa7a:	2200      	movs	r2, #0
  40aa7c:	f854 6b04 	ldr.w	r6, [r4], #4
  40aa80:	6818      	ldr	r0, [r3, #0]
  40aa82:	b2b1      	uxth	r1, r6
  40aa84:	1a51      	subs	r1, r2, r1
  40aa86:	b287      	uxth	r7, r0
  40aa88:	0c36      	lsrs	r6, r6, #16
  40aa8a:	4439      	add	r1, r7
  40aa8c:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40aa90:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40aa94:	b289      	uxth	r1, r1
  40aa96:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40aa9a:	45a1      	cmp	r9, r4
  40aa9c:	f843 1b04 	str.w	r1, [r3], #4
  40aaa0:	ea4f 4222 	mov.w	r2, r2, asr #16
  40aaa4:	d2ea      	bcs.n	40aa7c <quorem+0xcc>
  40aaa6:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40aaaa:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40aaae:	b982      	cbnz	r2, 40aad2 <quorem+0x122>
  40aab0:	1f1a      	subs	r2, r3, #4
  40aab2:	4592      	cmp	sl, r2
  40aab4:	d20b      	bcs.n	40aace <quorem+0x11e>
  40aab6:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40aaba:	b942      	cbnz	r2, 40aace <quorem+0x11e>
  40aabc:	3b08      	subs	r3, #8
  40aabe:	e002      	b.n	40aac6 <quorem+0x116>
  40aac0:	681a      	ldr	r2, [r3, #0]
  40aac2:	3b04      	subs	r3, #4
  40aac4:	b91a      	cbnz	r2, 40aace <quorem+0x11e>
  40aac6:	459a      	cmp	sl, r3
  40aac8:	f105 35ff 	add.w	r5, r5, #4294967295
  40aacc:	d3f8      	bcc.n	40aac0 <quorem+0x110>
  40aace:	f8cb 5010 	str.w	r5, [fp, #16]
  40aad2:	4640      	mov	r0, r8
  40aad4:	b003      	add	sp, #12
  40aad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40aada:	2000      	movs	r0, #0
  40aadc:	b003      	add	sp, #12
  40aade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40aae2:	bf00      	nop
  40aae4:	0000      	movs	r0, r0
	...

0040aae8 <_dtoa_r>:
  40aae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40aaec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40aaee:	b09b      	sub	sp, #108	; 0x6c
  40aaf0:	4604      	mov	r4, r0
  40aaf2:	4692      	mov	sl, r2
  40aaf4:	469b      	mov	fp, r3
  40aaf6:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40aaf8:	b141      	cbz	r1, 40ab0c <_dtoa_r+0x24>
  40aafa:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40aafc:	2201      	movs	r2, #1
  40aafe:	409a      	lsls	r2, r3
  40ab00:	604b      	str	r3, [r1, #4]
  40ab02:	608a      	str	r2, [r1, #8]
  40ab04:	f001 ff88 	bl	40ca18 <_Bfree>
  40ab08:	2300      	movs	r3, #0
  40ab0a:	6423      	str	r3, [r4, #64]	; 0x40
  40ab0c:	f1bb 0f00 	cmp.w	fp, #0
  40ab10:	46d9      	mov	r9, fp
  40ab12:	db33      	blt.n	40ab7c <_dtoa_r+0x94>
  40ab14:	2300      	movs	r3, #0
  40ab16:	602b      	str	r3, [r5, #0]
  40ab18:	4ba5      	ldr	r3, [pc, #660]	; (40adb0 <_dtoa_r+0x2c8>)
  40ab1a:	461a      	mov	r2, r3
  40ab1c:	ea09 0303 	and.w	r3, r9, r3
  40ab20:	4293      	cmp	r3, r2
  40ab22:	d014      	beq.n	40ab4e <_dtoa_r+0x66>
  40ab24:	4650      	mov	r0, sl
  40ab26:	4659      	mov	r1, fp
  40ab28:	2200      	movs	r2, #0
  40ab2a:	2300      	movs	r3, #0
  40ab2c:	f004 fa24 	bl	40ef78 <__aeabi_dcmpeq>
  40ab30:	4680      	mov	r8, r0
  40ab32:	b348      	cbz	r0, 40ab88 <_dtoa_r+0xa0>
  40ab34:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40ab36:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40ab38:	2301      	movs	r3, #1
  40ab3a:	6033      	str	r3, [r6, #0]
  40ab3c:	2d00      	cmp	r5, #0
  40ab3e:	f000 80ca 	beq.w	40acd6 <_dtoa_r+0x1ee>
  40ab42:	489c      	ldr	r0, [pc, #624]	; (40adb4 <_dtoa_r+0x2cc>)
  40ab44:	6028      	str	r0, [r5, #0]
  40ab46:	3801      	subs	r0, #1
  40ab48:	b01b      	add	sp, #108	; 0x6c
  40ab4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ab4e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40ab50:	f242 730f 	movw	r3, #9999	; 0x270f
  40ab54:	602b      	str	r3, [r5, #0]
  40ab56:	f1ba 0f00 	cmp.w	sl, #0
  40ab5a:	f000 80a5 	beq.w	40aca8 <_dtoa_r+0x1c0>
  40ab5e:	4896      	ldr	r0, [pc, #600]	; (40adb8 <_dtoa_r+0x2d0>)
  40ab60:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40ab62:	2e00      	cmp	r6, #0
  40ab64:	d0f0      	beq.n	40ab48 <_dtoa_r+0x60>
  40ab66:	78c3      	ldrb	r3, [r0, #3]
  40ab68:	2b00      	cmp	r3, #0
  40ab6a:	f000 80b6 	beq.w	40acda <_dtoa_r+0x1f2>
  40ab6e:	f100 0308 	add.w	r3, r0, #8
  40ab72:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40ab74:	602b      	str	r3, [r5, #0]
  40ab76:	b01b      	add	sp, #108	; 0x6c
  40ab78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ab7c:	2301      	movs	r3, #1
  40ab7e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40ab82:	602b      	str	r3, [r5, #0]
  40ab84:	46cb      	mov	fp, r9
  40ab86:	e7c7      	b.n	40ab18 <_dtoa_r+0x30>
  40ab88:	aa19      	add	r2, sp, #100	; 0x64
  40ab8a:	ab18      	add	r3, sp, #96	; 0x60
  40ab8c:	e88d 000c 	stmia.w	sp, {r2, r3}
  40ab90:	4620      	mov	r0, r4
  40ab92:	4652      	mov	r2, sl
  40ab94:	465b      	mov	r3, fp
  40ab96:	f002 f9c5 	bl	40cf24 <__d2b>
  40ab9a:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40ab9e:	900a      	str	r0, [sp, #40]	; 0x28
  40aba0:	f040 808b 	bne.w	40acba <_dtoa_r+0x1d2>
  40aba4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40aba6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40aba8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40abac:	443d      	add	r5, r7
  40abae:	429d      	cmp	r5, r3
  40abb0:	f2c0 8295 	blt.w	40b0de <_dtoa_r+0x5f6>
  40abb4:	331f      	adds	r3, #31
  40abb6:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40abba:	1b5b      	subs	r3, r3, r5
  40abbc:	fa09 f303 	lsl.w	r3, r9, r3
  40abc0:	fa2a f202 	lsr.w	r2, sl, r2
  40abc4:	ea43 0002 	orr.w	r0, r3, r2
  40abc8:	f7fc fd5c 	bl	407684 <__aeabi_ui2d>
  40abcc:	2601      	movs	r6, #1
  40abce:	3d01      	subs	r5, #1
  40abd0:	46b8      	mov	r8, r7
  40abd2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40abd6:	9616      	str	r6, [sp, #88]	; 0x58
  40abd8:	2200      	movs	r2, #0
  40abda:	4b78      	ldr	r3, [pc, #480]	; (40adbc <_dtoa_r+0x2d4>)
  40abdc:	f7fc fc14 	bl	407408 <__aeabi_dsub>
  40abe0:	a36d      	add	r3, pc, #436	; (adr r3, 40ad98 <_dtoa_r+0x2b0>)
  40abe2:	e9d3 2300 	ldrd	r2, r3, [r3]
  40abe6:	f7fc fdc3 	bl	407770 <__aeabi_dmul>
  40abea:	a36d      	add	r3, pc, #436	; (adr r3, 40ada0 <_dtoa_r+0x2b8>)
  40abec:	e9d3 2300 	ldrd	r2, r3, [r3]
  40abf0:	f7fc fc0c 	bl	40740c <__adddf3>
  40abf4:	4606      	mov	r6, r0
  40abf6:	4628      	mov	r0, r5
  40abf8:	460f      	mov	r7, r1
  40abfa:	f7fc fd53 	bl	4076a4 <__aeabi_i2d>
  40abfe:	a36a      	add	r3, pc, #424	; (adr r3, 40ada8 <_dtoa_r+0x2c0>)
  40ac00:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ac04:	f7fc fdb4 	bl	407770 <__aeabi_dmul>
  40ac08:	4602      	mov	r2, r0
  40ac0a:	460b      	mov	r3, r1
  40ac0c:	4630      	mov	r0, r6
  40ac0e:	4639      	mov	r1, r7
  40ac10:	f7fc fbfc 	bl	40740c <__adddf3>
  40ac14:	4606      	mov	r6, r0
  40ac16:	460f      	mov	r7, r1
  40ac18:	f004 f9e0 	bl	40efdc <__aeabi_d2iz>
  40ac1c:	4639      	mov	r1, r7
  40ac1e:	9007      	str	r0, [sp, #28]
  40ac20:	2200      	movs	r2, #0
  40ac22:	4630      	mov	r0, r6
  40ac24:	2300      	movs	r3, #0
  40ac26:	f004 f9b1 	bl	40ef8c <__aeabi_dcmplt>
  40ac2a:	2800      	cmp	r0, #0
  40ac2c:	f040 8229 	bne.w	40b082 <_dtoa_r+0x59a>
  40ac30:	9e07      	ldr	r6, [sp, #28]
  40ac32:	2e16      	cmp	r6, #22
  40ac34:	f200 8222 	bhi.w	40b07c <_dtoa_r+0x594>
  40ac38:	4961      	ldr	r1, [pc, #388]	; (40adc0 <_dtoa_r+0x2d8>)
  40ac3a:	4652      	mov	r2, sl
  40ac3c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40ac40:	465b      	mov	r3, fp
  40ac42:	e9d1 0100 	ldrd	r0, r1, [r1]
  40ac46:	f004 f9bf 	bl	40efc8 <__aeabi_dcmpgt>
  40ac4a:	2800      	cmp	r0, #0
  40ac4c:	f000 824c 	beq.w	40b0e8 <_dtoa_r+0x600>
  40ac50:	3e01      	subs	r6, #1
  40ac52:	9607      	str	r6, [sp, #28]
  40ac54:	2600      	movs	r6, #0
  40ac56:	960e      	str	r6, [sp, #56]	; 0x38
  40ac58:	ebc5 0508 	rsb	r5, r5, r8
  40ac5c:	3d01      	subs	r5, #1
  40ac5e:	9506      	str	r5, [sp, #24]
  40ac60:	f100 8226 	bmi.w	40b0b0 <_dtoa_r+0x5c8>
  40ac64:	2500      	movs	r5, #0
  40ac66:	9508      	str	r5, [sp, #32]
  40ac68:	9e07      	ldr	r6, [sp, #28]
  40ac6a:	2e00      	cmp	r6, #0
  40ac6c:	f2c0 8217 	blt.w	40b09e <_dtoa_r+0x5b6>
  40ac70:	9d06      	ldr	r5, [sp, #24]
  40ac72:	960d      	str	r6, [sp, #52]	; 0x34
  40ac74:	4435      	add	r5, r6
  40ac76:	2600      	movs	r6, #0
  40ac78:	9506      	str	r5, [sp, #24]
  40ac7a:	960c      	str	r6, [sp, #48]	; 0x30
  40ac7c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40ac7e:	2d09      	cmp	r5, #9
  40ac80:	d82d      	bhi.n	40acde <_dtoa_r+0x1f6>
  40ac82:	2d05      	cmp	r5, #5
  40ac84:	bfc4      	itt	gt
  40ac86:	3d04      	subgt	r5, #4
  40ac88:	9524      	strgt	r5, [sp, #144]	; 0x90
  40ac8a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40ac8c:	bfc8      	it	gt
  40ac8e:	2500      	movgt	r5, #0
  40ac90:	f1a6 0302 	sub.w	r3, r6, #2
  40ac94:	bfd8      	it	le
  40ac96:	2501      	movle	r5, #1
  40ac98:	2b03      	cmp	r3, #3
  40ac9a:	d822      	bhi.n	40ace2 <_dtoa_r+0x1fa>
  40ac9c:	e8df f013 	tbh	[pc, r3, lsl #1]
  40aca0:	029e03b7 	.word	0x029e03b7
  40aca4:	049a03c0 	.word	0x049a03c0
  40aca8:	4a46      	ldr	r2, [pc, #280]	; (40adc4 <_dtoa_r+0x2dc>)
  40acaa:	4b43      	ldr	r3, [pc, #268]	; (40adb8 <_dtoa_r+0x2d0>)
  40acac:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40acb0:	2800      	cmp	r0, #0
  40acb2:	bf0c      	ite	eq
  40acb4:	4610      	moveq	r0, r2
  40acb6:	4618      	movne	r0, r3
  40acb8:	e752      	b.n	40ab60 <_dtoa_r+0x78>
  40acba:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40acbe:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40acc2:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40acc6:	4650      	mov	r0, sl
  40acc8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40accc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40acd0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40acd4:	e780      	b.n	40abd8 <_dtoa_r+0xf0>
  40acd6:	483c      	ldr	r0, [pc, #240]	; (40adc8 <_dtoa_r+0x2e0>)
  40acd8:	e736      	b.n	40ab48 <_dtoa_r+0x60>
  40acda:	1cc3      	adds	r3, r0, #3
  40acdc:	e749      	b.n	40ab72 <_dtoa_r+0x8a>
  40acde:	2500      	movs	r5, #0
  40ace0:	9524      	str	r5, [sp, #144]	; 0x90
  40ace2:	2500      	movs	r5, #0
  40ace4:	6465      	str	r5, [r4, #68]	; 0x44
  40ace6:	4629      	mov	r1, r5
  40ace8:	4620      	mov	r0, r4
  40acea:	f001 fe6f 	bl	40c9cc <_Balloc>
  40acee:	f04f 39ff 	mov.w	r9, #4294967295
  40acf2:	2601      	movs	r6, #1
  40acf4:	9009      	str	r0, [sp, #36]	; 0x24
  40acf6:	9525      	str	r5, [sp, #148]	; 0x94
  40acf8:	6420      	str	r0, [r4, #64]	; 0x40
  40acfa:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40acfe:	960b      	str	r6, [sp, #44]	; 0x2c
  40ad00:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40ad02:	2b00      	cmp	r3, #0
  40ad04:	f2c0 80d2 	blt.w	40aeac <_dtoa_r+0x3c4>
  40ad08:	9e07      	ldr	r6, [sp, #28]
  40ad0a:	2e0e      	cmp	r6, #14
  40ad0c:	f300 80ce 	bgt.w	40aeac <_dtoa_r+0x3c4>
  40ad10:	4b2b      	ldr	r3, [pc, #172]	; (40adc0 <_dtoa_r+0x2d8>)
  40ad12:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40ad16:	e9d3 0100 	ldrd	r0, r1, [r3]
  40ad1a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40ad1e:	9925      	ldr	r1, [sp, #148]	; 0x94
  40ad20:	2900      	cmp	r1, #0
  40ad22:	f2c0 8380 	blt.w	40b426 <_dtoa_r+0x93e>
  40ad26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40ad2a:	4659      	mov	r1, fp
  40ad2c:	4650      	mov	r0, sl
  40ad2e:	f7fc fe49 	bl	4079c4 <__aeabi_ddiv>
  40ad32:	f004 f953 	bl	40efdc <__aeabi_d2iz>
  40ad36:	4605      	mov	r5, r0
  40ad38:	f7fc fcb4 	bl	4076a4 <__aeabi_i2d>
  40ad3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40ad40:	f7fc fd16 	bl	407770 <__aeabi_dmul>
  40ad44:	4602      	mov	r2, r0
  40ad46:	460b      	mov	r3, r1
  40ad48:	4650      	mov	r0, sl
  40ad4a:	4659      	mov	r1, fp
  40ad4c:	f7fc fb5c 	bl	407408 <__aeabi_dsub>
  40ad50:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40ad52:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40ad56:	f1b9 0f01 	cmp.w	r9, #1
  40ad5a:	4606      	mov	r6, r0
  40ad5c:	460f      	mov	r7, r1
  40ad5e:	7013      	strb	r3, [r2, #0]
  40ad60:	f102 0b01 	add.w	fp, r2, #1
  40ad64:	d064      	beq.n	40ae30 <_dtoa_r+0x348>
  40ad66:	2200      	movs	r2, #0
  40ad68:	4b18      	ldr	r3, [pc, #96]	; (40adcc <_dtoa_r+0x2e4>)
  40ad6a:	f7fc fd01 	bl	407770 <__aeabi_dmul>
  40ad6e:	2200      	movs	r2, #0
  40ad70:	2300      	movs	r3, #0
  40ad72:	4606      	mov	r6, r0
  40ad74:	460f      	mov	r7, r1
  40ad76:	f004 f8ff 	bl	40ef78 <__aeabi_dcmpeq>
  40ad7a:	2800      	cmp	r0, #0
  40ad7c:	f040 8081 	bne.w	40ae82 <_dtoa_r+0x39a>
  40ad80:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40ad84:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ad86:	44c8      	add	r8, r9
  40ad88:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40ad8c:	f105 0902 	add.w	r9, r5, #2
  40ad90:	9403      	str	r4, [sp, #12]
  40ad92:	e028      	b.n	40ade6 <_dtoa_r+0x2fe>
  40ad94:	f3af 8000 	nop.w
  40ad98:	636f4361 	.word	0x636f4361
  40ad9c:	3fd287a7 	.word	0x3fd287a7
  40ada0:	8b60c8b3 	.word	0x8b60c8b3
  40ada4:	3fc68a28 	.word	0x3fc68a28
  40ada8:	509f79fb 	.word	0x509f79fb
  40adac:	3fd34413 	.word	0x3fd34413
  40adb0:	7ff00000 	.word	0x7ff00000
  40adb4:	00410061 	.word	0x00410061
  40adb8:	004100a0 	.word	0x004100a0
  40adbc:	3ff80000 	.word	0x3ff80000
  40adc0:	004100b0 	.word	0x004100b0
  40adc4:	00410094 	.word	0x00410094
  40adc8:	00410060 	.word	0x00410060
  40adcc:	40240000 	.word	0x40240000
  40add0:	f7fc fcce 	bl	407770 <__aeabi_dmul>
  40add4:	2200      	movs	r2, #0
  40add6:	2300      	movs	r3, #0
  40add8:	4606      	mov	r6, r0
  40adda:	460f      	mov	r7, r1
  40addc:	f004 f8cc 	bl	40ef78 <__aeabi_dcmpeq>
  40ade0:	2800      	cmp	r0, #0
  40ade2:	f040 83c1 	bne.w	40b568 <_dtoa_r+0xa80>
  40ade6:	4652      	mov	r2, sl
  40ade8:	465b      	mov	r3, fp
  40adea:	4630      	mov	r0, r6
  40adec:	4639      	mov	r1, r7
  40adee:	f7fc fde9 	bl	4079c4 <__aeabi_ddiv>
  40adf2:	f004 f8f3 	bl	40efdc <__aeabi_d2iz>
  40adf6:	4605      	mov	r5, r0
  40adf8:	f7fc fc54 	bl	4076a4 <__aeabi_i2d>
  40adfc:	4652      	mov	r2, sl
  40adfe:	465b      	mov	r3, fp
  40ae00:	f7fc fcb6 	bl	407770 <__aeabi_dmul>
  40ae04:	4602      	mov	r2, r0
  40ae06:	460b      	mov	r3, r1
  40ae08:	4630      	mov	r0, r6
  40ae0a:	4639      	mov	r1, r7
  40ae0c:	f7fc fafc 	bl	407408 <__aeabi_dsub>
  40ae10:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40ae14:	45c1      	cmp	r9, r8
  40ae16:	f809 ec01 	strb.w	lr, [r9, #-1]
  40ae1a:	464c      	mov	r4, r9
  40ae1c:	4606      	mov	r6, r0
  40ae1e:	460f      	mov	r7, r1
  40ae20:	f04f 0200 	mov.w	r2, #0
  40ae24:	4ba7      	ldr	r3, [pc, #668]	; (40b0c4 <_dtoa_r+0x5dc>)
  40ae26:	f109 0901 	add.w	r9, r9, #1
  40ae2a:	d1d1      	bne.n	40add0 <_dtoa_r+0x2e8>
  40ae2c:	46a3      	mov	fp, r4
  40ae2e:	9c03      	ldr	r4, [sp, #12]
  40ae30:	4632      	mov	r2, r6
  40ae32:	463b      	mov	r3, r7
  40ae34:	4630      	mov	r0, r6
  40ae36:	4639      	mov	r1, r7
  40ae38:	f7fc fae8 	bl	40740c <__adddf3>
  40ae3c:	4606      	mov	r6, r0
  40ae3e:	460f      	mov	r7, r1
  40ae40:	4632      	mov	r2, r6
  40ae42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40ae46:	463b      	mov	r3, r7
  40ae48:	f004 f8a0 	bl	40ef8c <__aeabi_dcmplt>
  40ae4c:	b940      	cbnz	r0, 40ae60 <_dtoa_r+0x378>
  40ae4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40ae52:	4632      	mov	r2, r6
  40ae54:	463b      	mov	r3, r7
  40ae56:	f004 f88f 	bl	40ef78 <__aeabi_dcmpeq>
  40ae5a:	b190      	cbz	r0, 40ae82 <_dtoa_r+0x39a>
  40ae5c:	07eb      	lsls	r3, r5, #31
  40ae5e:	d510      	bpl.n	40ae82 <_dtoa_r+0x39a>
  40ae60:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40ae64:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40ae66:	e005      	b.n	40ae74 <_dtoa_r+0x38c>
  40ae68:	429a      	cmp	r2, r3
  40ae6a:	f000 8429 	beq.w	40b6c0 <_dtoa_r+0xbd8>
  40ae6e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40ae72:	469b      	mov	fp, r3
  40ae74:	2d39      	cmp	r5, #57	; 0x39
  40ae76:	f10b 33ff 	add.w	r3, fp, #4294967295
  40ae7a:	d0f5      	beq.n	40ae68 <_dtoa_r+0x380>
  40ae7c:	1c6a      	adds	r2, r5, #1
  40ae7e:	b2d2      	uxtb	r2, r2
  40ae80:	701a      	strb	r2, [r3, #0]
  40ae82:	4620      	mov	r0, r4
  40ae84:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ae86:	f001 fdc7 	bl	40ca18 <_Bfree>
  40ae8a:	9e07      	ldr	r6, [sp, #28]
  40ae8c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40ae8e:	1c73      	adds	r3, r6, #1
  40ae90:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40ae92:	2200      	movs	r2, #0
  40ae94:	f88b 2000 	strb.w	r2, [fp]
  40ae98:	602b      	str	r3, [r5, #0]
  40ae9a:	2e00      	cmp	r6, #0
  40ae9c:	f000 8325 	beq.w	40b4ea <_dtoa_r+0xa02>
  40aea0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40aea2:	f8c6 b000 	str.w	fp, [r6]
  40aea6:	b01b      	add	sp, #108	; 0x6c
  40aea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40aeac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40aeae:	2d00      	cmp	r5, #0
  40aeb0:	f000 8103 	beq.w	40b0ba <_dtoa_r+0x5d2>
  40aeb4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40aeb6:	2e01      	cmp	r6, #1
  40aeb8:	f340 82dc 	ble.w	40b474 <_dtoa_r+0x98c>
  40aebc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40aebe:	f109 37ff 	add.w	r7, r9, #4294967295
  40aec2:	42be      	cmp	r6, r7
  40aec4:	f2c0 8389 	blt.w	40b5da <_dtoa_r+0xaf2>
  40aec8:	1bf7      	subs	r7, r6, r7
  40aeca:	f1b9 0f00 	cmp.w	r9, #0
  40aece:	f2c0 8487 	blt.w	40b7e0 <_dtoa_r+0xcf8>
  40aed2:	9d08      	ldr	r5, [sp, #32]
  40aed4:	464b      	mov	r3, r9
  40aed6:	9e08      	ldr	r6, [sp, #32]
  40aed8:	4620      	mov	r0, r4
  40aeda:	441e      	add	r6, r3
  40aedc:	9608      	str	r6, [sp, #32]
  40aede:	9e06      	ldr	r6, [sp, #24]
  40aee0:	2101      	movs	r1, #1
  40aee2:	441e      	add	r6, r3
  40aee4:	9606      	str	r6, [sp, #24]
  40aee6:	f001 fe39 	bl	40cb5c <__i2b>
  40aeea:	4606      	mov	r6, r0
  40aeec:	b165      	cbz	r5, 40af08 <_dtoa_r+0x420>
  40aeee:	9806      	ldr	r0, [sp, #24]
  40aef0:	2800      	cmp	r0, #0
  40aef2:	dd09      	ble.n	40af08 <_dtoa_r+0x420>
  40aef4:	4603      	mov	r3, r0
  40aef6:	9908      	ldr	r1, [sp, #32]
  40aef8:	42ab      	cmp	r3, r5
  40aefa:	bfa8      	it	ge
  40aefc:	462b      	movge	r3, r5
  40aefe:	1ac9      	subs	r1, r1, r3
  40af00:	1ac0      	subs	r0, r0, r3
  40af02:	9108      	str	r1, [sp, #32]
  40af04:	1aed      	subs	r5, r5, r3
  40af06:	9006      	str	r0, [sp, #24]
  40af08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40af0a:	2a00      	cmp	r2, #0
  40af0c:	dd1d      	ble.n	40af4a <_dtoa_r+0x462>
  40af0e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40af10:	2b00      	cmp	r3, #0
  40af12:	f000 8358 	beq.w	40b5c6 <_dtoa_r+0xade>
  40af16:	2f00      	cmp	r7, #0
  40af18:	dd11      	ble.n	40af3e <_dtoa_r+0x456>
  40af1a:	4631      	mov	r1, r6
  40af1c:	463a      	mov	r2, r7
  40af1e:	4620      	mov	r0, r4
  40af20:	f001 fec4 	bl	40ccac <__pow5mult>
  40af24:	4606      	mov	r6, r0
  40af26:	4631      	mov	r1, r6
  40af28:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40af2a:	4620      	mov	r0, r4
  40af2c:	f001 fe20 	bl	40cb70 <__multiply>
  40af30:	990a      	ldr	r1, [sp, #40]	; 0x28
  40af32:	4680      	mov	r8, r0
  40af34:	4620      	mov	r0, r4
  40af36:	f001 fd6f 	bl	40ca18 <_Bfree>
  40af3a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40af3e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40af42:	ebbe 0207 	subs.w	r2, lr, r7
  40af46:	f040 828f 	bne.w	40b468 <_dtoa_r+0x980>
  40af4a:	4620      	mov	r0, r4
  40af4c:	2101      	movs	r1, #1
  40af4e:	f001 fe05 	bl	40cb5c <__i2b>
  40af52:	4680      	mov	r8, r0
  40af54:	980d      	ldr	r0, [sp, #52]	; 0x34
  40af56:	2800      	cmp	r0, #0
  40af58:	dd05      	ble.n	40af66 <_dtoa_r+0x47e>
  40af5a:	4641      	mov	r1, r8
  40af5c:	4620      	mov	r0, r4
  40af5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40af60:	f001 fea4 	bl	40ccac <__pow5mult>
  40af64:	4680      	mov	r8, r0
  40af66:	9924      	ldr	r1, [sp, #144]	; 0x90
  40af68:	2901      	cmp	r1, #1
  40af6a:	f340 82c1 	ble.w	40b4f0 <_dtoa_r+0xa08>
  40af6e:	2700      	movs	r7, #0
  40af70:	980d      	ldr	r0, [sp, #52]	; 0x34
  40af72:	2800      	cmp	r0, #0
  40af74:	f040 82af 	bne.w	40b4d6 <_dtoa_r+0x9ee>
  40af78:	2001      	movs	r0, #1
  40af7a:	9b06      	ldr	r3, [sp, #24]
  40af7c:	4403      	add	r3, r0
  40af7e:	f013 031f 	ands.w	r3, r3, #31
  40af82:	f000 80a1 	beq.w	40b0c8 <_dtoa_r+0x5e0>
  40af86:	f1c3 0220 	rsb	r2, r3, #32
  40af8a:	2a04      	cmp	r2, #4
  40af8c:	f340 84b7 	ble.w	40b8fe <_dtoa_r+0xe16>
  40af90:	9908      	ldr	r1, [sp, #32]
  40af92:	9a06      	ldr	r2, [sp, #24]
  40af94:	f1c3 031c 	rsb	r3, r3, #28
  40af98:	4419      	add	r1, r3
  40af9a:	441a      	add	r2, r3
  40af9c:	9108      	str	r1, [sp, #32]
  40af9e:	441d      	add	r5, r3
  40afa0:	9206      	str	r2, [sp, #24]
  40afa2:	9908      	ldr	r1, [sp, #32]
  40afa4:	2900      	cmp	r1, #0
  40afa6:	dd05      	ble.n	40afb4 <_dtoa_r+0x4cc>
  40afa8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40afaa:	9a08      	ldr	r2, [sp, #32]
  40afac:	4620      	mov	r0, r4
  40afae:	f001 fecb 	bl	40cd48 <__lshift>
  40afb2:	900a      	str	r0, [sp, #40]	; 0x28
  40afb4:	9a06      	ldr	r2, [sp, #24]
  40afb6:	2a00      	cmp	r2, #0
  40afb8:	dd04      	ble.n	40afc4 <_dtoa_r+0x4dc>
  40afba:	4641      	mov	r1, r8
  40afbc:	4620      	mov	r0, r4
  40afbe:	f001 fec3 	bl	40cd48 <__lshift>
  40afc2:	4680      	mov	r8, r0
  40afc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40afc6:	2b00      	cmp	r3, #0
  40afc8:	f040 826a 	bne.w	40b4a0 <_dtoa_r+0x9b8>
  40afcc:	f1b9 0f00 	cmp.w	r9, #0
  40afd0:	f340 82a6 	ble.w	40b520 <_dtoa_r+0xa38>
  40afd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40afd6:	2800      	cmp	r0, #0
  40afd8:	f040 8088 	bne.w	40b0ec <_dtoa_r+0x604>
  40afdc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40afde:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40afe0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40afe4:	e006      	b.n	40aff4 <_dtoa_r+0x50c>
  40afe6:	4639      	mov	r1, r7
  40afe8:	4620      	mov	r0, r4
  40afea:	220a      	movs	r2, #10
  40afec:	2300      	movs	r3, #0
  40afee:	f001 fd1d 	bl	40ca2c <__multadd>
  40aff2:	4607      	mov	r7, r0
  40aff4:	4638      	mov	r0, r7
  40aff6:	4641      	mov	r1, r8
  40aff8:	f7ff fcda 	bl	40a9b0 <quorem>
  40affc:	3030      	adds	r0, #48	; 0x30
  40affe:	f80b 0005 	strb.w	r0, [fp, r5]
  40b002:	3501      	adds	r5, #1
  40b004:	45a9      	cmp	r9, r5
  40b006:	dcee      	bgt.n	40afe6 <_dtoa_r+0x4fe>
  40b008:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40b00c:	4682      	mov	sl, r0
  40b00e:	970a      	str	r7, [sp, #40]	; 0x28
  40b010:	f1b9 0f01 	cmp.w	r9, #1
  40b014:	bfac      	ite	ge
  40b016:	44cb      	addge	fp, r9
  40b018:	f10b 0b01 	addlt.w	fp, fp, #1
  40b01c:	2500      	movs	r5, #0
  40b01e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b020:	2201      	movs	r2, #1
  40b022:	4620      	mov	r0, r4
  40b024:	f001 fe90 	bl	40cd48 <__lshift>
  40b028:	4641      	mov	r1, r8
  40b02a:	900a      	str	r0, [sp, #40]	; 0x28
  40b02c:	f001 feea 	bl	40ce04 <__mcmp>
  40b030:	2800      	cmp	r0, #0
  40b032:	f340 8309 	ble.w	40b648 <_dtoa_r+0xb60>
  40b036:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40b03a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b03c:	e005      	b.n	40b04a <_dtoa_r+0x562>
  40b03e:	4299      	cmp	r1, r3
  40b040:	f000 828b 	beq.w	40b55a <_dtoa_r+0xa72>
  40b044:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b048:	469b      	mov	fp, r3
  40b04a:	2a39      	cmp	r2, #57	; 0x39
  40b04c:	f10b 33ff 	add.w	r3, fp, #4294967295
  40b050:	d0f5      	beq.n	40b03e <_dtoa_r+0x556>
  40b052:	3201      	adds	r2, #1
  40b054:	701a      	strb	r2, [r3, #0]
  40b056:	4641      	mov	r1, r8
  40b058:	4620      	mov	r0, r4
  40b05a:	f001 fcdd 	bl	40ca18 <_Bfree>
  40b05e:	2e00      	cmp	r6, #0
  40b060:	f43f af0f 	beq.w	40ae82 <_dtoa_r+0x39a>
  40b064:	b12d      	cbz	r5, 40b072 <_dtoa_r+0x58a>
  40b066:	42b5      	cmp	r5, r6
  40b068:	d003      	beq.n	40b072 <_dtoa_r+0x58a>
  40b06a:	4629      	mov	r1, r5
  40b06c:	4620      	mov	r0, r4
  40b06e:	f001 fcd3 	bl	40ca18 <_Bfree>
  40b072:	4631      	mov	r1, r6
  40b074:	4620      	mov	r0, r4
  40b076:	f001 fccf 	bl	40ca18 <_Bfree>
  40b07a:	e702      	b.n	40ae82 <_dtoa_r+0x39a>
  40b07c:	2601      	movs	r6, #1
  40b07e:	960e      	str	r6, [sp, #56]	; 0x38
  40b080:	e5ea      	b.n	40ac58 <_dtoa_r+0x170>
  40b082:	9807      	ldr	r0, [sp, #28]
  40b084:	f7fc fb0e 	bl	4076a4 <__aeabi_i2d>
  40b088:	4632      	mov	r2, r6
  40b08a:	463b      	mov	r3, r7
  40b08c:	f003 ff74 	bl	40ef78 <__aeabi_dcmpeq>
  40b090:	2800      	cmp	r0, #0
  40b092:	f47f adcd 	bne.w	40ac30 <_dtoa_r+0x148>
  40b096:	9e07      	ldr	r6, [sp, #28]
  40b098:	3e01      	subs	r6, #1
  40b09a:	9607      	str	r6, [sp, #28]
  40b09c:	e5c8      	b.n	40ac30 <_dtoa_r+0x148>
  40b09e:	9e07      	ldr	r6, [sp, #28]
  40b0a0:	9d08      	ldr	r5, [sp, #32]
  40b0a2:	1bad      	subs	r5, r5, r6
  40b0a4:	9508      	str	r5, [sp, #32]
  40b0a6:	4275      	negs	r5, r6
  40b0a8:	2600      	movs	r6, #0
  40b0aa:	950c      	str	r5, [sp, #48]	; 0x30
  40b0ac:	960d      	str	r6, [sp, #52]	; 0x34
  40b0ae:	e5e5      	b.n	40ac7c <_dtoa_r+0x194>
  40b0b0:	426d      	negs	r5, r5
  40b0b2:	2600      	movs	r6, #0
  40b0b4:	9508      	str	r5, [sp, #32]
  40b0b6:	9606      	str	r6, [sp, #24]
  40b0b8:	e5d6      	b.n	40ac68 <_dtoa_r+0x180>
  40b0ba:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b0bc:	9d08      	ldr	r5, [sp, #32]
  40b0be:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40b0c0:	e714      	b.n	40aeec <_dtoa_r+0x404>
  40b0c2:	bf00      	nop
  40b0c4:	40240000 	.word	0x40240000
  40b0c8:	231c      	movs	r3, #28
  40b0ca:	f8dd e020 	ldr.w	lr, [sp, #32]
  40b0ce:	9806      	ldr	r0, [sp, #24]
  40b0d0:	449e      	add	lr, r3
  40b0d2:	4418      	add	r0, r3
  40b0d4:	f8cd e020 	str.w	lr, [sp, #32]
  40b0d8:	441d      	add	r5, r3
  40b0da:	9006      	str	r0, [sp, #24]
  40b0dc:	e761      	b.n	40afa2 <_dtoa_r+0x4ba>
  40b0de:	48a7      	ldr	r0, [pc, #668]	; (40b37c <_dtoa_r+0x894>)
  40b0e0:	1b40      	subs	r0, r0, r5
  40b0e2:	fa0a f000 	lsl.w	r0, sl, r0
  40b0e6:	e56f      	b.n	40abc8 <_dtoa_r+0xe0>
  40b0e8:	900e      	str	r0, [sp, #56]	; 0x38
  40b0ea:	e5b5      	b.n	40ac58 <_dtoa_r+0x170>
  40b0ec:	2d00      	cmp	r5, #0
  40b0ee:	dd05      	ble.n	40b0fc <_dtoa_r+0x614>
  40b0f0:	4631      	mov	r1, r6
  40b0f2:	462a      	mov	r2, r5
  40b0f4:	4620      	mov	r0, r4
  40b0f6:	f001 fe27 	bl	40cd48 <__lshift>
  40b0fa:	4606      	mov	r6, r0
  40b0fc:	2f00      	cmp	r7, #0
  40b0fe:	f040 82e9 	bne.w	40b6d4 <_dtoa_r+0xbec>
  40b102:	4637      	mov	r7, r6
  40b104:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b106:	9809      	ldr	r0, [sp, #36]	; 0x24
  40b108:	444d      	add	r5, r9
  40b10a:	9508      	str	r5, [sp, #32]
  40b10c:	f00a 0501 	and.w	r5, sl, #1
  40b110:	950b      	str	r5, [sp, #44]	; 0x2c
  40b112:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40b116:	1c45      	adds	r5, r0, #1
  40b118:	e00a      	b.n	40b130 <_dtoa_r+0x648>
  40b11a:	f001 fc87 	bl	40ca2c <__multadd>
  40b11e:	4639      	mov	r1, r7
  40b120:	4606      	mov	r6, r0
  40b122:	220a      	movs	r2, #10
  40b124:	4620      	mov	r0, r4
  40b126:	2300      	movs	r3, #0
  40b128:	f001 fc80 	bl	40ca2c <__multadd>
  40b12c:	4607      	mov	r7, r0
  40b12e:	3501      	adds	r5, #1
  40b130:	4641      	mov	r1, r8
  40b132:	4648      	mov	r0, r9
  40b134:	f7ff fc3c 	bl	40a9b0 <quorem>
  40b138:	4631      	mov	r1, r6
  40b13a:	4683      	mov	fp, r0
  40b13c:	4648      	mov	r0, r9
  40b13e:	f001 fe61 	bl	40ce04 <__mcmp>
  40b142:	4641      	mov	r1, r8
  40b144:	9003      	str	r0, [sp, #12]
  40b146:	463a      	mov	r2, r7
  40b148:	4620      	mov	r0, r4
  40b14a:	f001 fe7f 	bl	40ce4c <__mdiff>
  40b14e:	68c2      	ldr	r2, [r0, #12]
  40b150:	1e69      	subs	r1, r5, #1
  40b152:	4603      	mov	r3, r0
  40b154:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40b158:	9106      	str	r1, [sp, #24]
  40b15a:	2a00      	cmp	r2, #0
  40b15c:	f040 8193 	bne.w	40b486 <_dtoa_r+0x99e>
  40b160:	4619      	mov	r1, r3
  40b162:	4648      	mov	r0, r9
  40b164:	9302      	str	r3, [sp, #8]
  40b166:	f001 fe4d 	bl	40ce04 <__mcmp>
  40b16a:	9b02      	ldr	r3, [sp, #8]
  40b16c:	4602      	mov	r2, r0
  40b16e:	4619      	mov	r1, r3
  40b170:	4620      	mov	r0, r4
  40b172:	9202      	str	r2, [sp, #8]
  40b174:	f001 fc50 	bl	40ca18 <_Bfree>
  40b178:	9a02      	ldr	r2, [sp, #8]
  40b17a:	b92a      	cbnz	r2, 40b188 <_dtoa_r+0x6a0>
  40b17c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b17e:	b91b      	cbnz	r3, 40b188 <_dtoa_r+0x6a0>
  40b180:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b182:	2800      	cmp	r0, #0
  40b184:	f000 8393 	beq.w	40b8ae <_dtoa_r+0xdc6>
  40b188:	9b03      	ldr	r3, [sp, #12]
  40b18a:	2b00      	cmp	r3, #0
  40b18c:	f2c0 8234 	blt.w	40b5f8 <_dtoa_r+0xb10>
  40b190:	d105      	bne.n	40b19e <_dtoa_r+0x6b6>
  40b192:	9824      	ldr	r0, [sp, #144]	; 0x90
  40b194:	b918      	cbnz	r0, 40b19e <_dtoa_r+0x6b6>
  40b196:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b198:	2900      	cmp	r1, #0
  40b19a:	f000 822d 	beq.w	40b5f8 <_dtoa_r+0xb10>
  40b19e:	2a00      	cmp	r2, #0
  40b1a0:	f300 82ac 	bgt.w	40b6fc <_dtoa_r+0xc14>
  40b1a4:	f8dd e020 	ldr.w	lr, [sp, #32]
  40b1a8:	f805 ac01 	strb.w	sl, [r5, #-1]
  40b1ac:	4575      	cmp	r5, lr
  40b1ae:	46ab      	mov	fp, r5
  40b1b0:	f000 82b4 	beq.w	40b71c <_dtoa_r+0xc34>
  40b1b4:	4649      	mov	r1, r9
  40b1b6:	220a      	movs	r2, #10
  40b1b8:	2300      	movs	r3, #0
  40b1ba:	4620      	mov	r0, r4
  40b1bc:	f001 fc36 	bl	40ca2c <__multadd>
  40b1c0:	42be      	cmp	r6, r7
  40b1c2:	4681      	mov	r9, r0
  40b1c4:	4631      	mov	r1, r6
  40b1c6:	4620      	mov	r0, r4
  40b1c8:	f04f 020a 	mov.w	r2, #10
  40b1cc:	f04f 0300 	mov.w	r3, #0
  40b1d0:	d1a3      	bne.n	40b11a <_dtoa_r+0x632>
  40b1d2:	f001 fc2b 	bl	40ca2c <__multadd>
  40b1d6:	4606      	mov	r6, r0
  40b1d8:	4607      	mov	r7, r0
  40b1da:	e7a8      	b.n	40b12e <_dtoa_r+0x646>
  40b1dc:	2600      	movs	r6, #0
  40b1de:	960b      	str	r6, [sp, #44]	; 0x2c
  40b1e0:	9e07      	ldr	r6, [sp, #28]
  40b1e2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40b1e6:	44b6      	add	lr, r6
  40b1e8:	f10e 0901 	add.w	r9, lr, #1
  40b1ec:	f1b9 0f00 	cmp.w	r9, #0
  40b1f0:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40b1f4:	464e      	mov	r6, r9
  40b1f6:	f340 8150 	ble.w	40b49a <_dtoa_r+0x9b2>
  40b1fa:	2100      	movs	r1, #0
  40b1fc:	2e17      	cmp	r6, #23
  40b1fe:	6461      	str	r1, [r4, #68]	; 0x44
  40b200:	d90a      	bls.n	40b218 <_dtoa_r+0x730>
  40b202:	2201      	movs	r2, #1
  40b204:	2304      	movs	r3, #4
  40b206:	005b      	lsls	r3, r3, #1
  40b208:	f103 0014 	add.w	r0, r3, #20
  40b20c:	42b0      	cmp	r0, r6
  40b20e:	4611      	mov	r1, r2
  40b210:	f102 0201 	add.w	r2, r2, #1
  40b214:	d9f7      	bls.n	40b206 <_dtoa_r+0x71e>
  40b216:	6461      	str	r1, [r4, #68]	; 0x44
  40b218:	4620      	mov	r0, r4
  40b21a:	f001 fbd7 	bl	40c9cc <_Balloc>
  40b21e:	2e0e      	cmp	r6, #14
  40b220:	9009      	str	r0, [sp, #36]	; 0x24
  40b222:	6420      	str	r0, [r4, #64]	; 0x40
  40b224:	f63f ad6c 	bhi.w	40ad00 <_dtoa_r+0x218>
  40b228:	2d00      	cmp	r5, #0
  40b22a:	f43f ad69 	beq.w	40ad00 <_dtoa_r+0x218>
  40b22e:	9d07      	ldr	r5, [sp, #28]
  40b230:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40b234:	2d00      	cmp	r5, #0
  40b236:	f340 821c 	ble.w	40b672 <_dtoa_r+0xb8a>
  40b23a:	4b51      	ldr	r3, [pc, #324]	; (40b380 <_dtoa_r+0x898>)
  40b23c:	f005 020f 	and.w	r2, r5, #15
  40b240:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b244:	112d      	asrs	r5, r5, #4
  40b246:	e9d3 6700 	ldrd	r6, r7, [r3]
  40b24a:	06eb      	lsls	r3, r5, #27
  40b24c:	f140 81cd 	bpl.w	40b5ea <_dtoa_r+0xb02>
  40b250:	4b4c      	ldr	r3, [pc, #304]	; (40b384 <_dtoa_r+0x89c>)
  40b252:	4650      	mov	r0, sl
  40b254:	4659      	mov	r1, fp
  40b256:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40b25a:	f7fc fbb3 	bl	4079c4 <__aeabi_ddiv>
  40b25e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40b262:	f005 050f 	and.w	r5, r5, #15
  40b266:	f04f 0803 	mov.w	r8, #3
  40b26a:	b18d      	cbz	r5, 40b290 <_dtoa_r+0x7a8>
  40b26c:	f8df a114 	ldr.w	sl, [pc, #276]	; 40b384 <_dtoa_r+0x89c>
  40b270:	4630      	mov	r0, r6
  40b272:	4639      	mov	r1, r7
  40b274:	07ee      	lsls	r6, r5, #31
  40b276:	d505      	bpl.n	40b284 <_dtoa_r+0x79c>
  40b278:	e9da 2300 	ldrd	r2, r3, [sl]
  40b27c:	f108 0801 	add.w	r8, r8, #1
  40b280:	f7fc fa76 	bl	407770 <__aeabi_dmul>
  40b284:	106d      	asrs	r5, r5, #1
  40b286:	f10a 0a08 	add.w	sl, sl, #8
  40b28a:	d1f3      	bne.n	40b274 <_dtoa_r+0x78c>
  40b28c:	4606      	mov	r6, r0
  40b28e:	460f      	mov	r7, r1
  40b290:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b294:	4632      	mov	r2, r6
  40b296:	463b      	mov	r3, r7
  40b298:	f7fc fb94 	bl	4079c4 <__aeabi_ddiv>
  40b29c:	4682      	mov	sl, r0
  40b29e:	468b      	mov	fp, r1
  40b2a0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40b2a2:	b145      	cbz	r5, 40b2b6 <_dtoa_r+0x7ce>
  40b2a4:	4650      	mov	r0, sl
  40b2a6:	4659      	mov	r1, fp
  40b2a8:	2200      	movs	r2, #0
  40b2aa:	4b37      	ldr	r3, [pc, #220]	; (40b388 <_dtoa_r+0x8a0>)
  40b2ac:	f003 fe6e 	bl	40ef8c <__aeabi_dcmplt>
  40b2b0:	2800      	cmp	r0, #0
  40b2b2:	f040 82aa 	bne.w	40b80a <_dtoa_r+0xd22>
  40b2b6:	4640      	mov	r0, r8
  40b2b8:	f7fc f9f4 	bl	4076a4 <__aeabi_i2d>
  40b2bc:	4652      	mov	r2, sl
  40b2be:	465b      	mov	r3, fp
  40b2c0:	f7fc fa56 	bl	407770 <__aeabi_dmul>
  40b2c4:	2200      	movs	r2, #0
  40b2c6:	4b31      	ldr	r3, [pc, #196]	; (40b38c <_dtoa_r+0x8a4>)
  40b2c8:	f7fc f8a0 	bl	40740c <__adddf3>
  40b2cc:	4606      	mov	r6, r0
  40b2ce:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40b2d2:	f1b9 0f00 	cmp.w	r9, #0
  40b2d6:	f000 815a 	beq.w	40b58e <_dtoa_r+0xaa6>
  40b2da:	9d07      	ldr	r5, [sp, #28]
  40b2dc:	46c8      	mov	r8, r9
  40b2de:	9517      	str	r5, [sp, #92]	; 0x5c
  40b2e0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b2e2:	2d00      	cmp	r5, #0
  40b2e4:	f000 8223 	beq.w	40b72e <_dtoa_r+0xc46>
  40b2e8:	4b25      	ldr	r3, [pc, #148]	; (40b380 <_dtoa_r+0x898>)
  40b2ea:	2000      	movs	r0, #0
  40b2ec:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40b2f0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40b2f4:	4926      	ldr	r1, [pc, #152]	; (40b390 <_dtoa_r+0x8a8>)
  40b2f6:	f7fc fb65 	bl	4079c4 <__aeabi_ddiv>
  40b2fa:	4632      	mov	r2, r6
  40b2fc:	463b      	mov	r3, r7
  40b2fe:	f7fc f883 	bl	407408 <__aeabi_dsub>
  40b302:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40b306:	4659      	mov	r1, fp
  40b308:	4650      	mov	r0, sl
  40b30a:	f003 fe67 	bl	40efdc <__aeabi_d2iz>
  40b30e:	4605      	mov	r5, r0
  40b310:	f7fc f9c8 	bl	4076a4 <__aeabi_i2d>
  40b314:	4602      	mov	r2, r0
  40b316:	460b      	mov	r3, r1
  40b318:	4650      	mov	r0, sl
  40b31a:	4659      	mov	r1, fp
  40b31c:	f7fc f874 	bl	407408 <__aeabi_dsub>
  40b320:	3530      	adds	r5, #48	; 0x30
  40b322:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40b324:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40b328:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40b32c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b330:	b2ed      	uxtb	r5, r5
  40b332:	7035      	strb	r5, [r6, #0]
  40b334:	f106 0b01 	add.w	fp, r6, #1
  40b338:	f003 fe46 	bl	40efc8 <__aeabi_dcmpgt>
  40b33c:	2800      	cmp	r0, #0
  40b33e:	f040 82ab 	bne.w	40b898 <_dtoa_r+0xdb0>
  40b342:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40b346:	2000      	movs	r0, #0
  40b348:	490f      	ldr	r1, [pc, #60]	; (40b388 <_dtoa_r+0x8a0>)
  40b34a:	f7fc f85d 	bl	407408 <__aeabi_dsub>
  40b34e:	4602      	mov	r2, r0
  40b350:	460b      	mov	r3, r1
  40b352:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40b356:	f003 fe37 	bl	40efc8 <__aeabi_dcmpgt>
  40b35a:	2800      	cmp	r0, #0
  40b35c:	f040 82a2 	bne.w	40b8a4 <_dtoa_r+0xdbc>
  40b360:	f1b8 0f01 	cmp.w	r8, #1
  40b364:	f340 8181 	ble.w	40b66a <_dtoa_r+0xb82>
  40b368:	44b0      	add	r8, r6
  40b36a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40b36e:	46a2      	mov	sl, r4
  40b370:	46c1      	mov	r9, r8
  40b372:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40b376:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40b37a:	e019      	b.n	40b3b0 <_dtoa_r+0x8c8>
  40b37c:	fffffbee 	.word	0xfffffbee
  40b380:	004100b0 	.word	0x004100b0
  40b384:	00410178 	.word	0x00410178
  40b388:	3ff00000 	.word	0x3ff00000
  40b38c:	401c0000 	.word	0x401c0000
  40b390:	3fe00000 	.word	0x3fe00000
  40b394:	2000      	movs	r0, #0
  40b396:	49a8      	ldr	r1, [pc, #672]	; (40b638 <_dtoa_r+0xb50>)
  40b398:	f7fc f836 	bl	407408 <__aeabi_dsub>
  40b39c:	4622      	mov	r2, r4
  40b39e:	462b      	mov	r3, r5
  40b3a0:	f003 fdf4 	bl	40ef8c <__aeabi_dcmplt>
  40b3a4:	2800      	cmp	r0, #0
  40b3a6:	f040 827b 	bne.w	40b8a0 <_dtoa_r+0xdb8>
  40b3aa:	45cb      	cmp	fp, r9
  40b3ac:	f000 815a 	beq.w	40b664 <_dtoa_r+0xb7c>
  40b3b0:	4620      	mov	r0, r4
  40b3b2:	4629      	mov	r1, r5
  40b3b4:	2200      	movs	r2, #0
  40b3b6:	4ba1      	ldr	r3, [pc, #644]	; (40b63c <_dtoa_r+0xb54>)
  40b3b8:	f7fc f9da 	bl	407770 <__aeabi_dmul>
  40b3bc:	2200      	movs	r2, #0
  40b3be:	4b9f      	ldr	r3, [pc, #636]	; (40b63c <_dtoa_r+0xb54>)
  40b3c0:	4604      	mov	r4, r0
  40b3c2:	460d      	mov	r5, r1
  40b3c4:	4630      	mov	r0, r6
  40b3c6:	4639      	mov	r1, r7
  40b3c8:	f7fc f9d2 	bl	407770 <__aeabi_dmul>
  40b3cc:	460f      	mov	r7, r1
  40b3ce:	4606      	mov	r6, r0
  40b3d0:	f003 fe04 	bl	40efdc <__aeabi_d2iz>
  40b3d4:	4680      	mov	r8, r0
  40b3d6:	f7fc f965 	bl	4076a4 <__aeabi_i2d>
  40b3da:	4602      	mov	r2, r0
  40b3dc:	460b      	mov	r3, r1
  40b3de:	4630      	mov	r0, r6
  40b3e0:	4639      	mov	r1, r7
  40b3e2:	f7fc f811 	bl	407408 <__aeabi_dsub>
  40b3e6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b3ea:	fa5f f888 	uxtb.w	r8, r8
  40b3ee:	4622      	mov	r2, r4
  40b3f0:	462b      	mov	r3, r5
  40b3f2:	f80b 8b01 	strb.w	r8, [fp], #1
  40b3f6:	4606      	mov	r6, r0
  40b3f8:	460f      	mov	r7, r1
  40b3fa:	f003 fdc7 	bl	40ef8c <__aeabi_dcmplt>
  40b3fe:	4632      	mov	r2, r6
  40b400:	463b      	mov	r3, r7
  40b402:	2800      	cmp	r0, #0
  40b404:	d0c6      	beq.n	40b394 <_dtoa_r+0x8ac>
  40b406:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b408:	4654      	mov	r4, sl
  40b40a:	9607      	str	r6, [sp, #28]
  40b40c:	e539      	b.n	40ae82 <_dtoa_r+0x39a>
  40b40e:	2600      	movs	r6, #0
  40b410:	960b      	str	r6, [sp, #44]	; 0x2c
  40b412:	9825      	ldr	r0, [sp, #148]	; 0x94
  40b414:	2800      	cmp	r0, #0
  40b416:	dd3c      	ble.n	40b492 <_dtoa_r+0x9aa>
  40b418:	4606      	mov	r6, r0
  40b41a:	900f      	str	r0, [sp, #60]	; 0x3c
  40b41c:	4681      	mov	r9, r0
  40b41e:	e6ec      	b.n	40b1fa <_dtoa_r+0x712>
  40b420:	2601      	movs	r6, #1
  40b422:	960b      	str	r6, [sp, #44]	; 0x2c
  40b424:	e7f5      	b.n	40b412 <_dtoa_r+0x92a>
  40b426:	f1b9 0f00 	cmp.w	r9, #0
  40b42a:	f73f ac7c 	bgt.w	40ad26 <_dtoa_r+0x23e>
  40b42e:	f040 80c6 	bne.w	40b5be <_dtoa_r+0xad6>
  40b432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40b436:	2200      	movs	r2, #0
  40b438:	4b81      	ldr	r3, [pc, #516]	; (40b640 <_dtoa_r+0xb58>)
  40b43a:	f7fc f999 	bl	407770 <__aeabi_dmul>
  40b43e:	4652      	mov	r2, sl
  40b440:	465b      	mov	r3, fp
  40b442:	f003 fdb7 	bl	40efb4 <__aeabi_dcmpge>
  40b446:	46c8      	mov	r8, r9
  40b448:	464e      	mov	r6, r9
  40b44a:	2800      	cmp	r0, #0
  40b44c:	d07c      	beq.n	40b548 <_dtoa_r+0xa60>
  40b44e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40b450:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40b454:	43ed      	mvns	r5, r5
  40b456:	9507      	str	r5, [sp, #28]
  40b458:	4641      	mov	r1, r8
  40b45a:	4620      	mov	r0, r4
  40b45c:	f001 fadc 	bl	40ca18 <_Bfree>
  40b460:	2e00      	cmp	r6, #0
  40b462:	f47f ae06 	bne.w	40b072 <_dtoa_r+0x58a>
  40b466:	e50c      	b.n	40ae82 <_dtoa_r+0x39a>
  40b468:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b46a:	4620      	mov	r0, r4
  40b46c:	f001 fc1e 	bl	40ccac <__pow5mult>
  40b470:	900a      	str	r0, [sp, #40]	; 0x28
  40b472:	e56a      	b.n	40af4a <_dtoa_r+0x462>
  40b474:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40b476:	2d00      	cmp	r5, #0
  40b478:	f000 81b8 	beq.w	40b7ec <_dtoa_r+0xd04>
  40b47c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40b480:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b482:	9d08      	ldr	r5, [sp, #32]
  40b484:	e527      	b.n	40aed6 <_dtoa_r+0x3ee>
  40b486:	4601      	mov	r1, r0
  40b488:	4620      	mov	r0, r4
  40b48a:	f001 fac5 	bl	40ca18 <_Bfree>
  40b48e:	2201      	movs	r2, #1
  40b490:	e67a      	b.n	40b188 <_dtoa_r+0x6a0>
  40b492:	2601      	movs	r6, #1
  40b494:	9625      	str	r6, [sp, #148]	; 0x94
  40b496:	960f      	str	r6, [sp, #60]	; 0x3c
  40b498:	46b1      	mov	r9, r6
  40b49a:	2100      	movs	r1, #0
  40b49c:	6461      	str	r1, [r4, #68]	; 0x44
  40b49e:	e6bb      	b.n	40b218 <_dtoa_r+0x730>
  40b4a0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b4a2:	4641      	mov	r1, r8
  40b4a4:	f001 fcae 	bl	40ce04 <__mcmp>
  40b4a8:	2800      	cmp	r0, #0
  40b4aa:	f6bf ad8f 	bge.w	40afcc <_dtoa_r+0x4e4>
  40b4ae:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40b4b2:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b4b4:	f10e 3eff 	add.w	lr, lr, #4294967295
  40b4b8:	4620      	mov	r0, r4
  40b4ba:	220a      	movs	r2, #10
  40b4bc:	2300      	movs	r3, #0
  40b4be:	f8cd e01c 	str.w	lr, [sp, #28]
  40b4c2:	f001 fab3 	bl	40ca2c <__multadd>
  40b4c6:	900a      	str	r0, [sp, #40]	; 0x28
  40b4c8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b4ca:	2800      	cmp	r0, #0
  40b4cc:	f040 8209 	bne.w	40b8e2 <_dtoa_r+0xdfa>
  40b4d0:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40b4d4:	e57a      	b.n	40afcc <_dtoa_r+0x4e4>
  40b4d6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40b4da:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40b4de:	6918      	ldr	r0, [r3, #16]
  40b4e0:	f001 faee 	bl	40cac0 <__hi0bits>
  40b4e4:	f1c0 0020 	rsb	r0, r0, #32
  40b4e8:	e547      	b.n	40af7a <_dtoa_r+0x492>
  40b4ea:	9809      	ldr	r0, [sp, #36]	; 0x24
  40b4ec:	f7ff bb2c 	b.w	40ab48 <_dtoa_r+0x60>
  40b4f0:	f1ba 0f00 	cmp.w	sl, #0
  40b4f4:	f47f ad3b 	bne.w	40af6e <_dtoa_r+0x486>
  40b4f8:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40b4fc:	2b00      	cmp	r3, #0
  40b4fe:	f040 817c 	bne.w	40b7fa <_dtoa_r+0xd12>
  40b502:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40b506:	0d3f      	lsrs	r7, r7, #20
  40b508:	053f      	lsls	r7, r7, #20
  40b50a:	2f00      	cmp	r7, #0
  40b50c:	f43f ad30 	beq.w	40af70 <_dtoa_r+0x488>
  40b510:	9a08      	ldr	r2, [sp, #32]
  40b512:	9b06      	ldr	r3, [sp, #24]
  40b514:	3201      	adds	r2, #1
  40b516:	3301      	adds	r3, #1
  40b518:	9208      	str	r2, [sp, #32]
  40b51a:	9306      	str	r3, [sp, #24]
  40b51c:	2701      	movs	r7, #1
  40b51e:	e527      	b.n	40af70 <_dtoa_r+0x488>
  40b520:	9924      	ldr	r1, [sp, #144]	; 0x90
  40b522:	2902      	cmp	r1, #2
  40b524:	f77f ad56 	ble.w	40afd4 <_dtoa_r+0x4ec>
  40b528:	f1b9 0f00 	cmp.w	r9, #0
  40b52c:	d18f      	bne.n	40b44e <_dtoa_r+0x966>
  40b52e:	4641      	mov	r1, r8
  40b530:	464b      	mov	r3, r9
  40b532:	2205      	movs	r2, #5
  40b534:	4620      	mov	r0, r4
  40b536:	f001 fa79 	bl	40ca2c <__multadd>
  40b53a:	4680      	mov	r8, r0
  40b53c:	4641      	mov	r1, r8
  40b53e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b540:	f001 fc60 	bl	40ce04 <__mcmp>
  40b544:	2800      	cmp	r0, #0
  40b546:	dd82      	ble.n	40b44e <_dtoa_r+0x966>
  40b548:	9d07      	ldr	r5, [sp, #28]
  40b54a:	2331      	movs	r3, #49	; 0x31
  40b54c:	3501      	adds	r5, #1
  40b54e:	9507      	str	r5, [sp, #28]
  40b550:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b552:	702b      	strb	r3, [r5, #0]
  40b554:	f105 0b01 	add.w	fp, r5, #1
  40b558:	e77e      	b.n	40b458 <_dtoa_r+0x970>
  40b55a:	9807      	ldr	r0, [sp, #28]
  40b55c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b55e:	2331      	movs	r3, #49	; 0x31
  40b560:	3001      	adds	r0, #1
  40b562:	9007      	str	r0, [sp, #28]
  40b564:	700b      	strb	r3, [r1, #0]
  40b566:	e576      	b.n	40b056 <_dtoa_r+0x56e>
  40b568:	46a3      	mov	fp, r4
  40b56a:	9c03      	ldr	r4, [sp, #12]
  40b56c:	e489      	b.n	40ae82 <_dtoa_r+0x39a>
  40b56e:	4640      	mov	r0, r8
  40b570:	f7fc f898 	bl	4076a4 <__aeabi_i2d>
  40b574:	4602      	mov	r2, r0
  40b576:	460b      	mov	r3, r1
  40b578:	4650      	mov	r0, sl
  40b57a:	4659      	mov	r1, fp
  40b57c:	f7fc f8f8 	bl	407770 <__aeabi_dmul>
  40b580:	2200      	movs	r2, #0
  40b582:	4b30      	ldr	r3, [pc, #192]	; (40b644 <_dtoa_r+0xb5c>)
  40b584:	f7fb ff42 	bl	40740c <__adddf3>
  40b588:	4606      	mov	r6, r0
  40b58a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40b58e:	4650      	mov	r0, sl
  40b590:	4659      	mov	r1, fp
  40b592:	2200      	movs	r2, #0
  40b594:	4b2a      	ldr	r3, [pc, #168]	; (40b640 <_dtoa_r+0xb58>)
  40b596:	f7fb ff37 	bl	407408 <__aeabi_dsub>
  40b59a:	4632      	mov	r2, r6
  40b59c:	463b      	mov	r3, r7
  40b59e:	4682      	mov	sl, r0
  40b5a0:	468b      	mov	fp, r1
  40b5a2:	f003 fd11 	bl	40efc8 <__aeabi_dcmpgt>
  40b5a6:	2800      	cmp	r0, #0
  40b5a8:	f040 80bd 	bne.w	40b726 <_dtoa_r+0xc3e>
  40b5ac:	4632      	mov	r2, r6
  40b5ae:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40b5b2:	4650      	mov	r0, sl
  40b5b4:	4659      	mov	r1, fp
  40b5b6:	f003 fce9 	bl	40ef8c <__aeabi_dcmplt>
  40b5ba:	2800      	cmp	r0, #0
  40b5bc:	d055      	beq.n	40b66a <_dtoa_r+0xb82>
  40b5be:	f04f 0800 	mov.w	r8, #0
  40b5c2:	4646      	mov	r6, r8
  40b5c4:	e743      	b.n	40b44e <_dtoa_r+0x966>
  40b5c6:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b5c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40b5ca:	4620      	mov	r0, r4
  40b5cc:	f001 fb6e 	bl	40ccac <__pow5mult>
  40b5d0:	900a      	str	r0, [sp, #40]	; 0x28
  40b5d2:	e4ba      	b.n	40af4a <_dtoa_r+0x462>
  40b5d4:	2601      	movs	r6, #1
  40b5d6:	960b      	str	r6, [sp, #44]	; 0x2c
  40b5d8:	e602      	b.n	40b1e0 <_dtoa_r+0x6f8>
  40b5da:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40b5dc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40b5de:	1b7b      	subs	r3, r7, r5
  40b5e0:	441e      	add	r6, r3
  40b5e2:	970c      	str	r7, [sp, #48]	; 0x30
  40b5e4:	960d      	str	r6, [sp, #52]	; 0x34
  40b5e6:	2700      	movs	r7, #0
  40b5e8:	e46f      	b.n	40aeca <_dtoa_r+0x3e2>
  40b5ea:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40b5ee:	f04f 0802 	mov.w	r8, #2
  40b5f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40b5f6:	e638      	b.n	40b26a <_dtoa_r+0x782>
  40b5f8:	2a00      	cmp	r2, #0
  40b5fa:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b5fe:	46d9      	mov	r9, fp
  40b600:	dd11      	ble.n	40b626 <_dtoa_r+0xb3e>
  40b602:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b604:	2201      	movs	r2, #1
  40b606:	4620      	mov	r0, r4
  40b608:	f001 fb9e 	bl	40cd48 <__lshift>
  40b60c:	4641      	mov	r1, r8
  40b60e:	900a      	str	r0, [sp, #40]	; 0x28
  40b610:	f001 fbf8 	bl	40ce04 <__mcmp>
  40b614:	2800      	cmp	r0, #0
  40b616:	f340 815d 	ble.w	40b8d4 <_dtoa_r+0xdec>
  40b61a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b61e:	f000 811b 	beq.w	40b858 <_dtoa_r+0xd70>
  40b622:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40b626:	9b06      	ldr	r3, [sp, #24]
  40b628:	4635      	mov	r5, r6
  40b62a:	f883 a000 	strb.w	sl, [r3]
  40b62e:	f103 0b01 	add.w	fp, r3, #1
  40b632:	463e      	mov	r6, r7
  40b634:	e50f      	b.n	40b056 <_dtoa_r+0x56e>
  40b636:	bf00      	nop
  40b638:	3ff00000 	.word	0x3ff00000
  40b63c:	40240000 	.word	0x40240000
  40b640:	40140000 	.word	0x40140000
  40b644:	401c0000 	.word	0x401c0000
  40b648:	d103      	bne.n	40b652 <_dtoa_r+0xb6a>
  40b64a:	f01a 0f01 	tst.w	sl, #1
  40b64e:	f47f acf2 	bne.w	40b036 <_dtoa_r+0x54e>
  40b652:	465b      	mov	r3, fp
  40b654:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b658:	469b      	mov	fp, r3
  40b65a:	2a30      	cmp	r2, #48	; 0x30
  40b65c:	f103 33ff 	add.w	r3, r3, #4294967295
  40b660:	d0f8      	beq.n	40b654 <_dtoa_r+0xb6c>
  40b662:	e4f8      	b.n	40b056 <_dtoa_r+0x56e>
  40b664:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40b668:	4654      	mov	r4, sl
  40b66a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40b66e:	f7ff bb47 	b.w	40ad00 <_dtoa_r+0x218>
  40b672:	9e07      	ldr	r6, [sp, #28]
  40b674:	4275      	negs	r5, r6
  40b676:	2d00      	cmp	r5, #0
  40b678:	f000 80c2 	beq.w	40b800 <_dtoa_r+0xd18>
  40b67c:	4ba3      	ldr	r3, [pc, #652]	; (40b90c <_dtoa_r+0xe24>)
  40b67e:	f005 020f 	and.w	r2, r5, #15
  40b682:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40b686:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b68a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40b68e:	f7fc f86f 	bl	407770 <__aeabi_dmul>
  40b692:	112d      	asrs	r5, r5, #4
  40b694:	4682      	mov	sl, r0
  40b696:	468b      	mov	fp, r1
  40b698:	f000 812e 	beq.w	40b8f8 <_dtoa_r+0xe10>
  40b69c:	4e9c      	ldr	r6, [pc, #624]	; (40b910 <_dtoa_r+0xe28>)
  40b69e:	f04f 0802 	mov.w	r8, #2
  40b6a2:	07ea      	lsls	r2, r5, #31
  40b6a4:	d505      	bpl.n	40b6b2 <_dtoa_r+0xbca>
  40b6a6:	e9d6 2300 	ldrd	r2, r3, [r6]
  40b6aa:	f108 0801 	add.w	r8, r8, #1
  40b6ae:	f7fc f85f 	bl	407770 <__aeabi_dmul>
  40b6b2:	106d      	asrs	r5, r5, #1
  40b6b4:	f106 0608 	add.w	r6, r6, #8
  40b6b8:	d1f3      	bne.n	40b6a2 <_dtoa_r+0xbba>
  40b6ba:	4682      	mov	sl, r0
  40b6bc:	468b      	mov	fp, r1
  40b6be:	e5ef      	b.n	40b2a0 <_dtoa_r+0x7b8>
  40b6c0:	9e07      	ldr	r6, [sp, #28]
  40b6c2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b6c4:	2230      	movs	r2, #48	; 0x30
  40b6c6:	702a      	strb	r2, [r5, #0]
  40b6c8:	3601      	adds	r6, #1
  40b6ca:	2231      	movs	r2, #49	; 0x31
  40b6cc:	9607      	str	r6, [sp, #28]
  40b6ce:	701a      	strb	r2, [r3, #0]
  40b6d0:	f7ff bbd7 	b.w	40ae82 <_dtoa_r+0x39a>
  40b6d4:	6871      	ldr	r1, [r6, #4]
  40b6d6:	4620      	mov	r0, r4
  40b6d8:	f001 f978 	bl	40c9cc <_Balloc>
  40b6dc:	6933      	ldr	r3, [r6, #16]
  40b6de:	4605      	mov	r5, r0
  40b6e0:	1c9a      	adds	r2, r3, #2
  40b6e2:	0092      	lsls	r2, r2, #2
  40b6e4:	f106 010c 	add.w	r1, r6, #12
  40b6e8:	300c      	adds	r0, #12
  40b6ea:	f7fc fd71 	bl	4081d0 <memcpy>
  40b6ee:	4620      	mov	r0, r4
  40b6f0:	4629      	mov	r1, r5
  40b6f2:	2201      	movs	r2, #1
  40b6f4:	f001 fb28 	bl	40cd48 <__lshift>
  40b6f8:	4607      	mov	r7, r0
  40b6fa:	e503      	b.n	40b104 <_dtoa_r+0x61c>
  40b6fc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b700:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b704:	f000 80a8 	beq.w	40b858 <_dtoa_r+0xd70>
  40b708:	9d06      	ldr	r5, [sp, #24]
  40b70a:	f10a 0301 	add.w	r3, sl, #1
  40b70e:	702b      	strb	r3, [r5, #0]
  40b710:	4635      	mov	r5, r6
  40b712:	9e06      	ldr	r6, [sp, #24]
  40b714:	f106 0b01 	add.w	fp, r6, #1
  40b718:	463e      	mov	r6, r7
  40b71a:	e49c      	b.n	40b056 <_dtoa_r+0x56e>
  40b71c:	4635      	mov	r5, r6
  40b71e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b722:	463e      	mov	r6, r7
  40b724:	e47b      	b.n	40b01e <_dtoa_r+0x536>
  40b726:	f04f 0800 	mov.w	r8, #0
  40b72a:	4646      	mov	r6, r8
  40b72c:	e70c      	b.n	40b548 <_dtoa_r+0xa60>
  40b72e:	4977      	ldr	r1, [pc, #476]	; (40b90c <_dtoa_r+0xe24>)
  40b730:	f108 35ff 	add.w	r5, r8, #4294967295
  40b734:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40b738:	4632      	mov	r2, r6
  40b73a:	463b      	mov	r3, r7
  40b73c:	e9d1 0100 	ldrd	r0, r1, [r1]
  40b740:	9510      	str	r5, [sp, #64]	; 0x40
  40b742:	f7fc f815 	bl	407770 <__aeabi_dmul>
  40b746:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40b74a:	4659      	mov	r1, fp
  40b74c:	4650      	mov	r0, sl
  40b74e:	f003 fc45 	bl	40efdc <__aeabi_d2iz>
  40b752:	4605      	mov	r5, r0
  40b754:	f7fb ffa6 	bl	4076a4 <__aeabi_i2d>
  40b758:	4602      	mov	r2, r0
  40b75a:	460b      	mov	r3, r1
  40b75c:	4650      	mov	r0, sl
  40b75e:	4659      	mov	r1, fp
  40b760:	f7fb fe52 	bl	407408 <__aeabi_dsub>
  40b764:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40b768:	3530      	adds	r5, #48	; 0x30
  40b76a:	f1b8 0f01 	cmp.w	r8, #1
  40b76e:	4606      	mov	r6, r0
  40b770:	460f      	mov	r7, r1
  40b772:	f88e 5000 	strb.w	r5, [lr]
  40b776:	f10e 0b01 	add.w	fp, lr, #1
  40b77a:	d01e      	beq.n	40b7ba <_dtoa_r+0xcd2>
  40b77c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40b77e:	1e6b      	subs	r3, r5, #1
  40b780:	eb03 0a08 	add.w	sl, r3, r8
  40b784:	2200      	movs	r2, #0
  40b786:	4b63      	ldr	r3, [pc, #396]	; (40b914 <_dtoa_r+0xe2c>)
  40b788:	f7fb fff2 	bl	407770 <__aeabi_dmul>
  40b78c:	460f      	mov	r7, r1
  40b78e:	4606      	mov	r6, r0
  40b790:	f003 fc24 	bl	40efdc <__aeabi_d2iz>
  40b794:	4680      	mov	r8, r0
  40b796:	f7fb ff85 	bl	4076a4 <__aeabi_i2d>
  40b79a:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40b79e:	4602      	mov	r2, r0
  40b7a0:	460b      	mov	r3, r1
  40b7a2:	4630      	mov	r0, r6
  40b7a4:	4639      	mov	r1, r7
  40b7a6:	f7fb fe2f 	bl	407408 <__aeabi_dsub>
  40b7aa:	f805 8f01 	strb.w	r8, [r5, #1]!
  40b7ae:	4555      	cmp	r5, sl
  40b7b0:	d1e8      	bne.n	40b784 <_dtoa_r+0xc9c>
  40b7b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40b7b4:	4606      	mov	r6, r0
  40b7b6:	460f      	mov	r7, r1
  40b7b8:	44ab      	add	fp, r5
  40b7ba:	2200      	movs	r2, #0
  40b7bc:	4b56      	ldr	r3, [pc, #344]	; (40b918 <_dtoa_r+0xe30>)
  40b7be:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40b7c2:	f7fb fe23 	bl	40740c <__adddf3>
  40b7c6:	4632      	mov	r2, r6
  40b7c8:	463b      	mov	r3, r7
  40b7ca:	f003 fbdf 	bl	40ef8c <__aeabi_dcmplt>
  40b7ce:	2800      	cmp	r0, #0
  40b7d0:	d04d      	beq.n	40b86e <_dtoa_r+0xd86>
  40b7d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b7d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b7d6:	9607      	str	r6, [sp, #28]
  40b7d8:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40b7dc:	f7ff bb4a 	b.w	40ae74 <_dtoa_r+0x38c>
  40b7e0:	9e08      	ldr	r6, [sp, #32]
  40b7e2:	2300      	movs	r3, #0
  40b7e4:	ebc9 0506 	rsb	r5, r9, r6
  40b7e8:	f7ff bb75 	b.w	40aed6 <_dtoa_r+0x3ee>
  40b7ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40b7ee:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40b7f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40b7f4:	9d08      	ldr	r5, [sp, #32]
  40b7f6:	f7ff bb6e 	b.w	40aed6 <_dtoa_r+0x3ee>
  40b7fa:	4657      	mov	r7, sl
  40b7fc:	f7ff bbb8 	b.w	40af70 <_dtoa_r+0x488>
  40b800:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40b804:	f04f 0802 	mov.w	r8, #2
  40b808:	e54a      	b.n	40b2a0 <_dtoa_r+0x7b8>
  40b80a:	f1b9 0f00 	cmp.w	r9, #0
  40b80e:	f43f aeae 	beq.w	40b56e <_dtoa_r+0xa86>
  40b812:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40b814:	2e00      	cmp	r6, #0
  40b816:	f77f af28 	ble.w	40b66a <_dtoa_r+0xb82>
  40b81a:	2200      	movs	r2, #0
  40b81c:	4b3d      	ldr	r3, [pc, #244]	; (40b914 <_dtoa_r+0xe2c>)
  40b81e:	4650      	mov	r0, sl
  40b820:	4659      	mov	r1, fp
  40b822:	f7fb ffa5 	bl	407770 <__aeabi_dmul>
  40b826:	4682      	mov	sl, r0
  40b828:	f108 0001 	add.w	r0, r8, #1
  40b82c:	468b      	mov	fp, r1
  40b82e:	f7fb ff39 	bl	4076a4 <__aeabi_i2d>
  40b832:	4602      	mov	r2, r0
  40b834:	460b      	mov	r3, r1
  40b836:	4650      	mov	r0, sl
  40b838:	4659      	mov	r1, fp
  40b83a:	f7fb ff99 	bl	407770 <__aeabi_dmul>
  40b83e:	2200      	movs	r2, #0
  40b840:	4b36      	ldr	r3, [pc, #216]	; (40b91c <_dtoa_r+0xe34>)
  40b842:	f7fb fde3 	bl	40740c <__adddf3>
  40b846:	9d07      	ldr	r5, [sp, #28]
  40b848:	4606      	mov	r6, r0
  40b84a:	3d01      	subs	r5, #1
  40b84c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40b850:	9517      	str	r5, [sp, #92]	; 0x5c
  40b852:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40b856:	e543      	b.n	40b2e0 <_dtoa_r+0x7f8>
  40b858:	4635      	mov	r5, r6
  40b85a:	9b06      	ldr	r3, [sp, #24]
  40b85c:	9e06      	ldr	r6, [sp, #24]
  40b85e:	2239      	movs	r2, #57	; 0x39
  40b860:	7032      	strb	r2, [r6, #0]
  40b862:	f103 0b01 	add.w	fp, r3, #1
  40b866:	463e      	mov	r6, r7
  40b868:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b86a:	f7ff bbee 	b.w	40b04a <_dtoa_r+0x562>
  40b86e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40b872:	2000      	movs	r0, #0
  40b874:	4928      	ldr	r1, [pc, #160]	; (40b918 <_dtoa_r+0xe30>)
  40b876:	f7fb fdc7 	bl	407408 <__aeabi_dsub>
  40b87a:	4632      	mov	r2, r6
  40b87c:	463b      	mov	r3, r7
  40b87e:	f003 fba3 	bl	40efc8 <__aeabi_dcmpgt>
  40b882:	2800      	cmp	r0, #0
  40b884:	f43f aef1 	beq.w	40b66a <_dtoa_r+0xb82>
  40b888:	465b      	mov	r3, fp
  40b88a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b88e:	469b      	mov	fp, r3
  40b890:	2a30      	cmp	r2, #48	; 0x30
  40b892:	f103 33ff 	add.w	r3, r3, #4294967295
  40b896:	d0f8      	beq.n	40b88a <_dtoa_r+0xda2>
  40b898:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40b89a:	9507      	str	r5, [sp, #28]
  40b89c:	f7ff baf1 	b.w	40ae82 <_dtoa_r+0x39a>
  40b8a0:	4645      	mov	r5, r8
  40b8a2:	4654      	mov	r4, sl
  40b8a4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40b8a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b8a8:	9607      	str	r6, [sp, #28]
  40b8aa:	f7ff bae3 	b.w	40ae74 <_dtoa_r+0x38c>
  40b8ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40b8b2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40b8b6:	d0cf      	beq.n	40b858 <_dtoa_r+0xd70>
  40b8b8:	9b03      	ldr	r3, [sp, #12]
  40b8ba:	4635      	mov	r5, r6
  40b8bc:	2b00      	cmp	r3, #0
  40b8be:	9e06      	ldr	r6, [sp, #24]
  40b8c0:	bfc8      	it	gt
  40b8c2:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40b8c6:	f886 a000 	strb.w	sl, [r6]
  40b8ca:	f106 0b01 	add.w	fp, r6, #1
  40b8ce:	463e      	mov	r6, r7
  40b8d0:	f7ff bbc1 	b.w	40b056 <_dtoa_r+0x56e>
  40b8d4:	f47f aea7 	bne.w	40b626 <_dtoa_r+0xb3e>
  40b8d8:	f01a 0f01 	tst.w	sl, #1
  40b8dc:	f43f aea3 	beq.w	40b626 <_dtoa_r+0xb3e>
  40b8e0:	e69b      	b.n	40b61a <_dtoa_r+0xb32>
  40b8e2:	4631      	mov	r1, r6
  40b8e4:	4620      	mov	r0, r4
  40b8e6:	220a      	movs	r2, #10
  40b8e8:	2300      	movs	r3, #0
  40b8ea:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40b8ee:	f001 f89d 	bl	40ca2c <__multadd>
  40b8f2:	4606      	mov	r6, r0
  40b8f4:	f7ff bb6a 	b.w	40afcc <_dtoa_r+0x4e4>
  40b8f8:	f04f 0802 	mov.w	r8, #2
  40b8fc:	e4d0      	b.n	40b2a0 <_dtoa_r+0x7b8>
  40b8fe:	f43f ab50 	beq.w	40afa2 <_dtoa_r+0x4ba>
  40b902:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40b906:	f7ff bbe0 	b.w	40b0ca <_dtoa_r+0x5e2>
  40b90a:	bf00      	nop
  40b90c:	004100b0 	.word	0x004100b0
  40b910:	00410178 	.word	0x00410178
  40b914:	40240000 	.word	0x40240000
  40b918:	3fe00000 	.word	0x3fe00000
  40b91c:	401c0000 	.word	0x401c0000

0040b920 <__sflush_r>:
  40b920:	898b      	ldrh	r3, [r1, #12]
  40b922:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b926:	b29a      	uxth	r2, r3
  40b928:	460d      	mov	r5, r1
  40b92a:	0711      	lsls	r1, r2, #28
  40b92c:	4680      	mov	r8, r0
  40b92e:	d43c      	bmi.n	40b9aa <__sflush_r+0x8a>
  40b930:	686a      	ldr	r2, [r5, #4]
  40b932:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40b936:	2a00      	cmp	r2, #0
  40b938:	81ab      	strh	r3, [r5, #12]
  40b93a:	dd59      	ble.n	40b9f0 <__sflush_r+0xd0>
  40b93c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40b93e:	2c00      	cmp	r4, #0
  40b940:	d04b      	beq.n	40b9da <__sflush_r+0xba>
  40b942:	b29b      	uxth	r3, r3
  40b944:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40b948:	2100      	movs	r1, #0
  40b94a:	b292      	uxth	r2, r2
  40b94c:	f8d8 6000 	ldr.w	r6, [r8]
  40b950:	f8c8 1000 	str.w	r1, [r8]
  40b954:	2a00      	cmp	r2, #0
  40b956:	d04f      	beq.n	40b9f8 <__sflush_r+0xd8>
  40b958:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40b95a:	075f      	lsls	r7, r3, #29
  40b95c:	d505      	bpl.n	40b96a <__sflush_r+0x4a>
  40b95e:	6869      	ldr	r1, [r5, #4]
  40b960:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40b962:	1a52      	subs	r2, r2, r1
  40b964:	b10b      	cbz	r3, 40b96a <__sflush_r+0x4a>
  40b966:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40b968:	1ad2      	subs	r2, r2, r3
  40b96a:	4640      	mov	r0, r8
  40b96c:	69e9      	ldr	r1, [r5, #28]
  40b96e:	2300      	movs	r3, #0
  40b970:	47a0      	blx	r4
  40b972:	1c44      	adds	r4, r0, #1
  40b974:	d04a      	beq.n	40ba0c <__sflush_r+0xec>
  40b976:	89ab      	ldrh	r3, [r5, #12]
  40b978:	692a      	ldr	r2, [r5, #16]
  40b97a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40b97e:	b29b      	uxth	r3, r3
  40b980:	2100      	movs	r1, #0
  40b982:	602a      	str	r2, [r5, #0]
  40b984:	04da      	lsls	r2, r3, #19
  40b986:	81ab      	strh	r3, [r5, #12]
  40b988:	6069      	str	r1, [r5, #4]
  40b98a:	d44c      	bmi.n	40ba26 <__sflush_r+0x106>
  40b98c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40b98e:	f8c8 6000 	str.w	r6, [r8]
  40b992:	b311      	cbz	r1, 40b9da <__sflush_r+0xba>
  40b994:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40b998:	4299      	cmp	r1, r3
  40b99a:	d002      	beq.n	40b9a2 <__sflush_r+0x82>
  40b99c:	4640      	mov	r0, r8
  40b99e:	f000 f9c3 	bl	40bd28 <_free_r>
  40b9a2:	2000      	movs	r0, #0
  40b9a4:	6328      	str	r0, [r5, #48]	; 0x30
  40b9a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b9aa:	692e      	ldr	r6, [r5, #16]
  40b9ac:	b1ae      	cbz	r6, 40b9da <__sflush_r+0xba>
  40b9ae:	0791      	lsls	r1, r2, #30
  40b9b0:	682c      	ldr	r4, [r5, #0]
  40b9b2:	bf0c      	ite	eq
  40b9b4:	696b      	ldreq	r3, [r5, #20]
  40b9b6:	2300      	movne	r3, #0
  40b9b8:	602e      	str	r6, [r5, #0]
  40b9ba:	1ba4      	subs	r4, r4, r6
  40b9bc:	60ab      	str	r3, [r5, #8]
  40b9be:	e00a      	b.n	40b9d6 <__sflush_r+0xb6>
  40b9c0:	4632      	mov	r2, r6
  40b9c2:	4623      	mov	r3, r4
  40b9c4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40b9c6:	4640      	mov	r0, r8
  40b9c8:	69e9      	ldr	r1, [r5, #28]
  40b9ca:	47b8      	blx	r7
  40b9cc:	2800      	cmp	r0, #0
  40b9ce:	ebc0 0404 	rsb	r4, r0, r4
  40b9d2:	4406      	add	r6, r0
  40b9d4:	dd04      	ble.n	40b9e0 <__sflush_r+0xc0>
  40b9d6:	2c00      	cmp	r4, #0
  40b9d8:	dcf2      	bgt.n	40b9c0 <__sflush_r+0xa0>
  40b9da:	2000      	movs	r0, #0
  40b9dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b9e0:	89ab      	ldrh	r3, [r5, #12]
  40b9e2:	f04f 30ff 	mov.w	r0, #4294967295
  40b9e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40b9ea:	81ab      	strh	r3, [r5, #12]
  40b9ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b9f0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40b9f2:	2a00      	cmp	r2, #0
  40b9f4:	dca2      	bgt.n	40b93c <__sflush_r+0x1c>
  40b9f6:	e7f0      	b.n	40b9da <__sflush_r+0xba>
  40b9f8:	2301      	movs	r3, #1
  40b9fa:	4640      	mov	r0, r8
  40b9fc:	69e9      	ldr	r1, [r5, #28]
  40b9fe:	47a0      	blx	r4
  40ba00:	1c43      	adds	r3, r0, #1
  40ba02:	4602      	mov	r2, r0
  40ba04:	d01e      	beq.n	40ba44 <__sflush_r+0x124>
  40ba06:	89ab      	ldrh	r3, [r5, #12]
  40ba08:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40ba0a:	e7a6      	b.n	40b95a <__sflush_r+0x3a>
  40ba0c:	f8d8 3000 	ldr.w	r3, [r8]
  40ba10:	b95b      	cbnz	r3, 40ba2a <__sflush_r+0x10a>
  40ba12:	89aa      	ldrh	r2, [r5, #12]
  40ba14:	6929      	ldr	r1, [r5, #16]
  40ba16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40ba1a:	b292      	uxth	r2, r2
  40ba1c:	606b      	str	r3, [r5, #4]
  40ba1e:	04d3      	lsls	r3, r2, #19
  40ba20:	81aa      	strh	r2, [r5, #12]
  40ba22:	6029      	str	r1, [r5, #0]
  40ba24:	d5b2      	bpl.n	40b98c <__sflush_r+0x6c>
  40ba26:	6528      	str	r0, [r5, #80]	; 0x50
  40ba28:	e7b0      	b.n	40b98c <__sflush_r+0x6c>
  40ba2a:	2b1d      	cmp	r3, #29
  40ba2c:	d001      	beq.n	40ba32 <__sflush_r+0x112>
  40ba2e:	2b16      	cmp	r3, #22
  40ba30:	d113      	bne.n	40ba5a <__sflush_r+0x13a>
  40ba32:	89a9      	ldrh	r1, [r5, #12]
  40ba34:	692b      	ldr	r3, [r5, #16]
  40ba36:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40ba3a:	2200      	movs	r2, #0
  40ba3c:	81a9      	strh	r1, [r5, #12]
  40ba3e:	602b      	str	r3, [r5, #0]
  40ba40:	606a      	str	r2, [r5, #4]
  40ba42:	e7a3      	b.n	40b98c <__sflush_r+0x6c>
  40ba44:	f8d8 3000 	ldr.w	r3, [r8]
  40ba48:	2b00      	cmp	r3, #0
  40ba4a:	d0dc      	beq.n	40ba06 <__sflush_r+0xe6>
  40ba4c:	2b1d      	cmp	r3, #29
  40ba4e:	d001      	beq.n	40ba54 <__sflush_r+0x134>
  40ba50:	2b16      	cmp	r3, #22
  40ba52:	d1c5      	bne.n	40b9e0 <__sflush_r+0xc0>
  40ba54:	f8c8 6000 	str.w	r6, [r8]
  40ba58:	e7bf      	b.n	40b9da <__sflush_r+0xba>
  40ba5a:	89ab      	ldrh	r3, [r5, #12]
  40ba5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ba60:	81ab      	strh	r3, [r5, #12]
  40ba62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ba66:	bf00      	nop

0040ba68 <_fflush_r>:
  40ba68:	b510      	push	{r4, lr}
  40ba6a:	4604      	mov	r4, r0
  40ba6c:	b082      	sub	sp, #8
  40ba6e:	b108      	cbz	r0, 40ba74 <_fflush_r+0xc>
  40ba70:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40ba72:	b153      	cbz	r3, 40ba8a <_fflush_r+0x22>
  40ba74:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40ba78:	b908      	cbnz	r0, 40ba7e <_fflush_r+0x16>
  40ba7a:	b002      	add	sp, #8
  40ba7c:	bd10      	pop	{r4, pc}
  40ba7e:	4620      	mov	r0, r4
  40ba80:	b002      	add	sp, #8
  40ba82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40ba86:	f7ff bf4b 	b.w	40b920 <__sflush_r>
  40ba8a:	9101      	str	r1, [sp, #4]
  40ba8c:	f000 f808 	bl	40baa0 <__sinit>
  40ba90:	9901      	ldr	r1, [sp, #4]
  40ba92:	e7ef      	b.n	40ba74 <_fflush_r+0xc>

0040ba94 <_cleanup_r>:
  40ba94:	4901      	ldr	r1, [pc, #4]	; (40ba9c <_cleanup_r+0x8>)
  40ba96:	f000 bb9f 	b.w	40c1d8 <_fwalk>
  40ba9a:	bf00      	nop
  40ba9c:	0040ee21 	.word	0x0040ee21

0040baa0 <__sinit>:
  40baa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40baa4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40baa6:	b083      	sub	sp, #12
  40baa8:	4607      	mov	r7, r0
  40baaa:	2c00      	cmp	r4, #0
  40baac:	d165      	bne.n	40bb7a <__sinit+0xda>
  40baae:	687d      	ldr	r5, [r7, #4]
  40bab0:	4833      	ldr	r0, [pc, #204]	; (40bb80 <__sinit+0xe0>)
  40bab2:	2304      	movs	r3, #4
  40bab4:	2103      	movs	r1, #3
  40bab6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40baba:	63f8      	str	r0, [r7, #60]	; 0x3c
  40babc:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40bac0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40bac4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40bac8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40bacc:	81ab      	strh	r3, [r5, #12]
  40bace:	602c      	str	r4, [r5, #0]
  40bad0:	606c      	str	r4, [r5, #4]
  40bad2:	60ac      	str	r4, [r5, #8]
  40bad4:	666c      	str	r4, [r5, #100]	; 0x64
  40bad6:	81ec      	strh	r4, [r5, #14]
  40bad8:	612c      	str	r4, [r5, #16]
  40bada:	616c      	str	r4, [r5, #20]
  40badc:	61ac      	str	r4, [r5, #24]
  40bade:	4621      	mov	r1, r4
  40bae0:	2208      	movs	r2, #8
  40bae2:	f7fc fbeb 	bl	4082bc <memset>
  40bae6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40bb84 <__sinit+0xe4>
  40baea:	68be      	ldr	r6, [r7, #8]
  40baec:	f8df a098 	ldr.w	sl, [pc, #152]	; 40bb88 <__sinit+0xe8>
  40baf0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40bb8c <__sinit+0xec>
  40baf4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40bb90 <__sinit+0xf0>
  40baf8:	2301      	movs	r3, #1
  40bafa:	2209      	movs	r2, #9
  40bafc:	61ed      	str	r5, [r5, #28]
  40bafe:	f8c5 b020 	str.w	fp, [r5, #32]
  40bb02:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40bb06:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40bb0a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40bb0e:	4621      	mov	r1, r4
  40bb10:	81f3      	strh	r3, [r6, #14]
  40bb12:	81b2      	strh	r2, [r6, #12]
  40bb14:	6034      	str	r4, [r6, #0]
  40bb16:	6074      	str	r4, [r6, #4]
  40bb18:	60b4      	str	r4, [r6, #8]
  40bb1a:	6674      	str	r4, [r6, #100]	; 0x64
  40bb1c:	6134      	str	r4, [r6, #16]
  40bb1e:	6174      	str	r4, [r6, #20]
  40bb20:	61b4      	str	r4, [r6, #24]
  40bb22:	2208      	movs	r2, #8
  40bb24:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40bb28:	9301      	str	r3, [sp, #4]
  40bb2a:	f7fc fbc7 	bl	4082bc <memset>
  40bb2e:	68fd      	ldr	r5, [r7, #12]
  40bb30:	2012      	movs	r0, #18
  40bb32:	2202      	movs	r2, #2
  40bb34:	61f6      	str	r6, [r6, #28]
  40bb36:	f8c6 b020 	str.w	fp, [r6, #32]
  40bb3a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40bb3e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40bb42:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40bb46:	4621      	mov	r1, r4
  40bb48:	81a8      	strh	r0, [r5, #12]
  40bb4a:	81ea      	strh	r2, [r5, #14]
  40bb4c:	602c      	str	r4, [r5, #0]
  40bb4e:	606c      	str	r4, [r5, #4]
  40bb50:	60ac      	str	r4, [r5, #8]
  40bb52:	666c      	str	r4, [r5, #100]	; 0x64
  40bb54:	612c      	str	r4, [r5, #16]
  40bb56:	616c      	str	r4, [r5, #20]
  40bb58:	61ac      	str	r4, [r5, #24]
  40bb5a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40bb5e:	2208      	movs	r2, #8
  40bb60:	f7fc fbac 	bl	4082bc <memset>
  40bb64:	9b01      	ldr	r3, [sp, #4]
  40bb66:	61ed      	str	r5, [r5, #28]
  40bb68:	f8c5 b020 	str.w	fp, [r5, #32]
  40bb6c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40bb70:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40bb74:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40bb78:	63bb      	str	r3, [r7, #56]	; 0x38
  40bb7a:	b003      	add	sp, #12
  40bb7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bb80:	0040ba95 	.word	0x0040ba95
  40bb84:	0040d415 	.word	0x0040d415
  40bb88:	0040d439 	.word	0x0040d439
  40bb8c:	0040d471 	.word	0x0040d471
  40bb90:	0040d491 	.word	0x0040d491

0040bb94 <__sfp_lock_acquire>:
  40bb94:	4770      	bx	lr
  40bb96:	bf00      	nop

0040bb98 <__sfp_lock_release>:
  40bb98:	4770      	bx	lr
  40bb9a:	bf00      	nop

0040bb9c <__libc_fini_array>:
  40bb9c:	b538      	push	{r3, r4, r5, lr}
  40bb9e:	4d09      	ldr	r5, [pc, #36]	; (40bbc4 <__libc_fini_array+0x28>)
  40bba0:	4c09      	ldr	r4, [pc, #36]	; (40bbc8 <__libc_fini_array+0x2c>)
  40bba2:	1b64      	subs	r4, r4, r5
  40bba4:	10a4      	asrs	r4, r4, #2
  40bba6:	bf18      	it	ne
  40bba8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40bbac:	d005      	beq.n	40bbba <__libc_fini_array+0x1e>
  40bbae:	3c01      	subs	r4, #1
  40bbb0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40bbb4:	4798      	blx	r3
  40bbb6:	2c00      	cmp	r4, #0
  40bbb8:	d1f9      	bne.n	40bbae <__libc_fini_array+0x12>
  40bbba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40bbbe:	f004 bb0f 	b.w	4101e0 <_fini>
  40bbc2:	bf00      	nop
  40bbc4:	004101ec 	.word	0x004101ec
  40bbc8:	004101f0 	.word	0x004101f0

0040bbcc <_fputwc_r>:
  40bbcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bbd0:	8993      	ldrh	r3, [r2, #12]
  40bbd2:	460f      	mov	r7, r1
  40bbd4:	0499      	lsls	r1, r3, #18
  40bbd6:	b082      	sub	sp, #8
  40bbd8:	4614      	mov	r4, r2
  40bbda:	4680      	mov	r8, r0
  40bbdc:	d406      	bmi.n	40bbec <_fputwc_r+0x20>
  40bbde:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40bbe0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40bbe4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40bbe8:	81a3      	strh	r3, [r4, #12]
  40bbea:	6662      	str	r2, [r4, #100]	; 0x64
  40bbec:	f000 fb1c 	bl	40c228 <__locale_mb_cur_max>
  40bbf0:	2801      	cmp	r0, #1
  40bbf2:	d03e      	beq.n	40bc72 <_fputwc_r+0xa6>
  40bbf4:	463a      	mov	r2, r7
  40bbf6:	4640      	mov	r0, r8
  40bbf8:	a901      	add	r1, sp, #4
  40bbfa:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40bbfe:	f002 ffef 	bl	40ebe0 <_wcrtomb_r>
  40bc02:	1c42      	adds	r2, r0, #1
  40bc04:	4606      	mov	r6, r0
  40bc06:	d02d      	beq.n	40bc64 <_fputwc_r+0x98>
  40bc08:	2800      	cmp	r0, #0
  40bc0a:	d03a      	beq.n	40bc82 <_fputwc_r+0xb6>
  40bc0c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40bc10:	2500      	movs	r5, #0
  40bc12:	e009      	b.n	40bc28 <_fputwc_r+0x5c>
  40bc14:	6823      	ldr	r3, [r4, #0]
  40bc16:	7019      	strb	r1, [r3, #0]
  40bc18:	6823      	ldr	r3, [r4, #0]
  40bc1a:	3301      	adds	r3, #1
  40bc1c:	6023      	str	r3, [r4, #0]
  40bc1e:	3501      	adds	r5, #1
  40bc20:	42b5      	cmp	r5, r6
  40bc22:	d22e      	bcs.n	40bc82 <_fputwc_r+0xb6>
  40bc24:	ab01      	add	r3, sp, #4
  40bc26:	5ce9      	ldrb	r1, [r5, r3]
  40bc28:	68a3      	ldr	r3, [r4, #8]
  40bc2a:	3b01      	subs	r3, #1
  40bc2c:	2b00      	cmp	r3, #0
  40bc2e:	60a3      	str	r3, [r4, #8]
  40bc30:	daf0      	bge.n	40bc14 <_fputwc_r+0x48>
  40bc32:	69a2      	ldr	r2, [r4, #24]
  40bc34:	4293      	cmp	r3, r2
  40bc36:	db06      	blt.n	40bc46 <_fputwc_r+0x7a>
  40bc38:	6823      	ldr	r3, [r4, #0]
  40bc3a:	7019      	strb	r1, [r3, #0]
  40bc3c:	6823      	ldr	r3, [r4, #0]
  40bc3e:	7819      	ldrb	r1, [r3, #0]
  40bc40:	3301      	adds	r3, #1
  40bc42:	290a      	cmp	r1, #10
  40bc44:	d1ea      	bne.n	40bc1c <_fputwc_r+0x50>
  40bc46:	4640      	mov	r0, r8
  40bc48:	4622      	mov	r2, r4
  40bc4a:	f002 ff75 	bl	40eb38 <__swbuf_r>
  40bc4e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40bc52:	4258      	negs	r0, r3
  40bc54:	4158      	adcs	r0, r3
  40bc56:	2800      	cmp	r0, #0
  40bc58:	d0e1      	beq.n	40bc1e <_fputwc_r+0x52>
  40bc5a:	f04f 30ff 	mov.w	r0, #4294967295
  40bc5e:	b002      	add	sp, #8
  40bc60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bc64:	89a3      	ldrh	r3, [r4, #12]
  40bc66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bc6a:	81a3      	strh	r3, [r4, #12]
  40bc6c:	b002      	add	sp, #8
  40bc6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bc72:	1e7b      	subs	r3, r7, #1
  40bc74:	2bfe      	cmp	r3, #254	; 0xfe
  40bc76:	d8bd      	bhi.n	40bbf4 <_fputwc_r+0x28>
  40bc78:	b2f9      	uxtb	r1, r7
  40bc7a:	4606      	mov	r6, r0
  40bc7c:	f88d 1004 	strb.w	r1, [sp, #4]
  40bc80:	e7c6      	b.n	40bc10 <_fputwc_r+0x44>
  40bc82:	4638      	mov	r0, r7
  40bc84:	b002      	add	sp, #8
  40bc86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bc8a:	bf00      	nop

0040bc8c <_malloc_trim_r>:
  40bc8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40bc8e:	4d23      	ldr	r5, [pc, #140]	; (40bd1c <_malloc_trim_r+0x90>)
  40bc90:	460f      	mov	r7, r1
  40bc92:	4604      	mov	r4, r0
  40bc94:	f000 fe96 	bl	40c9c4 <__malloc_lock>
  40bc98:	68ab      	ldr	r3, [r5, #8]
  40bc9a:	685e      	ldr	r6, [r3, #4]
  40bc9c:	f026 0603 	bic.w	r6, r6, #3
  40bca0:	1bf1      	subs	r1, r6, r7
  40bca2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40bca6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40bcaa:	f021 010f 	bic.w	r1, r1, #15
  40bcae:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40bcb2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40bcb6:	db07      	blt.n	40bcc8 <_malloc_trim_r+0x3c>
  40bcb8:	4620      	mov	r0, r4
  40bcba:	2100      	movs	r1, #0
  40bcbc:	f001 fb98 	bl	40d3f0 <_sbrk_r>
  40bcc0:	68ab      	ldr	r3, [r5, #8]
  40bcc2:	4433      	add	r3, r6
  40bcc4:	4298      	cmp	r0, r3
  40bcc6:	d004      	beq.n	40bcd2 <_malloc_trim_r+0x46>
  40bcc8:	4620      	mov	r0, r4
  40bcca:	f000 fe7d 	bl	40c9c8 <__malloc_unlock>
  40bcce:	2000      	movs	r0, #0
  40bcd0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bcd2:	4620      	mov	r0, r4
  40bcd4:	4279      	negs	r1, r7
  40bcd6:	f001 fb8b 	bl	40d3f0 <_sbrk_r>
  40bcda:	3001      	adds	r0, #1
  40bcdc:	d00d      	beq.n	40bcfa <_malloc_trim_r+0x6e>
  40bcde:	4b10      	ldr	r3, [pc, #64]	; (40bd20 <_malloc_trim_r+0x94>)
  40bce0:	68aa      	ldr	r2, [r5, #8]
  40bce2:	6819      	ldr	r1, [r3, #0]
  40bce4:	1bf6      	subs	r6, r6, r7
  40bce6:	f046 0601 	orr.w	r6, r6, #1
  40bcea:	4620      	mov	r0, r4
  40bcec:	1bc9      	subs	r1, r1, r7
  40bcee:	6056      	str	r6, [r2, #4]
  40bcf0:	6019      	str	r1, [r3, #0]
  40bcf2:	f000 fe69 	bl	40c9c8 <__malloc_unlock>
  40bcf6:	2001      	movs	r0, #1
  40bcf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40bcfa:	4620      	mov	r0, r4
  40bcfc:	2100      	movs	r1, #0
  40bcfe:	f001 fb77 	bl	40d3f0 <_sbrk_r>
  40bd02:	68ab      	ldr	r3, [r5, #8]
  40bd04:	1ac2      	subs	r2, r0, r3
  40bd06:	2a0f      	cmp	r2, #15
  40bd08:	ddde      	ble.n	40bcc8 <_malloc_trim_r+0x3c>
  40bd0a:	4d06      	ldr	r5, [pc, #24]	; (40bd24 <_malloc_trim_r+0x98>)
  40bd0c:	4904      	ldr	r1, [pc, #16]	; (40bd20 <_malloc_trim_r+0x94>)
  40bd0e:	682d      	ldr	r5, [r5, #0]
  40bd10:	f042 0201 	orr.w	r2, r2, #1
  40bd14:	1b40      	subs	r0, r0, r5
  40bd16:	605a      	str	r2, [r3, #4]
  40bd18:	6008      	str	r0, [r1, #0]
  40bd1a:	e7d5      	b.n	40bcc8 <_malloc_trim_r+0x3c>
  40bd1c:	200005c0 	.word	0x200005c0
  40bd20:	20003f7c 	.word	0x20003f7c
  40bd24:	200009cc 	.word	0x200009cc

0040bd28 <_free_r>:
  40bd28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40bd2c:	460d      	mov	r5, r1
  40bd2e:	4606      	mov	r6, r0
  40bd30:	2900      	cmp	r1, #0
  40bd32:	d055      	beq.n	40bde0 <_free_r+0xb8>
  40bd34:	f000 fe46 	bl	40c9c4 <__malloc_lock>
  40bd38:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40bd3c:	f8df c170 	ldr.w	ip, [pc, #368]	; 40beb0 <_free_r+0x188>
  40bd40:	f1a5 0408 	sub.w	r4, r5, #8
  40bd44:	f021 0301 	bic.w	r3, r1, #1
  40bd48:	18e2      	adds	r2, r4, r3
  40bd4a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40bd4e:	6857      	ldr	r7, [r2, #4]
  40bd50:	4290      	cmp	r0, r2
  40bd52:	f027 0703 	bic.w	r7, r7, #3
  40bd56:	d068      	beq.n	40be2a <_free_r+0x102>
  40bd58:	f011 0101 	ands.w	r1, r1, #1
  40bd5c:	6057      	str	r7, [r2, #4]
  40bd5e:	d032      	beq.n	40bdc6 <_free_r+0x9e>
  40bd60:	2100      	movs	r1, #0
  40bd62:	19d0      	adds	r0, r2, r7
  40bd64:	6840      	ldr	r0, [r0, #4]
  40bd66:	07c0      	lsls	r0, r0, #31
  40bd68:	d406      	bmi.n	40bd78 <_free_r+0x50>
  40bd6a:	443b      	add	r3, r7
  40bd6c:	6890      	ldr	r0, [r2, #8]
  40bd6e:	2900      	cmp	r1, #0
  40bd70:	d04d      	beq.n	40be0e <_free_r+0xe6>
  40bd72:	68d2      	ldr	r2, [r2, #12]
  40bd74:	60c2      	str	r2, [r0, #12]
  40bd76:	6090      	str	r0, [r2, #8]
  40bd78:	f043 0201 	orr.w	r2, r3, #1
  40bd7c:	6062      	str	r2, [r4, #4]
  40bd7e:	50e3      	str	r3, [r4, r3]
  40bd80:	b9e1      	cbnz	r1, 40bdbc <_free_r+0x94>
  40bd82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40bd86:	d32d      	bcc.n	40bde4 <_free_r+0xbc>
  40bd88:	0a5a      	lsrs	r2, r3, #9
  40bd8a:	2a04      	cmp	r2, #4
  40bd8c:	d869      	bhi.n	40be62 <_free_r+0x13a>
  40bd8e:	0998      	lsrs	r0, r3, #6
  40bd90:	3038      	adds	r0, #56	; 0x38
  40bd92:	0041      	lsls	r1, r0, #1
  40bd94:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40bd98:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40bd9c:	4944      	ldr	r1, [pc, #272]	; (40beb0 <_free_r+0x188>)
  40bd9e:	4562      	cmp	r2, ip
  40bda0:	d065      	beq.n	40be6e <_free_r+0x146>
  40bda2:	6851      	ldr	r1, [r2, #4]
  40bda4:	f021 0103 	bic.w	r1, r1, #3
  40bda8:	428b      	cmp	r3, r1
  40bdaa:	d202      	bcs.n	40bdb2 <_free_r+0x8a>
  40bdac:	6892      	ldr	r2, [r2, #8]
  40bdae:	4594      	cmp	ip, r2
  40bdb0:	d1f7      	bne.n	40bda2 <_free_r+0x7a>
  40bdb2:	68d3      	ldr	r3, [r2, #12]
  40bdb4:	60e3      	str	r3, [r4, #12]
  40bdb6:	60a2      	str	r2, [r4, #8]
  40bdb8:	609c      	str	r4, [r3, #8]
  40bdba:	60d4      	str	r4, [r2, #12]
  40bdbc:	4630      	mov	r0, r6
  40bdbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40bdc2:	f000 be01 	b.w	40c9c8 <__malloc_unlock>
  40bdc6:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40bdca:	f10c 0808 	add.w	r8, ip, #8
  40bdce:	1b64      	subs	r4, r4, r5
  40bdd0:	68a0      	ldr	r0, [r4, #8]
  40bdd2:	442b      	add	r3, r5
  40bdd4:	4540      	cmp	r0, r8
  40bdd6:	d042      	beq.n	40be5e <_free_r+0x136>
  40bdd8:	68e5      	ldr	r5, [r4, #12]
  40bdda:	60c5      	str	r5, [r0, #12]
  40bddc:	60a8      	str	r0, [r5, #8]
  40bdde:	e7c0      	b.n	40bd62 <_free_r+0x3a>
  40bde0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40bde4:	08db      	lsrs	r3, r3, #3
  40bde6:	109a      	asrs	r2, r3, #2
  40bde8:	2001      	movs	r0, #1
  40bdea:	4090      	lsls	r0, r2
  40bdec:	f8dc 1004 	ldr.w	r1, [ip, #4]
  40bdf0:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40bdf4:	689a      	ldr	r2, [r3, #8]
  40bdf6:	4301      	orrs	r1, r0
  40bdf8:	60a2      	str	r2, [r4, #8]
  40bdfa:	60e3      	str	r3, [r4, #12]
  40bdfc:	f8cc 1004 	str.w	r1, [ip, #4]
  40be00:	4630      	mov	r0, r6
  40be02:	609c      	str	r4, [r3, #8]
  40be04:	60d4      	str	r4, [r2, #12]
  40be06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40be0a:	f000 bddd 	b.w	40c9c8 <__malloc_unlock>
  40be0e:	4d29      	ldr	r5, [pc, #164]	; (40beb4 <_free_r+0x18c>)
  40be10:	42a8      	cmp	r0, r5
  40be12:	d1ae      	bne.n	40bd72 <_free_r+0x4a>
  40be14:	f043 0201 	orr.w	r2, r3, #1
  40be18:	f8cc 4014 	str.w	r4, [ip, #20]
  40be1c:	f8cc 4010 	str.w	r4, [ip, #16]
  40be20:	60e0      	str	r0, [r4, #12]
  40be22:	60a0      	str	r0, [r4, #8]
  40be24:	6062      	str	r2, [r4, #4]
  40be26:	50e3      	str	r3, [r4, r3]
  40be28:	e7c8      	b.n	40bdbc <_free_r+0x94>
  40be2a:	441f      	add	r7, r3
  40be2c:	07cb      	lsls	r3, r1, #31
  40be2e:	d407      	bmi.n	40be40 <_free_r+0x118>
  40be30:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40be34:	1a64      	subs	r4, r4, r1
  40be36:	68e3      	ldr	r3, [r4, #12]
  40be38:	68a2      	ldr	r2, [r4, #8]
  40be3a:	440f      	add	r7, r1
  40be3c:	60d3      	str	r3, [r2, #12]
  40be3e:	609a      	str	r2, [r3, #8]
  40be40:	4b1d      	ldr	r3, [pc, #116]	; (40beb8 <_free_r+0x190>)
  40be42:	f047 0201 	orr.w	r2, r7, #1
  40be46:	681b      	ldr	r3, [r3, #0]
  40be48:	6062      	str	r2, [r4, #4]
  40be4a:	429f      	cmp	r7, r3
  40be4c:	f8cc 4008 	str.w	r4, [ip, #8]
  40be50:	d3b4      	bcc.n	40bdbc <_free_r+0x94>
  40be52:	4b1a      	ldr	r3, [pc, #104]	; (40bebc <_free_r+0x194>)
  40be54:	4630      	mov	r0, r6
  40be56:	6819      	ldr	r1, [r3, #0]
  40be58:	f7ff ff18 	bl	40bc8c <_malloc_trim_r>
  40be5c:	e7ae      	b.n	40bdbc <_free_r+0x94>
  40be5e:	2101      	movs	r1, #1
  40be60:	e77f      	b.n	40bd62 <_free_r+0x3a>
  40be62:	2a14      	cmp	r2, #20
  40be64:	d80b      	bhi.n	40be7e <_free_r+0x156>
  40be66:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  40be6a:	0041      	lsls	r1, r0, #1
  40be6c:	e792      	b.n	40bd94 <_free_r+0x6c>
  40be6e:	1080      	asrs	r0, r0, #2
  40be70:	2501      	movs	r5, #1
  40be72:	4085      	lsls	r5, r0
  40be74:	6848      	ldr	r0, [r1, #4]
  40be76:	4613      	mov	r3, r2
  40be78:	4328      	orrs	r0, r5
  40be7a:	6048      	str	r0, [r1, #4]
  40be7c:	e79a      	b.n	40bdb4 <_free_r+0x8c>
  40be7e:	2a54      	cmp	r2, #84	; 0x54
  40be80:	d803      	bhi.n	40be8a <_free_r+0x162>
  40be82:	0b18      	lsrs	r0, r3, #12
  40be84:	306e      	adds	r0, #110	; 0x6e
  40be86:	0041      	lsls	r1, r0, #1
  40be88:	e784      	b.n	40bd94 <_free_r+0x6c>
  40be8a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40be8e:	d803      	bhi.n	40be98 <_free_r+0x170>
  40be90:	0bd8      	lsrs	r0, r3, #15
  40be92:	3077      	adds	r0, #119	; 0x77
  40be94:	0041      	lsls	r1, r0, #1
  40be96:	e77d      	b.n	40bd94 <_free_r+0x6c>
  40be98:	f240 5154 	movw	r1, #1364	; 0x554
  40be9c:	428a      	cmp	r2, r1
  40be9e:	d803      	bhi.n	40bea8 <_free_r+0x180>
  40bea0:	0c98      	lsrs	r0, r3, #18
  40bea2:	307c      	adds	r0, #124	; 0x7c
  40bea4:	0041      	lsls	r1, r0, #1
  40bea6:	e775      	b.n	40bd94 <_free_r+0x6c>
  40bea8:	21fc      	movs	r1, #252	; 0xfc
  40beaa:	207e      	movs	r0, #126	; 0x7e
  40beac:	e772      	b.n	40bd94 <_free_r+0x6c>
  40beae:	bf00      	nop
  40beb0:	200005c0 	.word	0x200005c0
  40beb4:	200005c8 	.word	0x200005c8
  40beb8:	200009c8 	.word	0x200009c8
  40bebc:	20003f78 	.word	0x20003f78

0040bec0 <__sfvwrite_r>:
  40bec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bec4:	6893      	ldr	r3, [r2, #8]
  40bec6:	b083      	sub	sp, #12
  40bec8:	4616      	mov	r6, r2
  40beca:	4681      	mov	r9, r0
  40becc:	460c      	mov	r4, r1
  40bece:	b32b      	cbz	r3, 40bf1c <__sfvwrite_r+0x5c>
  40bed0:	898b      	ldrh	r3, [r1, #12]
  40bed2:	0719      	lsls	r1, r3, #28
  40bed4:	d526      	bpl.n	40bf24 <__sfvwrite_r+0x64>
  40bed6:	6922      	ldr	r2, [r4, #16]
  40bed8:	b322      	cbz	r2, 40bf24 <__sfvwrite_r+0x64>
  40beda:	f003 0202 	and.w	r2, r3, #2
  40bede:	b292      	uxth	r2, r2
  40bee0:	6835      	ldr	r5, [r6, #0]
  40bee2:	2a00      	cmp	r2, #0
  40bee4:	d02c      	beq.n	40bf40 <__sfvwrite_r+0x80>
  40bee6:	f04f 0a00 	mov.w	sl, #0
  40beea:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 40c1d4 <__sfvwrite_r+0x314>
  40beee:	46d0      	mov	r8, sl
  40bef0:	45d8      	cmp	r8, fp
  40bef2:	bf34      	ite	cc
  40bef4:	4643      	movcc	r3, r8
  40bef6:	465b      	movcs	r3, fp
  40bef8:	4652      	mov	r2, sl
  40befa:	4648      	mov	r0, r9
  40befc:	f1b8 0f00 	cmp.w	r8, #0
  40bf00:	d04f      	beq.n	40bfa2 <__sfvwrite_r+0xe2>
  40bf02:	69e1      	ldr	r1, [r4, #28]
  40bf04:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40bf06:	47b8      	blx	r7
  40bf08:	2800      	cmp	r0, #0
  40bf0a:	dd56      	ble.n	40bfba <__sfvwrite_r+0xfa>
  40bf0c:	68b3      	ldr	r3, [r6, #8]
  40bf0e:	4482      	add	sl, r0
  40bf10:	1a1b      	subs	r3, r3, r0
  40bf12:	ebc0 0808 	rsb	r8, r0, r8
  40bf16:	60b3      	str	r3, [r6, #8]
  40bf18:	2b00      	cmp	r3, #0
  40bf1a:	d1e9      	bne.n	40bef0 <__sfvwrite_r+0x30>
  40bf1c:	2000      	movs	r0, #0
  40bf1e:	b003      	add	sp, #12
  40bf20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bf24:	4648      	mov	r0, r9
  40bf26:	4621      	mov	r1, r4
  40bf28:	f7fe fcd0 	bl	40a8cc <__swsetup_r>
  40bf2c:	2800      	cmp	r0, #0
  40bf2e:	f040 8148 	bne.w	40c1c2 <__sfvwrite_r+0x302>
  40bf32:	89a3      	ldrh	r3, [r4, #12]
  40bf34:	6835      	ldr	r5, [r6, #0]
  40bf36:	f003 0202 	and.w	r2, r3, #2
  40bf3a:	b292      	uxth	r2, r2
  40bf3c:	2a00      	cmp	r2, #0
  40bf3e:	d1d2      	bne.n	40bee6 <__sfvwrite_r+0x26>
  40bf40:	f013 0a01 	ands.w	sl, r3, #1
  40bf44:	d142      	bne.n	40bfcc <__sfvwrite_r+0x10c>
  40bf46:	46d0      	mov	r8, sl
  40bf48:	f1b8 0f00 	cmp.w	r8, #0
  40bf4c:	d023      	beq.n	40bf96 <__sfvwrite_r+0xd6>
  40bf4e:	059a      	lsls	r2, r3, #22
  40bf50:	68a7      	ldr	r7, [r4, #8]
  40bf52:	d576      	bpl.n	40c042 <__sfvwrite_r+0x182>
  40bf54:	45b8      	cmp	r8, r7
  40bf56:	f0c0 80a4 	bcc.w	40c0a2 <__sfvwrite_r+0x1e2>
  40bf5a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40bf5e:	f040 80b2 	bne.w	40c0c6 <__sfvwrite_r+0x206>
  40bf62:	6820      	ldr	r0, [r4, #0]
  40bf64:	46bb      	mov	fp, r7
  40bf66:	4651      	mov	r1, sl
  40bf68:	465a      	mov	r2, fp
  40bf6a:	f000 fcc5 	bl	40c8f8 <memmove>
  40bf6e:	68a2      	ldr	r2, [r4, #8]
  40bf70:	6821      	ldr	r1, [r4, #0]
  40bf72:	1bd2      	subs	r2, r2, r7
  40bf74:	eb01 030b 	add.w	r3, r1, fp
  40bf78:	60a2      	str	r2, [r4, #8]
  40bf7a:	6023      	str	r3, [r4, #0]
  40bf7c:	4642      	mov	r2, r8
  40bf7e:	68b3      	ldr	r3, [r6, #8]
  40bf80:	4492      	add	sl, r2
  40bf82:	1a9b      	subs	r3, r3, r2
  40bf84:	ebc2 0808 	rsb	r8, r2, r8
  40bf88:	60b3      	str	r3, [r6, #8]
  40bf8a:	2b00      	cmp	r3, #0
  40bf8c:	d0c6      	beq.n	40bf1c <__sfvwrite_r+0x5c>
  40bf8e:	89a3      	ldrh	r3, [r4, #12]
  40bf90:	f1b8 0f00 	cmp.w	r8, #0
  40bf94:	d1db      	bne.n	40bf4e <__sfvwrite_r+0x8e>
  40bf96:	f8d5 a000 	ldr.w	sl, [r5]
  40bf9a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40bf9e:	3508      	adds	r5, #8
  40bfa0:	e7d2      	b.n	40bf48 <__sfvwrite_r+0x88>
  40bfa2:	f8d5 a000 	ldr.w	sl, [r5]
  40bfa6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40bfaa:	3508      	adds	r5, #8
  40bfac:	e7a0      	b.n	40bef0 <__sfvwrite_r+0x30>
  40bfae:	4648      	mov	r0, r9
  40bfb0:	4621      	mov	r1, r4
  40bfb2:	f7ff fd59 	bl	40ba68 <_fflush_r>
  40bfb6:	2800      	cmp	r0, #0
  40bfb8:	d059      	beq.n	40c06e <__sfvwrite_r+0x1ae>
  40bfba:	89a3      	ldrh	r3, [r4, #12]
  40bfbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40bfc0:	f04f 30ff 	mov.w	r0, #4294967295
  40bfc4:	81a3      	strh	r3, [r4, #12]
  40bfc6:	b003      	add	sp, #12
  40bfc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bfcc:	4692      	mov	sl, r2
  40bfce:	9201      	str	r2, [sp, #4]
  40bfd0:	4693      	mov	fp, r2
  40bfd2:	4690      	mov	r8, r2
  40bfd4:	f1b8 0f00 	cmp.w	r8, #0
  40bfd8:	d02b      	beq.n	40c032 <__sfvwrite_r+0x172>
  40bfda:	9f01      	ldr	r7, [sp, #4]
  40bfdc:	2f00      	cmp	r7, #0
  40bfde:	d064      	beq.n	40c0aa <__sfvwrite_r+0x1ea>
  40bfe0:	6820      	ldr	r0, [r4, #0]
  40bfe2:	6921      	ldr	r1, [r4, #16]
  40bfe4:	45c2      	cmp	sl, r8
  40bfe6:	bf34      	ite	cc
  40bfe8:	4653      	movcc	r3, sl
  40bfea:	4643      	movcs	r3, r8
  40bfec:	4288      	cmp	r0, r1
  40bfee:	461f      	mov	r7, r3
  40bff0:	f8d4 c008 	ldr.w	ip, [r4, #8]
  40bff4:	6962      	ldr	r2, [r4, #20]
  40bff6:	d903      	bls.n	40c000 <__sfvwrite_r+0x140>
  40bff8:	4494      	add	ip, r2
  40bffa:	4563      	cmp	r3, ip
  40bffc:	f300 80ae 	bgt.w	40c15c <__sfvwrite_r+0x29c>
  40c000:	4293      	cmp	r3, r2
  40c002:	db36      	blt.n	40c072 <__sfvwrite_r+0x1b2>
  40c004:	4613      	mov	r3, r2
  40c006:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40c008:	4648      	mov	r0, r9
  40c00a:	69e1      	ldr	r1, [r4, #28]
  40c00c:	465a      	mov	r2, fp
  40c00e:	47b8      	blx	r7
  40c010:	1e07      	subs	r7, r0, #0
  40c012:	ddd2      	ble.n	40bfba <__sfvwrite_r+0xfa>
  40c014:	ebba 0a07 	subs.w	sl, sl, r7
  40c018:	d03a      	beq.n	40c090 <__sfvwrite_r+0x1d0>
  40c01a:	68b3      	ldr	r3, [r6, #8]
  40c01c:	44bb      	add	fp, r7
  40c01e:	1bdb      	subs	r3, r3, r7
  40c020:	ebc7 0808 	rsb	r8, r7, r8
  40c024:	60b3      	str	r3, [r6, #8]
  40c026:	2b00      	cmp	r3, #0
  40c028:	f43f af78 	beq.w	40bf1c <__sfvwrite_r+0x5c>
  40c02c:	f1b8 0f00 	cmp.w	r8, #0
  40c030:	d1d3      	bne.n	40bfda <__sfvwrite_r+0x11a>
  40c032:	2700      	movs	r7, #0
  40c034:	f8d5 b000 	ldr.w	fp, [r5]
  40c038:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40c03c:	9701      	str	r7, [sp, #4]
  40c03e:	3508      	adds	r5, #8
  40c040:	e7c8      	b.n	40bfd4 <__sfvwrite_r+0x114>
  40c042:	6820      	ldr	r0, [r4, #0]
  40c044:	6923      	ldr	r3, [r4, #16]
  40c046:	4298      	cmp	r0, r3
  40c048:	d802      	bhi.n	40c050 <__sfvwrite_r+0x190>
  40c04a:	6963      	ldr	r3, [r4, #20]
  40c04c:	4598      	cmp	r8, r3
  40c04e:	d272      	bcs.n	40c136 <__sfvwrite_r+0x276>
  40c050:	45b8      	cmp	r8, r7
  40c052:	bf38      	it	cc
  40c054:	4647      	movcc	r7, r8
  40c056:	463a      	mov	r2, r7
  40c058:	4651      	mov	r1, sl
  40c05a:	f000 fc4d 	bl	40c8f8 <memmove>
  40c05e:	68a3      	ldr	r3, [r4, #8]
  40c060:	6822      	ldr	r2, [r4, #0]
  40c062:	1bdb      	subs	r3, r3, r7
  40c064:	443a      	add	r2, r7
  40c066:	60a3      	str	r3, [r4, #8]
  40c068:	6022      	str	r2, [r4, #0]
  40c06a:	2b00      	cmp	r3, #0
  40c06c:	d09f      	beq.n	40bfae <__sfvwrite_r+0xee>
  40c06e:	463a      	mov	r2, r7
  40c070:	e785      	b.n	40bf7e <__sfvwrite_r+0xbe>
  40c072:	461a      	mov	r2, r3
  40c074:	4659      	mov	r1, fp
  40c076:	9300      	str	r3, [sp, #0]
  40c078:	f000 fc3e 	bl	40c8f8 <memmove>
  40c07c:	9b00      	ldr	r3, [sp, #0]
  40c07e:	68a1      	ldr	r1, [r4, #8]
  40c080:	6822      	ldr	r2, [r4, #0]
  40c082:	1ac9      	subs	r1, r1, r3
  40c084:	ebba 0a07 	subs.w	sl, sl, r7
  40c088:	4413      	add	r3, r2
  40c08a:	60a1      	str	r1, [r4, #8]
  40c08c:	6023      	str	r3, [r4, #0]
  40c08e:	d1c4      	bne.n	40c01a <__sfvwrite_r+0x15a>
  40c090:	4648      	mov	r0, r9
  40c092:	4621      	mov	r1, r4
  40c094:	f7ff fce8 	bl	40ba68 <_fflush_r>
  40c098:	2800      	cmp	r0, #0
  40c09a:	d18e      	bne.n	40bfba <__sfvwrite_r+0xfa>
  40c09c:	f8cd a004 	str.w	sl, [sp, #4]
  40c0a0:	e7bb      	b.n	40c01a <__sfvwrite_r+0x15a>
  40c0a2:	6820      	ldr	r0, [r4, #0]
  40c0a4:	4647      	mov	r7, r8
  40c0a6:	46c3      	mov	fp, r8
  40c0a8:	e75d      	b.n	40bf66 <__sfvwrite_r+0xa6>
  40c0aa:	4658      	mov	r0, fp
  40c0ac:	210a      	movs	r1, #10
  40c0ae:	4642      	mov	r2, r8
  40c0b0:	f000 fbd8 	bl	40c864 <memchr>
  40c0b4:	2800      	cmp	r0, #0
  40c0b6:	d07f      	beq.n	40c1b8 <__sfvwrite_r+0x2f8>
  40c0b8:	f100 0a01 	add.w	sl, r0, #1
  40c0bc:	2701      	movs	r7, #1
  40c0be:	ebcb 0a0a 	rsb	sl, fp, sl
  40c0c2:	9701      	str	r7, [sp, #4]
  40c0c4:	e78c      	b.n	40bfe0 <__sfvwrite_r+0x120>
  40c0c6:	6822      	ldr	r2, [r4, #0]
  40c0c8:	6921      	ldr	r1, [r4, #16]
  40c0ca:	6967      	ldr	r7, [r4, #20]
  40c0cc:	ebc1 0c02 	rsb	ip, r1, r2
  40c0d0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40c0d4:	f10c 0201 	add.w	r2, ip, #1
  40c0d8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40c0dc:	4442      	add	r2, r8
  40c0de:	107f      	asrs	r7, r7, #1
  40c0e0:	4297      	cmp	r7, r2
  40c0e2:	bf34      	ite	cc
  40c0e4:	4617      	movcc	r7, r2
  40c0e6:	463a      	movcs	r2, r7
  40c0e8:	055b      	lsls	r3, r3, #21
  40c0ea:	d54f      	bpl.n	40c18c <__sfvwrite_r+0x2cc>
  40c0ec:	4611      	mov	r1, r2
  40c0ee:	4648      	mov	r0, r9
  40c0f0:	f8cd c000 	str.w	ip, [sp]
  40c0f4:	f000 f91a 	bl	40c32c <_malloc_r>
  40c0f8:	f8dd c000 	ldr.w	ip, [sp]
  40c0fc:	4683      	mov	fp, r0
  40c0fe:	2800      	cmp	r0, #0
  40c100:	d062      	beq.n	40c1c8 <__sfvwrite_r+0x308>
  40c102:	4662      	mov	r2, ip
  40c104:	6921      	ldr	r1, [r4, #16]
  40c106:	f8cd c000 	str.w	ip, [sp]
  40c10a:	f7fc f861 	bl	4081d0 <memcpy>
  40c10e:	89a2      	ldrh	r2, [r4, #12]
  40c110:	f8dd c000 	ldr.w	ip, [sp]
  40c114:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40c118:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40c11c:	81a2      	strh	r2, [r4, #12]
  40c11e:	eb0b 000c 	add.w	r0, fp, ip
  40c122:	ebcc 0207 	rsb	r2, ip, r7
  40c126:	f8c4 b010 	str.w	fp, [r4, #16]
  40c12a:	6167      	str	r7, [r4, #20]
  40c12c:	6020      	str	r0, [r4, #0]
  40c12e:	60a2      	str	r2, [r4, #8]
  40c130:	4647      	mov	r7, r8
  40c132:	46c3      	mov	fp, r8
  40c134:	e717      	b.n	40bf66 <__sfvwrite_r+0xa6>
  40c136:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40c13a:	4590      	cmp	r8, r2
  40c13c:	bf38      	it	cc
  40c13e:	4642      	movcc	r2, r8
  40c140:	fb92 f2f3 	sdiv	r2, r2, r3
  40c144:	fb02 f303 	mul.w	r3, r2, r3
  40c148:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40c14a:	4648      	mov	r0, r9
  40c14c:	69e1      	ldr	r1, [r4, #28]
  40c14e:	4652      	mov	r2, sl
  40c150:	47b8      	blx	r7
  40c152:	2800      	cmp	r0, #0
  40c154:	f77f af31 	ble.w	40bfba <__sfvwrite_r+0xfa>
  40c158:	4602      	mov	r2, r0
  40c15a:	e710      	b.n	40bf7e <__sfvwrite_r+0xbe>
  40c15c:	4662      	mov	r2, ip
  40c15e:	4659      	mov	r1, fp
  40c160:	f8cd c000 	str.w	ip, [sp]
  40c164:	f000 fbc8 	bl	40c8f8 <memmove>
  40c168:	f8dd c000 	ldr.w	ip, [sp]
  40c16c:	6823      	ldr	r3, [r4, #0]
  40c16e:	4648      	mov	r0, r9
  40c170:	4463      	add	r3, ip
  40c172:	6023      	str	r3, [r4, #0]
  40c174:	4621      	mov	r1, r4
  40c176:	f8cd c000 	str.w	ip, [sp]
  40c17a:	f7ff fc75 	bl	40ba68 <_fflush_r>
  40c17e:	f8dd c000 	ldr.w	ip, [sp]
  40c182:	2800      	cmp	r0, #0
  40c184:	f47f af19 	bne.w	40bfba <__sfvwrite_r+0xfa>
  40c188:	4667      	mov	r7, ip
  40c18a:	e743      	b.n	40c014 <__sfvwrite_r+0x154>
  40c18c:	4648      	mov	r0, r9
  40c18e:	f8cd c000 	str.w	ip, [sp]
  40c192:	f000 ff25 	bl	40cfe0 <_realloc_r>
  40c196:	f8dd c000 	ldr.w	ip, [sp]
  40c19a:	4683      	mov	fp, r0
  40c19c:	2800      	cmp	r0, #0
  40c19e:	d1be      	bne.n	40c11e <__sfvwrite_r+0x25e>
  40c1a0:	4648      	mov	r0, r9
  40c1a2:	6921      	ldr	r1, [r4, #16]
  40c1a4:	f7ff fdc0 	bl	40bd28 <_free_r>
  40c1a8:	89a3      	ldrh	r3, [r4, #12]
  40c1aa:	220c      	movs	r2, #12
  40c1ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40c1b0:	b29b      	uxth	r3, r3
  40c1b2:	f8c9 2000 	str.w	r2, [r9]
  40c1b6:	e701      	b.n	40bfbc <__sfvwrite_r+0xfc>
  40c1b8:	2701      	movs	r7, #1
  40c1ba:	f108 0a01 	add.w	sl, r8, #1
  40c1be:	9701      	str	r7, [sp, #4]
  40c1c0:	e70e      	b.n	40bfe0 <__sfvwrite_r+0x120>
  40c1c2:	f04f 30ff 	mov.w	r0, #4294967295
  40c1c6:	e6aa      	b.n	40bf1e <__sfvwrite_r+0x5e>
  40c1c8:	230c      	movs	r3, #12
  40c1ca:	f8c9 3000 	str.w	r3, [r9]
  40c1ce:	89a3      	ldrh	r3, [r4, #12]
  40c1d0:	e6f4      	b.n	40bfbc <__sfvwrite_r+0xfc>
  40c1d2:	bf00      	nop
  40c1d4:	7ffffc00 	.word	0x7ffffc00

0040c1d8 <_fwalk>:
  40c1d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c1dc:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40c1e0:	4688      	mov	r8, r1
  40c1e2:	d019      	beq.n	40c218 <_fwalk+0x40>
  40c1e4:	2600      	movs	r6, #0
  40c1e6:	687d      	ldr	r5, [r7, #4]
  40c1e8:	68bc      	ldr	r4, [r7, #8]
  40c1ea:	3d01      	subs	r5, #1
  40c1ec:	d40e      	bmi.n	40c20c <_fwalk+0x34>
  40c1ee:	89a3      	ldrh	r3, [r4, #12]
  40c1f0:	3d01      	subs	r5, #1
  40c1f2:	2b01      	cmp	r3, #1
  40c1f4:	d906      	bls.n	40c204 <_fwalk+0x2c>
  40c1f6:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40c1fa:	4620      	mov	r0, r4
  40c1fc:	3301      	adds	r3, #1
  40c1fe:	d001      	beq.n	40c204 <_fwalk+0x2c>
  40c200:	47c0      	blx	r8
  40c202:	4306      	orrs	r6, r0
  40c204:	1c6b      	adds	r3, r5, #1
  40c206:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40c20a:	d1f0      	bne.n	40c1ee <_fwalk+0x16>
  40c20c:	683f      	ldr	r7, [r7, #0]
  40c20e:	2f00      	cmp	r7, #0
  40c210:	d1e9      	bne.n	40c1e6 <_fwalk+0xe>
  40c212:	4630      	mov	r0, r6
  40c214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40c218:	463e      	mov	r6, r7
  40c21a:	4630      	mov	r0, r6
  40c21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040c220 <__locale_charset>:
  40c220:	4800      	ldr	r0, [pc, #0]	; (40c224 <__locale_charset+0x4>)
  40c222:	4770      	bx	lr
  40c224:	2000059c 	.word	0x2000059c

0040c228 <__locale_mb_cur_max>:
  40c228:	4b01      	ldr	r3, [pc, #4]	; (40c230 <__locale_mb_cur_max+0x8>)
  40c22a:	6818      	ldr	r0, [r3, #0]
  40c22c:	4770      	bx	lr
  40c22e:	bf00      	nop
  40c230:	200005bc 	.word	0x200005bc

0040c234 <_localeconv_r>:
  40c234:	4800      	ldr	r0, [pc, #0]	; (40c238 <_localeconv_r+0x4>)
  40c236:	4770      	bx	lr
  40c238:	20000564 	.word	0x20000564

0040c23c <__smakebuf_r>:
  40c23c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40c23e:	898b      	ldrh	r3, [r1, #12]
  40c240:	b091      	sub	sp, #68	; 0x44
  40c242:	b29a      	uxth	r2, r3
  40c244:	0796      	lsls	r6, r2, #30
  40c246:	460c      	mov	r4, r1
  40c248:	4605      	mov	r5, r0
  40c24a:	d437      	bmi.n	40c2bc <__smakebuf_r+0x80>
  40c24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40c250:	2900      	cmp	r1, #0
  40c252:	db17      	blt.n	40c284 <__smakebuf_r+0x48>
  40c254:	aa01      	add	r2, sp, #4
  40c256:	f002 fdeb 	bl	40ee30 <_fstat_r>
  40c25a:	2800      	cmp	r0, #0
  40c25c:	db10      	blt.n	40c280 <__smakebuf_r+0x44>
  40c25e:	9b02      	ldr	r3, [sp, #8]
  40c260:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40c264:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  40c268:	424f      	negs	r7, r1
  40c26a:	414f      	adcs	r7, r1
  40c26c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40c270:	d02c      	beq.n	40c2cc <__smakebuf_r+0x90>
  40c272:	89a3      	ldrh	r3, [r4, #12]
  40c274:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40c278:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40c27c:	81a3      	strh	r3, [r4, #12]
  40c27e:	e00b      	b.n	40c298 <__smakebuf_r+0x5c>
  40c280:	89a3      	ldrh	r3, [r4, #12]
  40c282:	b29a      	uxth	r2, r3
  40c284:	f012 0f80 	tst.w	r2, #128	; 0x80
  40c288:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40c28c:	81a3      	strh	r3, [r4, #12]
  40c28e:	bf14      	ite	ne
  40c290:	2640      	movne	r6, #64	; 0x40
  40c292:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40c296:	2700      	movs	r7, #0
  40c298:	4628      	mov	r0, r5
  40c29a:	4631      	mov	r1, r6
  40c29c:	f000 f846 	bl	40c32c <_malloc_r>
  40c2a0:	89a3      	ldrh	r3, [r4, #12]
  40c2a2:	2800      	cmp	r0, #0
  40c2a4:	d029      	beq.n	40c2fa <__smakebuf_r+0xbe>
  40c2a6:	4a1b      	ldr	r2, [pc, #108]	; (40c314 <__smakebuf_r+0xd8>)
  40c2a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c2ac:	63ea      	str	r2, [r5, #60]	; 0x3c
  40c2ae:	81a3      	strh	r3, [r4, #12]
  40c2b0:	6020      	str	r0, [r4, #0]
  40c2b2:	6120      	str	r0, [r4, #16]
  40c2b4:	6166      	str	r6, [r4, #20]
  40c2b6:	b9a7      	cbnz	r7, 40c2e2 <__smakebuf_r+0xa6>
  40c2b8:	b011      	add	sp, #68	; 0x44
  40c2ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c2bc:	f101 0343 	add.w	r3, r1, #67	; 0x43
  40c2c0:	2201      	movs	r2, #1
  40c2c2:	600b      	str	r3, [r1, #0]
  40c2c4:	610b      	str	r3, [r1, #16]
  40c2c6:	614a      	str	r2, [r1, #20]
  40c2c8:	b011      	add	sp, #68	; 0x44
  40c2ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40c2cc:	4a12      	ldr	r2, [pc, #72]	; (40c318 <__smakebuf_r+0xdc>)
  40c2ce:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  40c2d0:	4293      	cmp	r3, r2
  40c2d2:	d1ce      	bne.n	40c272 <__smakebuf_r+0x36>
  40c2d4:	89a3      	ldrh	r3, [r4, #12]
  40c2d6:	f44f 6680 	mov.w	r6, #1024	; 0x400
  40c2da:	4333      	orrs	r3, r6
  40c2dc:	81a3      	strh	r3, [r4, #12]
  40c2de:	64e6      	str	r6, [r4, #76]	; 0x4c
  40c2e0:	e7da      	b.n	40c298 <__smakebuf_r+0x5c>
  40c2e2:	4628      	mov	r0, r5
  40c2e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40c2e8:	f002 fdb6 	bl	40ee58 <_isatty_r>
  40c2ec:	2800      	cmp	r0, #0
  40c2ee:	d0e3      	beq.n	40c2b8 <__smakebuf_r+0x7c>
  40c2f0:	89a3      	ldrh	r3, [r4, #12]
  40c2f2:	f043 0301 	orr.w	r3, r3, #1
  40c2f6:	81a3      	strh	r3, [r4, #12]
  40c2f8:	e7de      	b.n	40c2b8 <__smakebuf_r+0x7c>
  40c2fa:	059a      	lsls	r2, r3, #22
  40c2fc:	d4dc      	bmi.n	40c2b8 <__smakebuf_r+0x7c>
  40c2fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40c302:	f043 0302 	orr.w	r3, r3, #2
  40c306:	2101      	movs	r1, #1
  40c308:	81a3      	strh	r3, [r4, #12]
  40c30a:	6022      	str	r2, [r4, #0]
  40c30c:	6122      	str	r2, [r4, #16]
  40c30e:	6161      	str	r1, [r4, #20]
  40c310:	e7d2      	b.n	40c2b8 <__smakebuf_r+0x7c>
  40c312:	bf00      	nop
  40c314:	0040ba95 	.word	0x0040ba95
  40c318:	0040d471 	.word	0x0040d471

0040c31c <malloc>:
  40c31c:	4b02      	ldr	r3, [pc, #8]	; (40c328 <malloc+0xc>)
  40c31e:	4601      	mov	r1, r0
  40c320:	6818      	ldr	r0, [r3, #0]
  40c322:	f000 b803 	b.w	40c32c <_malloc_r>
  40c326:	bf00      	nop
  40c328:	20000560 	.word	0x20000560

0040c32c <_malloc_r>:
  40c32c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40c330:	f101 050b 	add.w	r5, r1, #11
  40c334:	2d16      	cmp	r5, #22
  40c336:	b083      	sub	sp, #12
  40c338:	4606      	mov	r6, r0
  40c33a:	d927      	bls.n	40c38c <_malloc_r+0x60>
  40c33c:	f035 0507 	bics.w	r5, r5, #7
  40c340:	d427      	bmi.n	40c392 <_malloc_r+0x66>
  40c342:	42a9      	cmp	r1, r5
  40c344:	d825      	bhi.n	40c392 <_malloc_r+0x66>
  40c346:	4630      	mov	r0, r6
  40c348:	f000 fb3c 	bl	40c9c4 <__malloc_lock>
  40c34c:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  40c350:	d226      	bcs.n	40c3a0 <_malloc_r+0x74>
  40c352:	4fc1      	ldr	r7, [pc, #772]	; (40c658 <_malloc_r+0x32c>)
  40c354:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  40c358:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  40c35c:	68dc      	ldr	r4, [r3, #12]
  40c35e:	429c      	cmp	r4, r3
  40c360:	f000 81d2 	beq.w	40c708 <_malloc_r+0x3dc>
  40c364:	6863      	ldr	r3, [r4, #4]
  40c366:	68e2      	ldr	r2, [r4, #12]
  40c368:	f023 0303 	bic.w	r3, r3, #3
  40c36c:	4423      	add	r3, r4
  40c36e:	6858      	ldr	r0, [r3, #4]
  40c370:	68a1      	ldr	r1, [r4, #8]
  40c372:	f040 0501 	orr.w	r5, r0, #1
  40c376:	60ca      	str	r2, [r1, #12]
  40c378:	4630      	mov	r0, r6
  40c37a:	6091      	str	r1, [r2, #8]
  40c37c:	605d      	str	r5, [r3, #4]
  40c37e:	f000 fb23 	bl	40c9c8 <__malloc_unlock>
  40c382:	3408      	adds	r4, #8
  40c384:	4620      	mov	r0, r4
  40c386:	b003      	add	sp, #12
  40c388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c38c:	2510      	movs	r5, #16
  40c38e:	42a9      	cmp	r1, r5
  40c390:	d9d9      	bls.n	40c346 <_malloc_r+0x1a>
  40c392:	2400      	movs	r4, #0
  40c394:	230c      	movs	r3, #12
  40c396:	4620      	mov	r0, r4
  40c398:	6033      	str	r3, [r6, #0]
  40c39a:	b003      	add	sp, #12
  40c39c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c3a0:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  40c3a4:	f000 8089 	beq.w	40c4ba <_malloc_r+0x18e>
  40c3a8:	f1bc 0f04 	cmp.w	ip, #4
  40c3ac:	f200 8160 	bhi.w	40c670 <_malloc_r+0x344>
  40c3b0:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  40c3b4:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  40c3b8:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c3bc:	4fa6      	ldr	r7, [pc, #664]	; (40c658 <_malloc_r+0x32c>)
  40c3be:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  40c3c2:	68cc      	ldr	r4, [r1, #12]
  40c3c4:	42a1      	cmp	r1, r4
  40c3c6:	d105      	bne.n	40c3d4 <_malloc_r+0xa8>
  40c3c8:	e00c      	b.n	40c3e4 <_malloc_r+0xb8>
  40c3ca:	2b00      	cmp	r3, #0
  40c3cc:	da79      	bge.n	40c4c2 <_malloc_r+0x196>
  40c3ce:	68e4      	ldr	r4, [r4, #12]
  40c3d0:	42a1      	cmp	r1, r4
  40c3d2:	d007      	beq.n	40c3e4 <_malloc_r+0xb8>
  40c3d4:	6862      	ldr	r2, [r4, #4]
  40c3d6:	f022 0203 	bic.w	r2, r2, #3
  40c3da:	1b53      	subs	r3, r2, r5
  40c3dc:	2b0f      	cmp	r3, #15
  40c3de:	ddf4      	ble.n	40c3ca <_malloc_r+0x9e>
  40c3e0:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c3e4:	f10c 0c01 	add.w	ip, ip, #1
  40c3e8:	4b9b      	ldr	r3, [pc, #620]	; (40c658 <_malloc_r+0x32c>)
  40c3ea:	693c      	ldr	r4, [r7, #16]
  40c3ec:	f103 0e08 	add.w	lr, r3, #8
  40c3f0:	4574      	cmp	r4, lr
  40c3f2:	f000 817e 	beq.w	40c6f2 <_malloc_r+0x3c6>
  40c3f6:	6861      	ldr	r1, [r4, #4]
  40c3f8:	f021 0103 	bic.w	r1, r1, #3
  40c3fc:	1b4a      	subs	r2, r1, r5
  40c3fe:	2a0f      	cmp	r2, #15
  40c400:	f300 8164 	bgt.w	40c6cc <_malloc_r+0x3a0>
  40c404:	2a00      	cmp	r2, #0
  40c406:	f8c3 e014 	str.w	lr, [r3, #20]
  40c40a:	f8c3 e010 	str.w	lr, [r3, #16]
  40c40e:	da69      	bge.n	40c4e4 <_malloc_r+0x1b8>
  40c410:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40c414:	f080 813a 	bcs.w	40c68c <_malloc_r+0x360>
  40c418:	08c9      	lsrs	r1, r1, #3
  40c41a:	108a      	asrs	r2, r1, #2
  40c41c:	f04f 0801 	mov.w	r8, #1
  40c420:	fa08 f802 	lsl.w	r8, r8, r2
  40c424:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  40c428:	685a      	ldr	r2, [r3, #4]
  40c42a:	6888      	ldr	r0, [r1, #8]
  40c42c:	ea48 0202 	orr.w	r2, r8, r2
  40c430:	60a0      	str	r0, [r4, #8]
  40c432:	60e1      	str	r1, [r4, #12]
  40c434:	605a      	str	r2, [r3, #4]
  40c436:	608c      	str	r4, [r1, #8]
  40c438:	60c4      	str	r4, [r0, #12]
  40c43a:	ea4f 03ac 	mov.w	r3, ip, asr #2
  40c43e:	2001      	movs	r0, #1
  40c440:	4098      	lsls	r0, r3
  40c442:	4290      	cmp	r0, r2
  40c444:	d85b      	bhi.n	40c4fe <_malloc_r+0x1d2>
  40c446:	4202      	tst	r2, r0
  40c448:	d106      	bne.n	40c458 <_malloc_r+0x12c>
  40c44a:	f02c 0c03 	bic.w	ip, ip, #3
  40c44e:	0040      	lsls	r0, r0, #1
  40c450:	4202      	tst	r2, r0
  40c452:	f10c 0c04 	add.w	ip, ip, #4
  40c456:	d0fa      	beq.n	40c44e <_malloc_r+0x122>
  40c458:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  40c45c:	4644      	mov	r4, r8
  40c45e:	46e1      	mov	r9, ip
  40c460:	68e3      	ldr	r3, [r4, #12]
  40c462:	429c      	cmp	r4, r3
  40c464:	d107      	bne.n	40c476 <_malloc_r+0x14a>
  40c466:	e146      	b.n	40c6f6 <_malloc_r+0x3ca>
  40c468:	2a00      	cmp	r2, #0
  40c46a:	f280 8157 	bge.w	40c71c <_malloc_r+0x3f0>
  40c46e:	68db      	ldr	r3, [r3, #12]
  40c470:	429c      	cmp	r4, r3
  40c472:	f000 8140 	beq.w	40c6f6 <_malloc_r+0x3ca>
  40c476:	6859      	ldr	r1, [r3, #4]
  40c478:	f021 0103 	bic.w	r1, r1, #3
  40c47c:	1b4a      	subs	r2, r1, r5
  40c47e:	2a0f      	cmp	r2, #15
  40c480:	ddf2      	ble.n	40c468 <_malloc_r+0x13c>
  40c482:	461c      	mov	r4, r3
  40c484:	f854 cf08 	ldr.w	ip, [r4, #8]!
  40c488:	68d9      	ldr	r1, [r3, #12]
  40c48a:	f045 0901 	orr.w	r9, r5, #1
  40c48e:	f042 0801 	orr.w	r8, r2, #1
  40c492:	441d      	add	r5, r3
  40c494:	f8c3 9004 	str.w	r9, [r3, #4]
  40c498:	4630      	mov	r0, r6
  40c49a:	f8cc 100c 	str.w	r1, [ip, #12]
  40c49e:	f8c1 c008 	str.w	ip, [r1, #8]
  40c4a2:	617d      	str	r5, [r7, #20]
  40c4a4:	613d      	str	r5, [r7, #16]
  40c4a6:	f8c5 e00c 	str.w	lr, [r5, #12]
  40c4aa:	f8c5 e008 	str.w	lr, [r5, #8]
  40c4ae:	f8c5 8004 	str.w	r8, [r5, #4]
  40c4b2:	50aa      	str	r2, [r5, r2]
  40c4b4:	f000 fa88 	bl	40c9c8 <__malloc_unlock>
  40c4b8:	e764      	b.n	40c384 <_malloc_r+0x58>
  40c4ba:	217e      	movs	r1, #126	; 0x7e
  40c4bc:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  40c4c0:	e77c      	b.n	40c3bc <_malloc_r+0x90>
  40c4c2:	4422      	add	r2, r4
  40c4c4:	6850      	ldr	r0, [r2, #4]
  40c4c6:	68e3      	ldr	r3, [r4, #12]
  40c4c8:	68a1      	ldr	r1, [r4, #8]
  40c4ca:	f040 0501 	orr.w	r5, r0, #1
  40c4ce:	60cb      	str	r3, [r1, #12]
  40c4d0:	4630      	mov	r0, r6
  40c4d2:	6099      	str	r1, [r3, #8]
  40c4d4:	6055      	str	r5, [r2, #4]
  40c4d6:	f000 fa77 	bl	40c9c8 <__malloc_unlock>
  40c4da:	3408      	adds	r4, #8
  40c4dc:	4620      	mov	r0, r4
  40c4de:	b003      	add	sp, #12
  40c4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c4e4:	4421      	add	r1, r4
  40c4e6:	684b      	ldr	r3, [r1, #4]
  40c4e8:	4630      	mov	r0, r6
  40c4ea:	f043 0301 	orr.w	r3, r3, #1
  40c4ee:	604b      	str	r3, [r1, #4]
  40c4f0:	f000 fa6a 	bl	40c9c8 <__malloc_unlock>
  40c4f4:	3408      	adds	r4, #8
  40c4f6:	4620      	mov	r0, r4
  40c4f8:	b003      	add	sp, #12
  40c4fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c4fe:	68bc      	ldr	r4, [r7, #8]
  40c500:	6863      	ldr	r3, [r4, #4]
  40c502:	f023 0903 	bic.w	r9, r3, #3
  40c506:	45a9      	cmp	r9, r5
  40c508:	d304      	bcc.n	40c514 <_malloc_r+0x1e8>
  40c50a:	ebc5 0309 	rsb	r3, r5, r9
  40c50e:	2b0f      	cmp	r3, #15
  40c510:	f300 8091 	bgt.w	40c636 <_malloc_r+0x30a>
  40c514:	4b51      	ldr	r3, [pc, #324]	; (40c65c <_malloc_r+0x330>)
  40c516:	4a52      	ldr	r2, [pc, #328]	; (40c660 <_malloc_r+0x334>)
  40c518:	6819      	ldr	r1, [r3, #0]
  40c51a:	6813      	ldr	r3, [r2, #0]
  40c51c:	eb05 0a01 	add.w	sl, r5, r1
  40c520:	3301      	adds	r3, #1
  40c522:	eb04 0b09 	add.w	fp, r4, r9
  40c526:	f000 8161 	beq.w	40c7ec <_malloc_r+0x4c0>
  40c52a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  40c52e:	f10a 0a0f 	add.w	sl, sl, #15
  40c532:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  40c536:	f02a 0a0f 	bic.w	sl, sl, #15
  40c53a:	4630      	mov	r0, r6
  40c53c:	4651      	mov	r1, sl
  40c53e:	9201      	str	r2, [sp, #4]
  40c540:	f000 ff56 	bl	40d3f0 <_sbrk_r>
  40c544:	f1b0 3fff 	cmp.w	r0, #4294967295
  40c548:	4680      	mov	r8, r0
  40c54a:	9a01      	ldr	r2, [sp, #4]
  40c54c:	f000 8101 	beq.w	40c752 <_malloc_r+0x426>
  40c550:	4583      	cmp	fp, r0
  40c552:	f200 80fb 	bhi.w	40c74c <_malloc_r+0x420>
  40c556:	f8df c114 	ldr.w	ip, [pc, #276]	; 40c66c <_malloc_r+0x340>
  40c55a:	45c3      	cmp	fp, r8
  40c55c:	f8dc 3000 	ldr.w	r3, [ip]
  40c560:	4453      	add	r3, sl
  40c562:	f8cc 3000 	str.w	r3, [ip]
  40c566:	f000 814a 	beq.w	40c7fe <_malloc_r+0x4d2>
  40c56a:	6812      	ldr	r2, [r2, #0]
  40c56c:	493c      	ldr	r1, [pc, #240]	; (40c660 <_malloc_r+0x334>)
  40c56e:	3201      	adds	r2, #1
  40c570:	bf1b      	ittet	ne
  40c572:	ebcb 0b08 	rsbne	fp, fp, r8
  40c576:	445b      	addne	r3, fp
  40c578:	f8c1 8000 	streq.w	r8, [r1]
  40c57c:	f8cc 3000 	strne.w	r3, [ip]
  40c580:	f018 0307 	ands.w	r3, r8, #7
  40c584:	f000 8114 	beq.w	40c7b0 <_malloc_r+0x484>
  40c588:	f1c3 0208 	rsb	r2, r3, #8
  40c58c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  40c590:	4490      	add	r8, r2
  40c592:	3308      	adds	r3, #8
  40c594:	44c2      	add	sl, r8
  40c596:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  40c59a:	ebca 0a03 	rsb	sl, sl, r3
  40c59e:	4651      	mov	r1, sl
  40c5a0:	4630      	mov	r0, r6
  40c5a2:	f8cd c004 	str.w	ip, [sp, #4]
  40c5a6:	f000 ff23 	bl	40d3f0 <_sbrk_r>
  40c5aa:	1c43      	adds	r3, r0, #1
  40c5ac:	f8dd c004 	ldr.w	ip, [sp, #4]
  40c5b0:	f000 8135 	beq.w	40c81e <_malloc_r+0x4f2>
  40c5b4:	ebc8 0200 	rsb	r2, r8, r0
  40c5b8:	4452      	add	r2, sl
  40c5ba:	f042 0201 	orr.w	r2, r2, #1
  40c5be:	f8dc 3000 	ldr.w	r3, [ip]
  40c5c2:	42bc      	cmp	r4, r7
  40c5c4:	4453      	add	r3, sl
  40c5c6:	f8c7 8008 	str.w	r8, [r7, #8]
  40c5ca:	f8cc 3000 	str.w	r3, [ip]
  40c5ce:	f8c8 2004 	str.w	r2, [r8, #4]
  40c5d2:	f8df a098 	ldr.w	sl, [pc, #152]	; 40c66c <_malloc_r+0x340>
  40c5d6:	d015      	beq.n	40c604 <_malloc_r+0x2d8>
  40c5d8:	f1b9 0f0f 	cmp.w	r9, #15
  40c5dc:	f240 80eb 	bls.w	40c7b6 <_malloc_r+0x48a>
  40c5e0:	6861      	ldr	r1, [r4, #4]
  40c5e2:	f1a9 020c 	sub.w	r2, r9, #12
  40c5e6:	f022 0207 	bic.w	r2, r2, #7
  40c5ea:	f001 0101 	and.w	r1, r1, #1
  40c5ee:	ea42 0e01 	orr.w	lr, r2, r1
  40c5f2:	2005      	movs	r0, #5
  40c5f4:	18a1      	adds	r1, r4, r2
  40c5f6:	2a0f      	cmp	r2, #15
  40c5f8:	f8c4 e004 	str.w	lr, [r4, #4]
  40c5fc:	6048      	str	r0, [r1, #4]
  40c5fe:	6088      	str	r0, [r1, #8]
  40c600:	f200 8111 	bhi.w	40c826 <_malloc_r+0x4fa>
  40c604:	4a17      	ldr	r2, [pc, #92]	; (40c664 <_malloc_r+0x338>)
  40c606:	68bc      	ldr	r4, [r7, #8]
  40c608:	6811      	ldr	r1, [r2, #0]
  40c60a:	428b      	cmp	r3, r1
  40c60c:	bf88      	it	hi
  40c60e:	6013      	strhi	r3, [r2, #0]
  40c610:	4a15      	ldr	r2, [pc, #84]	; (40c668 <_malloc_r+0x33c>)
  40c612:	6811      	ldr	r1, [r2, #0]
  40c614:	428b      	cmp	r3, r1
  40c616:	bf88      	it	hi
  40c618:	6013      	strhi	r3, [r2, #0]
  40c61a:	6862      	ldr	r2, [r4, #4]
  40c61c:	f022 0203 	bic.w	r2, r2, #3
  40c620:	4295      	cmp	r5, r2
  40c622:	ebc5 0302 	rsb	r3, r5, r2
  40c626:	d801      	bhi.n	40c62c <_malloc_r+0x300>
  40c628:	2b0f      	cmp	r3, #15
  40c62a:	dc04      	bgt.n	40c636 <_malloc_r+0x30a>
  40c62c:	4630      	mov	r0, r6
  40c62e:	f000 f9cb 	bl	40c9c8 <__malloc_unlock>
  40c632:	2400      	movs	r4, #0
  40c634:	e6a6      	b.n	40c384 <_malloc_r+0x58>
  40c636:	f045 0201 	orr.w	r2, r5, #1
  40c63a:	f043 0301 	orr.w	r3, r3, #1
  40c63e:	4425      	add	r5, r4
  40c640:	6062      	str	r2, [r4, #4]
  40c642:	4630      	mov	r0, r6
  40c644:	60bd      	str	r5, [r7, #8]
  40c646:	606b      	str	r3, [r5, #4]
  40c648:	f000 f9be 	bl	40c9c8 <__malloc_unlock>
  40c64c:	3408      	adds	r4, #8
  40c64e:	4620      	mov	r0, r4
  40c650:	b003      	add	sp, #12
  40c652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c656:	bf00      	nop
  40c658:	200005c0 	.word	0x200005c0
  40c65c:	20003f78 	.word	0x20003f78
  40c660:	200009cc 	.word	0x200009cc
  40c664:	20003f74 	.word	0x20003f74
  40c668:	20003f70 	.word	0x20003f70
  40c66c:	20003f7c 	.word	0x20003f7c
  40c670:	f1bc 0f14 	cmp.w	ip, #20
  40c674:	d961      	bls.n	40c73a <_malloc_r+0x40e>
  40c676:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  40c67a:	f200 808f 	bhi.w	40c79c <_malloc_r+0x470>
  40c67e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  40c682:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  40c686:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c68a:	e697      	b.n	40c3bc <_malloc_r+0x90>
  40c68c:	0a4b      	lsrs	r3, r1, #9
  40c68e:	2b04      	cmp	r3, #4
  40c690:	d958      	bls.n	40c744 <_malloc_r+0x418>
  40c692:	2b14      	cmp	r3, #20
  40c694:	f200 80ad 	bhi.w	40c7f2 <_malloc_r+0x4c6>
  40c698:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  40c69c:	0050      	lsls	r0, r2, #1
  40c69e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  40c6a2:	6883      	ldr	r3, [r0, #8]
  40c6a4:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 40c860 <_malloc_r+0x534>
  40c6a8:	4283      	cmp	r3, r0
  40c6aa:	f000 808a 	beq.w	40c7c2 <_malloc_r+0x496>
  40c6ae:	685a      	ldr	r2, [r3, #4]
  40c6b0:	f022 0203 	bic.w	r2, r2, #3
  40c6b4:	4291      	cmp	r1, r2
  40c6b6:	d202      	bcs.n	40c6be <_malloc_r+0x392>
  40c6b8:	689b      	ldr	r3, [r3, #8]
  40c6ba:	4298      	cmp	r0, r3
  40c6bc:	d1f7      	bne.n	40c6ae <_malloc_r+0x382>
  40c6be:	68d9      	ldr	r1, [r3, #12]
  40c6c0:	687a      	ldr	r2, [r7, #4]
  40c6c2:	60e1      	str	r1, [r4, #12]
  40c6c4:	60a3      	str	r3, [r4, #8]
  40c6c6:	608c      	str	r4, [r1, #8]
  40c6c8:	60dc      	str	r4, [r3, #12]
  40c6ca:	e6b6      	b.n	40c43a <_malloc_r+0x10e>
  40c6cc:	f045 0701 	orr.w	r7, r5, #1
  40c6d0:	f042 0101 	orr.w	r1, r2, #1
  40c6d4:	4425      	add	r5, r4
  40c6d6:	6067      	str	r7, [r4, #4]
  40c6d8:	4630      	mov	r0, r6
  40c6da:	615d      	str	r5, [r3, #20]
  40c6dc:	611d      	str	r5, [r3, #16]
  40c6de:	f8c5 e00c 	str.w	lr, [r5, #12]
  40c6e2:	f8c5 e008 	str.w	lr, [r5, #8]
  40c6e6:	6069      	str	r1, [r5, #4]
  40c6e8:	50aa      	str	r2, [r5, r2]
  40c6ea:	3408      	adds	r4, #8
  40c6ec:	f000 f96c 	bl	40c9c8 <__malloc_unlock>
  40c6f0:	e648      	b.n	40c384 <_malloc_r+0x58>
  40c6f2:	685a      	ldr	r2, [r3, #4]
  40c6f4:	e6a1      	b.n	40c43a <_malloc_r+0x10e>
  40c6f6:	f109 0901 	add.w	r9, r9, #1
  40c6fa:	f019 0f03 	tst.w	r9, #3
  40c6fe:	f104 0408 	add.w	r4, r4, #8
  40c702:	f47f aead 	bne.w	40c460 <_malloc_r+0x134>
  40c706:	e02d      	b.n	40c764 <_malloc_r+0x438>
  40c708:	f104 0308 	add.w	r3, r4, #8
  40c70c:	6964      	ldr	r4, [r4, #20]
  40c70e:	42a3      	cmp	r3, r4
  40c710:	bf08      	it	eq
  40c712:	f10c 0c02 	addeq.w	ip, ip, #2
  40c716:	f43f ae67 	beq.w	40c3e8 <_malloc_r+0xbc>
  40c71a:	e623      	b.n	40c364 <_malloc_r+0x38>
  40c71c:	4419      	add	r1, r3
  40c71e:	6848      	ldr	r0, [r1, #4]
  40c720:	461c      	mov	r4, r3
  40c722:	f854 2f08 	ldr.w	r2, [r4, #8]!
  40c726:	68db      	ldr	r3, [r3, #12]
  40c728:	f040 0501 	orr.w	r5, r0, #1
  40c72c:	604d      	str	r5, [r1, #4]
  40c72e:	4630      	mov	r0, r6
  40c730:	60d3      	str	r3, [r2, #12]
  40c732:	609a      	str	r2, [r3, #8]
  40c734:	f000 f948 	bl	40c9c8 <__malloc_unlock>
  40c738:	e624      	b.n	40c384 <_malloc_r+0x58>
  40c73a:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  40c73e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c742:	e63b      	b.n	40c3bc <_malloc_r+0x90>
  40c744:	098a      	lsrs	r2, r1, #6
  40c746:	3238      	adds	r2, #56	; 0x38
  40c748:	0050      	lsls	r0, r2, #1
  40c74a:	e7a8      	b.n	40c69e <_malloc_r+0x372>
  40c74c:	42bc      	cmp	r4, r7
  40c74e:	f43f af02 	beq.w	40c556 <_malloc_r+0x22a>
  40c752:	68bc      	ldr	r4, [r7, #8]
  40c754:	6862      	ldr	r2, [r4, #4]
  40c756:	f022 0203 	bic.w	r2, r2, #3
  40c75a:	e761      	b.n	40c620 <_malloc_r+0x2f4>
  40c75c:	f8d8 8000 	ldr.w	r8, [r8]
  40c760:	4598      	cmp	r8, r3
  40c762:	d17a      	bne.n	40c85a <_malloc_r+0x52e>
  40c764:	f01c 0f03 	tst.w	ip, #3
  40c768:	f1a8 0308 	sub.w	r3, r8, #8
  40c76c:	f10c 3cff 	add.w	ip, ip, #4294967295
  40c770:	d1f4      	bne.n	40c75c <_malloc_r+0x430>
  40c772:	687b      	ldr	r3, [r7, #4]
  40c774:	ea23 0300 	bic.w	r3, r3, r0
  40c778:	607b      	str	r3, [r7, #4]
  40c77a:	0040      	lsls	r0, r0, #1
  40c77c:	4298      	cmp	r0, r3
  40c77e:	f63f aebe 	bhi.w	40c4fe <_malloc_r+0x1d2>
  40c782:	2800      	cmp	r0, #0
  40c784:	f43f aebb 	beq.w	40c4fe <_malloc_r+0x1d2>
  40c788:	4203      	tst	r3, r0
  40c78a:	46cc      	mov	ip, r9
  40c78c:	f47f ae64 	bne.w	40c458 <_malloc_r+0x12c>
  40c790:	0040      	lsls	r0, r0, #1
  40c792:	4203      	tst	r3, r0
  40c794:	f10c 0c04 	add.w	ip, ip, #4
  40c798:	d0fa      	beq.n	40c790 <_malloc_r+0x464>
  40c79a:	e65d      	b.n	40c458 <_malloc_r+0x12c>
  40c79c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  40c7a0:	d819      	bhi.n	40c7d6 <_malloc_r+0x4aa>
  40c7a2:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  40c7a6:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40c7aa:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c7ae:	e605      	b.n	40c3bc <_malloc_r+0x90>
  40c7b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40c7b4:	e6ee      	b.n	40c594 <_malloc_r+0x268>
  40c7b6:	2301      	movs	r3, #1
  40c7b8:	f8c8 3004 	str.w	r3, [r8, #4]
  40c7bc:	4644      	mov	r4, r8
  40c7be:	2200      	movs	r2, #0
  40c7c0:	e72e      	b.n	40c620 <_malloc_r+0x2f4>
  40c7c2:	1092      	asrs	r2, r2, #2
  40c7c4:	2001      	movs	r0, #1
  40c7c6:	4090      	lsls	r0, r2
  40c7c8:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40c7cc:	4619      	mov	r1, r3
  40c7ce:	4302      	orrs	r2, r0
  40c7d0:	f8c8 2004 	str.w	r2, [r8, #4]
  40c7d4:	e775      	b.n	40c6c2 <_malloc_r+0x396>
  40c7d6:	f240 5354 	movw	r3, #1364	; 0x554
  40c7da:	459c      	cmp	ip, r3
  40c7dc:	d81b      	bhi.n	40c816 <_malloc_r+0x4ea>
  40c7de:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  40c7e2:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40c7e6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40c7ea:	e5e7      	b.n	40c3bc <_malloc_r+0x90>
  40c7ec:	f10a 0a10 	add.w	sl, sl, #16
  40c7f0:	e6a3      	b.n	40c53a <_malloc_r+0x20e>
  40c7f2:	2b54      	cmp	r3, #84	; 0x54
  40c7f4:	d81f      	bhi.n	40c836 <_malloc_r+0x50a>
  40c7f6:	0b0a      	lsrs	r2, r1, #12
  40c7f8:	326e      	adds	r2, #110	; 0x6e
  40c7fa:	0050      	lsls	r0, r2, #1
  40c7fc:	e74f      	b.n	40c69e <_malloc_r+0x372>
  40c7fe:	f3cb 010b 	ubfx	r1, fp, #0, #12
  40c802:	2900      	cmp	r1, #0
  40c804:	f47f aeb1 	bne.w	40c56a <_malloc_r+0x23e>
  40c808:	eb0a 0109 	add.w	r1, sl, r9
  40c80c:	68ba      	ldr	r2, [r7, #8]
  40c80e:	f041 0101 	orr.w	r1, r1, #1
  40c812:	6051      	str	r1, [r2, #4]
  40c814:	e6f6      	b.n	40c604 <_malloc_r+0x2d8>
  40c816:	21fc      	movs	r1, #252	; 0xfc
  40c818:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40c81c:	e5ce      	b.n	40c3bc <_malloc_r+0x90>
  40c81e:	2201      	movs	r2, #1
  40c820:	f04f 0a00 	mov.w	sl, #0
  40c824:	e6cb      	b.n	40c5be <_malloc_r+0x292>
  40c826:	f104 0108 	add.w	r1, r4, #8
  40c82a:	4630      	mov	r0, r6
  40c82c:	f7ff fa7c 	bl	40bd28 <_free_r>
  40c830:	f8da 3000 	ldr.w	r3, [sl]
  40c834:	e6e6      	b.n	40c604 <_malloc_r+0x2d8>
  40c836:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40c83a:	d803      	bhi.n	40c844 <_malloc_r+0x518>
  40c83c:	0bca      	lsrs	r2, r1, #15
  40c83e:	3277      	adds	r2, #119	; 0x77
  40c840:	0050      	lsls	r0, r2, #1
  40c842:	e72c      	b.n	40c69e <_malloc_r+0x372>
  40c844:	f240 5254 	movw	r2, #1364	; 0x554
  40c848:	4293      	cmp	r3, r2
  40c84a:	d803      	bhi.n	40c854 <_malloc_r+0x528>
  40c84c:	0c8a      	lsrs	r2, r1, #18
  40c84e:	327c      	adds	r2, #124	; 0x7c
  40c850:	0050      	lsls	r0, r2, #1
  40c852:	e724      	b.n	40c69e <_malloc_r+0x372>
  40c854:	20fc      	movs	r0, #252	; 0xfc
  40c856:	227e      	movs	r2, #126	; 0x7e
  40c858:	e721      	b.n	40c69e <_malloc_r+0x372>
  40c85a:	687b      	ldr	r3, [r7, #4]
  40c85c:	e78d      	b.n	40c77a <_malloc_r+0x44e>
  40c85e:	bf00      	nop
  40c860:	200005c0 	.word	0x200005c0

0040c864 <memchr>:
  40c864:	0783      	lsls	r3, r0, #30
  40c866:	b470      	push	{r4, r5, r6}
  40c868:	b2c9      	uxtb	r1, r1
  40c86a:	d040      	beq.n	40c8ee <memchr+0x8a>
  40c86c:	1e54      	subs	r4, r2, #1
  40c86e:	b32a      	cbz	r2, 40c8bc <memchr+0x58>
  40c870:	7803      	ldrb	r3, [r0, #0]
  40c872:	428b      	cmp	r3, r1
  40c874:	d023      	beq.n	40c8be <memchr+0x5a>
  40c876:	1c43      	adds	r3, r0, #1
  40c878:	e004      	b.n	40c884 <memchr+0x20>
  40c87a:	b1fc      	cbz	r4, 40c8bc <memchr+0x58>
  40c87c:	7805      	ldrb	r5, [r0, #0]
  40c87e:	4614      	mov	r4, r2
  40c880:	428d      	cmp	r5, r1
  40c882:	d01c      	beq.n	40c8be <memchr+0x5a>
  40c884:	f013 0f03 	tst.w	r3, #3
  40c888:	4618      	mov	r0, r3
  40c88a:	f104 32ff 	add.w	r2, r4, #4294967295
  40c88e:	f103 0301 	add.w	r3, r3, #1
  40c892:	d1f2      	bne.n	40c87a <memchr+0x16>
  40c894:	2c03      	cmp	r4, #3
  40c896:	d814      	bhi.n	40c8c2 <memchr+0x5e>
  40c898:	1e65      	subs	r5, r4, #1
  40c89a:	b354      	cbz	r4, 40c8f2 <memchr+0x8e>
  40c89c:	7803      	ldrb	r3, [r0, #0]
  40c89e:	428b      	cmp	r3, r1
  40c8a0:	d00d      	beq.n	40c8be <memchr+0x5a>
  40c8a2:	1c42      	adds	r2, r0, #1
  40c8a4:	2300      	movs	r3, #0
  40c8a6:	e002      	b.n	40c8ae <memchr+0x4a>
  40c8a8:	7804      	ldrb	r4, [r0, #0]
  40c8aa:	428c      	cmp	r4, r1
  40c8ac:	d007      	beq.n	40c8be <memchr+0x5a>
  40c8ae:	42ab      	cmp	r3, r5
  40c8b0:	4610      	mov	r0, r2
  40c8b2:	f103 0301 	add.w	r3, r3, #1
  40c8b6:	f102 0201 	add.w	r2, r2, #1
  40c8ba:	d1f5      	bne.n	40c8a8 <memchr+0x44>
  40c8bc:	2000      	movs	r0, #0
  40c8be:	bc70      	pop	{r4, r5, r6}
  40c8c0:	4770      	bx	lr
  40c8c2:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40c8c6:	4603      	mov	r3, r0
  40c8c8:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40c8cc:	681a      	ldr	r2, [r3, #0]
  40c8ce:	4618      	mov	r0, r3
  40c8d0:	4072      	eors	r2, r6
  40c8d2:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40c8d6:	ea25 0202 	bic.w	r2, r5, r2
  40c8da:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40c8de:	f103 0304 	add.w	r3, r3, #4
  40c8e2:	d1d9      	bne.n	40c898 <memchr+0x34>
  40c8e4:	3c04      	subs	r4, #4
  40c8e6:	2c03      	cmp	r4, #3
  40c8e8:	4618      	mov	r0, r3
  40c8ea:	d8ef      	bhi.n	40c8cc <memchr+0x68>
  40c8ec:	e7d4      	b.n	40c898 <memchr+0x34>
  40c8ee:	4614      	mov	r4, r2
  40c8f0:	e7d0      	b.n	40c894 <memchr+0x30>
  40c8f2:	4620      	mov	r0, r4
  40c8f4:	e7e3      	b.n	40c8be <memchr+0x5a>
  40c8f6:	bf00      	nop

0040c8f8 <memmove>:
  40c8f8:	4288      	cmp	r0, r1
  40c8fa:	b4f0      	push	{r4, r5, r6, r7}
  40c8fc:	d910      	bls.n	40c920 <memmove+0x28>
  40c8fe:	188c      	adds	r4, r1, r2
  40c900:	42a0      	cmp	r0, r4
  40c902:	d20d      	bcs.n	40c920 <memmove+0x28>
  40c904:	1885      	adds	r5, r0, r2
  40c906:	1e53      	subs	r3, r2, #1
  40c908:	b142      	cbz	r2, 40c91c <memmove+0x24>
  40c90a:	4621      	mov	r1, r4
  40c90c:	462a      	mov	r2, r5
  40c90e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  40c912:	3b01      	subs	r3, #1
  40c914:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40c918:	1c5c      	adds	r4, r3, #1
  40c91a:	d1f8      	bne.n	40c90e <memmove+0x16>
  40c91c:	bcf0      	pop	{r4, r5, r6, r7}
  40c91e:	4770      	bx	lr
  40c920:	2a0f      	cmp	r2, #15
  40c922:	d944      	bls.n	40c9ae <memmove+0xb6>
  40c924:	ea40 0301 	orr.w	r3, r0, r1
  40c928:	079b      	lsls	r3, r3, #30
  40c92a:	d144      	bne.n	40c9b6 <memmove+0xbe>
  40c92c:	f1a2 0710 	sub.w	r7, r2, #16
  40c930:	093f      	lsrs	r7, r7, #4
  40c932:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  40c936:	3610      	adds	r6, #16
  40c938:	460c      	mov	r4, r1
  40c93a:	4603      	mov	r3, r0
  40c93c:	6825      	ldr	r5, [r4, #0]
  40c93e:	3310      	adds	r3, #16
  40c940:	f843 5c10 	str.w	r5, [r3, #-16]
  40c944:	6865      	ldr	r5, [r4, #4]
  40c946:	3410      	adds	r4, #16
  40c948:	f843 5c0c 	str.w	r5, [r3, #-12]
  40c94c:	f854 5c08 	ldr.w	r5, [r4, #-8]
  40c950:	f843 5c08 	str.w	r5, [r3, #-8]
  40c954:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40c958:	f843 5c04 	str.w	r5, [r3, #-4]
  40c95c:	42b3      	cmp	r3, r6
  40c95e:	d1ed      	bne.n	40c93c <memmove+0x44>
  40c960:	1c7b      	adds	r3, r7, #1
  40c962:	f002 0c0f 	and.w	ip, r2, #15
  40c966:	011b      	lsls	r3, r3, #4
  40c968:	f1bc 0f03 	cmp.w	ip, #3
  40c96c:	4419      	add	r1, r3
  40c96e:	4403      	add	r3, r0
  40c970:	d923      	bls.n	40c9ba <memmove+0xc2>
  40c972:	460e      	mov	r6, r1
  40c974:	461d      	mov	r5, r3
  40c976:	4664      	mov	r4, ip
  40c978:	f856 7b04 	ldr.w	r7, [r6], #4
  40c97c:	3c04      	subs	r4, #4
  40c97e:	2c03      	cmp	r4, #3
  40c980:	f845 7b04 	str.w	r7, [r5], #4
  40c984:	d8f8      	bhi.n	40c978 <memmove+0x80>
  40c986:	f1ac 0404 	sub.w	r4, ip, #4
  40c98a:	f024 0403 	bic.w	r4, r4, #3
  40c98e:	3404      	adds	r4, #4
  40c990:	f002 0203 	and.w	r2, r2, #3
  40c994:	4423      	add	r3, r4
  40c996:	4421      	add	r1, r4
  40c998:	2a00      	cmp	r2, #0
  40c99a:	d0bf      	beq.n	40c91c <memmove+0x24>
  40c99c:	441a      	add	r2, r3
  40c99e:	f811 4b01 	ldrb.w	r4, [r1], #1
  40c9a2:	f803 4b01 	strb.w	r4, [r3], #1
  40c9a6:	4293      	cmp	r3, r2
  40c9a8:	d1f9      	bne.n	40c99e <memmove+0xa6>
  40c9aa:	bcf0      	pop	{r4, r5, r6, r7}
  40c9ac:	4770      	bx	lr
  40c9ae:	4603      	mov	r3, r0
  40c9b0:	2a00      	cmp	r2, #0
  40c9b2:	d1f3      	bne.n	40c99c <memmove+0xa4>
  40c9b4:	e7b2      	b.n	40c91c <memmove+0x24>
  40c9b6:	4603      	mov	r3, r0
  40c9b8:	e7f0      	b.n	40c99c <memmove+0xa4>
  40c9ba:	4662      	mov	r2, ip
  40c9bc:	2a00      	cmp	r2, #0
  40c9be:	d1ed      	bne.n	40c99c <memmove+0xa4>
  40c9c0:	e7ac      	b.n	40c91c <memmove+0x24>
  40c9c2:	bf00      	nop

0040c9c4 <__malloc_lock>:
  40c9c4:	4770      	bx	lr
  40c9c6:	bf00      	nop

0040c9c8 <__malloc_unlock>:
  40c9c8:	4770      	bx	lr
  40c9ca:	bf00      	nop

0040c9cc <_Balloc>:
  40c9cc:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40c9ce:	b570      	push	{r4, r5, r6, lr}
  40c9d0:	4605      	mov	r5, r0
  40c9d2:	460c      	mov	r4, r1
  40c9d4:	b14a      	cbz	r2, 40c9ea <_Balloc+0x1e>
  40c9d6:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  40c9da:	b180      	cbz	r0, 40c9fe <_Balloc+0x32>
  40c9dc:	6801      	ldr	r1, [r0, #0]
  40c9de:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40c9e2:	2200      	movs	r2, #0
  40c9e4:	6102      	str	r2, [r0, #16]
  40c9e6:	60c2      	str	r2, [r0, #12]
  40c9e8:	bd70      	pop	{r4, r5, r6, pc}
  40c9ea:	2221      	movs	r2, #33	; 0x21
  40c9ec:	2104      	movs	r1, #4
  40c9ee:	f002 f995 	bl	40ed1c <_calloc_r>
  40c9f2:	64e8      	str	r0, [r5, #76]	; 0x4c
  40c9f4:	4602      	mov	r2, r0
  40c9f6:	2800      	cmp	r0, #0
  40c9f8:	d1ed      	bne.n	40c9d6 <_Balloc+0xa>
  40c9fa:	2000      	movs	r0, #0
  40c9fc:	bd70      	pop	{r4, r5, r6, pc}
  40c9fe:	2101      	movs	r1, #1
  40ca00:	fa01 f604 	lsl.w	r6, r1, r4
  40ca04:	1d72      	adds	r2, r6, #5
  40ca06:	4628      	mov	r0, r5
  40ca08:	0092      	lsls	r2, r2, #2
  40ca0a:	f002 f987 	bl	40ed1c <_calloc_r>
  40ca0e:	2800      	cmp	r0, #0
  40ca10:	d0f3      	beq.n	40c9fa <_Balloc+0x2e>
  40ca12:	6044      	str	r4, [r0, #4]
  40ca14:	6086      	str	r6, [r0, #8]
  40ca16:	e7e4      	b.n	40c9e2 <_Balloc+0x16>

0040ca18 <_Bfree>:
  40ca18:	b131      	cbz	r1, 40ca28 <_Bfree+0x10>
  40ca1a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40ca1c:	684a      	ldr	r2, [r1, #4]
  40ca1e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40ca22:	6008      	str	r0, [r1, #0]
  40ca24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40ca28:	4770      	bx	lr
  40ca2a:	bf00      	nop

0040ca2c <__multadd>:
  40ca2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40ca30:	690f      	ldr	r7, [r1, #16]
  40ca32:	b083      	sub	sp, #12
  40ca34:	4688      	mov	r8, r1
  40ca36:	4681      	mov	r9, r0
  40ca38:	f101 0514 	add.w	r5, r1, #20
  40ca3c:	2400      	movs	r4, #0
  40ca3e:	682e      	ldr	r6, [r5, #0]
  40ca40:	3401      	adds	r4, #1
  40ca42:	b2b1      	uxth	r1, r6
  40ca44:	0c36      	lsrs	r6, r6, #16
  40ca46:	fb02 3301 	mla	r3, r2, r1, r3
  40ca4a:	fb02 f606 	mul.w	r6, r2, r6
  40ca4e:	b299      	uxth	r1, r3
  40ca50:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  40ca54:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40ca58:	42a7      	cmp	r7, r4
  40ca5a:	f845 1b04 	str.w	r1, [r5], #4
  40ca5e:	ea4f 4313 	mov.w	r3, r3, lsr #16
  40ca62:	dcec      	bgt.n	40ca3e <__multadd+0x12>
  40ca64:	b14b      	cbz	r3, 40ca7a <__multadd+0x4e>
  40ca66:	f8d8 2008 	ldr.w	r2, [r8, #8]
  40ca6a:	4297      	cmp	r7, r2
  40ca6c:	da09      	bge.n	40ca82 <__multadd+0x56>
  40ca6e:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  40ca72:	3701      	adds	r7, #1
  40ca74:	6153      	str	r3, [r2, #20]
  40ca76:	f8c8 7010 	str.w	r7, [r8, #16]
  40ca7a:	4640      	mov	r0, r8
  40ca7c:	b003      	add	sp, #12
  40ca7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40ca82:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40ca86:	4648      	mov	r0, r9
  40ca88:	3101      	adds	r1, #1
  40ca8a:	9301      	str	r3, [sp, #4]
  40ca8c:	f7ff ff9e 	bl	40c9cc <_Balloc>
  40ca90:	f8d8 2010 	ldr.w	r2, [r8, #16]
  40ca94:	f108 010c 	add.w	r1, r8, #12
  40ca98:	3202      	adds	r2, #2
  40ca9a:	4604      	mov	r4, r0
  40ca9c:	0092      	lsls	r2, r2, #2
  40ca9e:	300c      	adds	r0, #12
  40caa0:	f7fb fb96 	bl	4081d0 <memcpy>
  40caa4:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  40caa8:	f8d8 1004 	ldr.w	r1, [r8, #4]
  40caac:	9b01      	ldr	r3, [sp, #4]
  40caae:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40cab2:	f8c8 0000 	str.w	r0, [r8]
  40cab6:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  40caba:	46a0      	mov	r8, r4
  40cabc:	e7d7      	b.n	40ca6e <__multadd+0x42>
  40cabe:	bf00      	nop

0040cac0 <__hi0bits>:
  40cac0:	0c03      	lsrs	r3, r0, #16
  40cac2:	041b      	lsls	r3, r3, #16
  40cac4:	b9b3      	cbnz	r3, 40caf4 <__hi0bits+0x34>
  40cac6:	0400      	lsls	r0, r0, #16
  40cac8:	2310      	movs	r3, #16
  40caca:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40cace:	bf04      	itt	eq
  40cad0:	0200      	lsleq	r0, r0, #8
  40cad2:	3308      	addeq	r3, #8
  40cad4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  40cad8:	bf04      	itt	eq
  40cada:	0100      	lsleq	r0, r0, #4
  40cadc:	3304      	addeq	r3, #4
  40cade:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40cae2:	bf04      	itt	eq
  40cae4:	0080      	lsleq	r0, r0, #2
  40cae6:	3302      	addeq	r3, #2
  40cae8:	2800      	cmp	r0, #0
  40caea:	db07      	blt.n	40cafc <__hi0bits+0x3c>
  40caec:	0042      	lsls	r2, r0, #1
  40caee:	d403      	bmi.n	40caf8 <__hi0bits+0x38>
  40caf0:	2020      	movs	r0, #32
  40caf2:	4770      	bx	lr
  40caf4:	2300      	movs	r3, #0
  40caf6:	e7e8      	b.n	40caca <__hi0bits+0xa>
  40caf8:	1c58      	adds	r0, r3, #1
  40cafa:	4770      	bx	lr
  40cafc:	4618      	mov	r0, r3
  40cafe:	4770      	bx	lr

0040cb00 <__lo0bits>:
  40cb00:	6803      	ldr	r3, [r0, #0]
  40cb02:	f013 0207 	ands.w	r2, r3, #7
  40cb06:	d007      	beq.n	40cb18 <__lo0bits+0x18>
  40cb08:	07d9      	lsls	r1, r3, #31
  40cb0a:	d420      	bmi.n	40cb4e <__lo0bits+0x4e>
  40cb0c:	079a      	lsls	r2, r3, #30
  40cb0e:	d420      	bmi.n	40cb52 <__lo0bits+0x52>
  40cb10:	089b      	lsrs	r3, r3, #2
  40cb12:	6003      	str	r3, [r0, #0]
  40cb14:	2002      	movs	r0, #2
  40cb16:	4770      	bx	lr
  40cb18:	b299      	uxth	r1, r3
  40cb1a:	b909      	cbnz	r1, 40cb20 <__lo0bits+0x20>
  40cb1c:	0c1b      	lsrs	r3, r3, #16
  40cb1e:	2210      	movs	r2, #16
  40cb20:	f013 0fff 	tst.w	r3, #255	; 0xff
  40cb24:	bf04      	itt	eq
  40cb26:	0a1b      	lsreq	r3, r3, #8
  40cb28:	3208      	addeq	r2, #8
  40cb2a:	0719      	lsls	r1, r3, #28
  40cb2c:	bf04      	itt	eq
  40cb2e:	091b      	lsreq	r3, r3, #4
  40cb30:	3204      	addeq	r2, #4
  40cb32:	0799      	lsls	r1, r3, #30
  40cb34:	bf04      	itt	eq
  40cb36:	089b      	lsreq	r3, r3, #2
  40cb38:	3202      	addeq	r2, #2
  40cb3a:	07d9      	lsls	r1, r3, #31
  40cb3c:	d404      	bmi.n	40cb48 <__lo0bits+0x48>
  40cb3e:	085b      	lsrs	r3, r3, #1
  40cb40:	d101      	bne.n	40cb46 <__lo0bits+0x46>
  40cb42:	2020      	movs	r0, #32
  40cb44:	4770      	bx	lr
  40cb46:	3201      	adds	r2, #1
  40cb48:	6003      	str	r3, [r0, #0]
  40cb4a:	4610      	mov	r0, r2
  40cb4c:	4770      	bx	lr
  40cb4e:	2000      	movs	r0, #0
  40cb50:	4770      	bx	lr
  40cb52:	085b      	lsrs	r3, r3, #1
  40cb54:	6003      	str	r3, [r0, #0]
  40cb56:	2001      	movs	r0, #1
  40cb58:	4770      	bx	lr
  40cb5a:	bf00      	nop

0040cb5c <__i2b>:
  40cb5c:	b510      	push	{r4, lr}
  40cb5e:	460c      	mov	r4, r1
  40cb60:	2101      	movs	r1, #1
  40cb62:	f7ff ff33 	bl	40c9cc <_Balloc>
  40cb66:	2201      	movs	r2, #1
  40cb68:	6144      	str	r4, [r0, #20]
  40cb6a:	6102      	str	r2, [r0, #16]
  40cb6c:	bd10      	pop	{r4, pc}
  40cb6e:	bf00      	nop

0040cb70 <__multiply>:
  40cb70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cb74:	690d      	ldr	r5, [r1, #16]
  40cb76:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40cb7a:	b085      	sub	sp, #20
  40cb7c:	454d      	cmp	r5, r9
  40cb7e:	460c      	mov	r4, r1
  40cb80:	4692      	mov	sl, r2
  40cb82:	da04      	bge.n	40cb8e <__multiply+0x1e>
  40cb84:	462a      	mov	r2, r5
  40cb86:	4654      	mov	r4, sl
  40cb88:	464d      	mov	r5, r9
  40cb8a:	468a      	mov	sl, r1
  40cb8c:	4691      	mov	r9, r2
  40cb8e:	68a3      	ldr	r3, [r4, #8]
  40cb90:	eb05 0709 	add.w	r7, r5, r9
  40cb94:	6861      	ldr	r1, [r4, #4]
  40cb96:	429f      	cmp	r7, r3
  40cb98:	bfc8      	it	gt
  40cb9a:	3101      	addgt	r1, #1
  40cb9c:	f7ff ff16 	bl	40c9cc <_Balloc>
  40cba0:	f100 0614 	add.w	r6, r0, #20
  40cba4:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40cba8:	4546      	cmp	r6, r8
  40cbaa:	9001      	str	r0, [sp, #4]
  40cbac:	d205      	bcs.n	40cbba <__multiply+0x4a>
  40cbae:	4633      	mov	r3, r6
  40cbb0:	2000      	movs	r0, #0
  40cbb2:	f843 0b04 	str.w	r0, [r3], #4
  40cbb6:	4598      	cmp	r8, r3
  40cbb8:	d8fb      	bhi.n	40cbb2 <__multiply+0x42>
  40cbba:	f10a 0c14 	add.w	ip, sl, #20
  40cbbe:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  40cbc2:	3414      	adds	r4, #20
  40cbc4:	45cc      	cmp	ip, r9
  40cbc6:	9400      	str	r4, [sp, #0]
  40cbc8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  40cbcc:	d25b      	bcs.n	40cc86 <__multiply+0x116>
  40cbce:	f8cd 8008 	str.w	r8, [sp, #8]
  40cbd2:	9703      	str	r7, [sp, #12]
  40cbd4:	46c8      	mov	r8, r9
  40cbd6:	f85c 3b04 	ldr.w	r3, [ip], #4
  40cbda:	b29c      	uxth	r4, r3
  40cbdc:	b324      	cbz	r4, 40cc28 <__multiply+0xb8>
  40cbde:	9a00      	ldr	r2, [sp, #0]
  40cbe0:	4633      	mov	r3, r6
  40cbe2:	f04f 0900 	mov.w	r9, #0
  40cbe6:	e000      	b.n	40cbea <__multiply+0x7a>
  40cbe8:	460b      	mov	r3, r1
  40cbea:	f852 7b04 	ldr.w	r7, [r2], #4
  40cbee:	6819      	ldr	r1, [r3, #0]
  40cbf0:	fa1f fb87 	uxth.w	fp, r7
  40cbf4:	fa1f fa81 	uxth.w	sl, r1
  40cbf8:	0c38      	lsrs	r0, r7, #16
  40cbfa:	0c09      	lsrs	r1, r1, #16
  40cbfc:	fb04 aa0b 	mla	sl, r4, fp, sl
  40cc00:	fb04 1000 	mla	r0, r4, r0, r1
  40cc04:	44d1      	add	r9, sl
  40cc06:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  40cc0a:	fa1f f989 	uxth.w	r9, r9
  40cc0e:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  40cc12:	4619      	mov	r1, r3
  40cc14:	4295      	cmp	r5, r2
  40cc16:	ea4f 4910 	mov.w	r9, r0, lsr #16
  40cc1a:	f841 7b04 	str.w	r7, [r1], #4
  40cc1e:	d8e3      	bhi.n	40cbe8 <__multiply+0x78>
  40cc20:	f8c3 9004 	str.w	r9, [r3, #4]
  40cc24:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  40cc28:	ea5f 4913 	movs.w	r9, r3, lsr #16
  40cc2c:	d024      	beq.n	40cc78 <__multiply+0x108>
  40cc2e:	f8d6 a000 	ldr.w	sl, [r6]
  40cc32:	9b00      	ldr	r3, [sp, #0]
  40cc34:	4650      	mov	r0, sl
  40cc36:	4631      	mov	r1, r6
  40cc38:	f04f 0b00 	mov.w	fp, #0
  40cc3c:	e000      	b.n	40cc40 <__multiply+0xd0>
  40cc3e:	4611      	mov	r1, r2
  40cc40:	881a      	ldrh	r2, [r3, #0]
  40cc42:	0c00      	lsrs	r0, r0, #16
  40cc44:	fb09 0002 	mla	r0, r9, r2, r0
  40cc48:	fa1f fa8a 	uxth.w	sl, sl
  40cc4c:	4483      	add	fp, r0
  40cc4e:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  40cc52:	460a      	mov	r2, r1
  40cc54:	f842 0b04 	str.w	r0, [r2], #4
  40cc58:	f853 7b04 	ldr.w	r7, [r3], #4
  40cc5c:	6848      	ldr	r0, [r1, #4]
  40cc5e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40cc62:	b284      	uxth	r4, r0
  40cc64:	fb09 4a0a 	mla	sl, r9, sl, r4
  40cc68:	429d      	cmp	r5, r3
  40cc6a:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  40cc6e:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  40cc72:	d8e4      	bhi.n	40cc3e <__multiply+0xce>
  40cc74:	f8c1 a004 	str.w	sl, [r1, #4]
  40cc78:	45e0      	cmp	r8, ip
  40cc7a:	f106 0604 	add.w	r6, r6, #4
  40cc7e:	d8aa      	bhi.n	40cbd6 <__multiply+0x66>
  40cc80:	f8dd 8008 	ldr.w	r8, [sp, #8]
  40cc84:	9f03      	ldr	r7, [sp, #12]
  40cc86:	2f00      	cmp	r7, #0
  40cc88:	dd0a      	ble.n	40cca0 <__multiply+0x130>
  40cc8a:	f858 3c04 	ldr.w	r3, [r8, #-4]
  40cc8e:	f1a8 0804 	sub.w	r8, r8, #4
  40cc92:	b11b      	cbz	r3, 40cc9c <__multiply+0x12c>
  40cc94:	e004      	b.n	40cca0 <__multiply+0x130>
  40cc96:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40cc9a:	b90b      	cbnz	r3, 40cca0 <__multiply+0x130>
  40cc9c:	3f01      	subs	r7, #1
  40cc9e:	d1fa      	bne.n	40cc96 <__multiply+0x126>
  40cca0:	9b01      	ldr	r3, [sp, #4]
  40cca2:	4618      	mov	r0, r3
  40cca4:	611f      	str	r7, [r3, #16]
  40cca6:	b005      	add	sp, #20
  40cca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040ccac <__pow5mult>:
  40ccac:	f012 0303 	ands.w	r3, r2, #3
  40ccb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ccb4:	4614      	mov	r4, r2
  40ccb6:	4607      	mov	r7, r0
  40ccb8:	460e      	mov	r6, r1
  40ccba:	d12c      	bne.n	40cd16 <__pow5mult+0x6a>
  40ccbc:	10a4      	asrs	r4, r4, #2
  40ccbe:	d01c      	beq.n	40ccfa <__pow5mult+0x4e>
  40ccc0:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40ccc2:	2d00      	cmp	r5, #0
  40ccc4:	d030      	beq.n	40cd28 <__pow5mult+0x7c>
  40ccc6:	f04f 0800 	mov.w	r8, #0
  40ccca:	e004      	b.n	40ccd6 <__pow5mult+0x2a>
  40cccc:	1064      	asrs	r4, r4, #1
  40ccce:	d014      	beq.n	40ccfa <__pow5mult+0x4e>
  40ccd0:	6828      	ldr	r0, [r5, #0]
  40ccd2:	b1a8      	cbz	r0, 40cd00 <__pow5mult+0x54>
  40ccd4:	4605      	mov	r5, r0
  40ccd6:	07e3      	lsls	r3, r4, #31
  40ccd8:	d5f8      	bpl.n	40cccc <__pow5mult+0x20>
  40ccda:	4638      	mov	r0, r7
  40ccdc:	4631      	mov	r1, r6
  40ccde:	462a      	mov	r2, r5
  40cce0:	f7ff ff46 	bl	40cb70 <__multiply>
  40cce4:	b1ae      	cbz	r6, 40cd12 <__pow5mult+0x66>
  40cce6:	6872      	ldr	r2, [r6, #4]
  40cce8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ccea:	1064      	asrs	r4, r4, #1
  40ccec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ccf0:	6031      	str	r1, [r6, #0]
  40ccf2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40ccf6:	4606      	mov	r6, r0
  40ccf8:	d1ea      	bne.n	40ccd0 <__pow5mult+0x24>
  40ccfa:	4630      	mov	r0, r6
  40ccfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cd00:	4638      	mov	r0, r7
  40cd02:	4629      	mov	r1, r5
  40cd04:	462a      	mov	r2, r5
  40cd06:	f7ff ff33 	bl	40cb70 <__multiply>
  40cd0a:	6028      	str	r0, [r5, #0]
  40cd0c:	f8c0 8000 	str.w	r8, [r0]
  40cd10:	e7e0      	b.n	40ccd4 <__pow5mult+0x28>
  40cd12:	4606      	mov	r6, r0
  40cd14:	e7da      	b.n	40cccc <__pow5mult+0x20>
  40cd16:	4a0b      	ldr	r2, [pc, #44]	; (40cd44 <__pow5mult+0x98>)
  40cd18:	3b01      	subs	r3, #1
  40cd1a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40cd1e:	2300      	movs	r3, #0
  40cd20:	f7ff fe84 	bl	40ca2c <__multadd>
  40cd24:	4606      	mov	r6, r0
  40cd26:	e7c9      	b.n	40ccbc <__pow5mult+0x10>
  40cd28:	2101      	movs	r1, #1
  40cd2a:	4638      	mov	r0, r7
  40cd2c:	f7ff fe4e 	bl	40c9cc <_Balloc>
  40cd30:	f240 2171 	movw	r1, #625	; 0x271
  40cd34:	2201      	movs	r2, #1
  40cd36:	2300      	movs	r3, #0
  40cd38:	6141      	str	r1, [r0, #20]
  40cd3a:	6102      	str	r2, [r0, #16]
  40cd3c:	4605      	mov	r5, r0
  40cd3e:	64b8      	str	r0, [r7, #72]	; 0x48
  40cd40:	6003      	str	r3, [r0, #0]
  40cd42:	e7c0      	b.n	40ccc6 <__pow5mult+0x1a>
  40cd44:	004101a0 	.word	0x004101a0

0040cd48 <__lshift>:
  40cd48:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cd4c:	690b      	ldr	r3, [r1, #16]
  40cd4e:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40cd52:	eb0a 0903 	add.w	r9, sl, r3
  40cd56:	688b      	ldr	r3, [r1, #8]
  40cd58:	f109 0601 	add.w	r6, r9, #1
  40cd5c:	429e      	cmp	r6, r3
  40cd5e:	460f      	mov	r7, r1
  40cd60:	4693      	mov	fp, r2
  40cd62:	4680      	mov	r8, r0
  40cd64:	6849      	ldr	r1, [r1, #4]
  40cd66:	dd04      	ble.n	40cd72 <__lshift+0x2a>
  40cd68:	005b      	lsls	r3, r3, #1
  40cd6a:	429e      	cmp	r6, r3
  40cd6c:	f101 0101 	add.w	r1, r1, #1
  40cd70:	dcfa      	bgt.n	40cd68 <__lshift+0x20>
  40cd72:	4640      	mov	r0, r8
  40cd74:	f7ff fe2a 	bl	40c9cc <_Balloc>
  40cd78:	f1ba 0f00 	cmp.w	sl, #0
  40cd7c:	f100 0414 	add.w	r4, r0, #20
  40cd80:	dd09      	ble.n	40cd96 <__lshift+0x4e>
  40cd82:	2300      	movs	r3, #0
  40cd84:	461a      	mov	r2, r3
  40cd86:	4625      	mov	r5, r4
  40cd88:	3301      	adds	r3, #1
  40cd8a:	4553      	cmp	r3, sl
  40cd8c:	f845 2b04 	str.w	r2, [r5], #4
  40cd90:	d1fa      	bne.n	40cd88 <__lshift+0x40>
  40cd92:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40cd96:	693a      	ldr	r2, [r7, #16]
  40cd98:	f107 0314 	add.w	r3, r7, #20
  40cd9c:	f01b 0b1f 	ands.w	fp, fp, #31
  40cda0:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  40cda4:	d021      	beq.n	40cdea <__lshift+0xa2>
  40cda6:	f1cb 0a20 	rsb	sl, fp, #32
  40cdaa:	2200      	movs	r2, #0
  40cdac:	e000      	b.n	40cdb0 <__lshift+0x68>
  40cdae:	462c      	mov	r4, r5
  40cdb0:	6819      	ldr	r1, [r3, #0]
  40cdb2:	4625      	mov	r5, r4
  40cdb4:	fa01 f10b 	lsl.w	r1, r1, fp
  40cdb8:	430a      	orrs	r2, r1
  40cdba:	f845 2b04 	str.w	r2, [r5], #4
  40cdbe:	f853 2b04 	ldr.w	r2, [r3], #4
  40cdc2:	4563      	cmp	r3, ip
  40cdc4:	fa22 f20a 	lsr.w	r2, r2, sl
  40cdc8:	d3f1      	bcc.n	40cdae <__lshift+0x66>
  40cdca:	6062      	str	r2, [r4, #4]
  40cdcc:	b10a      	cbz	r2, 40cdd2 <__lshift+0x8a>
  40cdce:	f109 0602 	add.w	r6, r9, #2
  40cdd2:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  40cdd6:	687a      	ldr	r2, [r7, #4]
  40cdd8:	3e01      	subs	r6, #1
  40cdda:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40cdde:	6106      	str	r6, [r0, #16]
  40cde0:	6039      	str	r1, [r7, #0]
  40cde2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40cde6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cdea:	f853 2b04 	ldr.w	r2, [r3], #4
  40cdee:	459c      	cmp	ip, r3
  40cdf0:	f844 2b04 	str.w	r2, [r4], #4
  40cdf4:	d9ed      	bls.n	40cdd2 <__lshift+0x8a>
  40cdf6:	f853 2b04 	ldr.w	r2, [r3], #4
  40cdfa:	459c      	cmp	ip, r3
  40cdfc:	f844 2b04 	str.w	r2, [r4], #4
  40ce00:	d8f3      	bhi.n	40cdea <__lshift+0xa2>
  40ce02:	e7e6      	b.n	40cdd2 <__lshift+0x8a>

0040ce04 <__mcmp>:
  40ce04:	6902      	ldr	r2, [r0, #16]
  40ce06:	690b      	ldr	r3, [r1, #16]
  40ce08:	b410      	push	{r4}
  40ce0a:	1ad2      	subs	r2, r2, r3
  40ce0c:	d115      	bne.n	40ce3a <__mcmp+0x36>
  40ce0e:	009b      	lsls	r3, r3, #2
  40ce10:	3014      	adds	r0, #20
  40ce12:	3114      	adds	r1, #20
  40ce14:	4419      	add	r1, r3
  40ce16:	4403      	add	r3, r0
  40ce18:	e001      	b.n	40ce1e <__mcmp+0x1a>
  40ce1a:	4298      	cmp	r0, r3
  40ce1c:	d211      	bcs.n	40ce42 <__mcmp+0x3e>
  40ce1e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40ce22:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40ce26:	42a2      	cmp	r2, r4
  40ce28:	d0f7      	beq.n	40ce1a <__mcmp+0x16>
  40ce2a:	4294      	cmp	r4, r2
  40ce2c:	bf94      	ite	ls
  40ce2e:	2001      	movls	r0, #1
  40ce30:	f04f 30ff 	movhi.w	r0, #4294967295
  40ce34:	f85d 4b04 	ldr.w	r4, [sp], #4
  40ce38:	4770      	bx	lr
  40ce3a:	4610      	mov	r0, r2
  40ce3c:	f85d 4b04 	ldr.w	r4, [sp], #4
  40ce40:	4770      	bx	lr
  40ce42:	2000      	movs	r0, #0
  40ce44:	f85d 4b04 	ldr.w	r4, [sp], #4
  40ce48:	4770      	bx	lr
  40ce4a:	bf00      	nop

0040ce4c <__mdiff>:
  40ce4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40ce50:	460d      	mov	r5, r1
  40ce52:	4604      	mov	r4, r0
  40ce54:	4611      	mov	r1, r2
  40ce56:	4628      	mov	r0, r5
  40ce58:	4616      	mov	r6, r2
  40ce5a:	f7ff ffd3 	bl	40ce04 <__mcmp>
  40ce5e:	1e07      	subs	r7, r0, #0
  40ce60:	d056      	beq.n	40cf10 <__mdiff+0xc4>
  40ce62:	db4f      	blt.n	40cf04 <__mdiff+0xb8>
  40ce64:	f04f 0900 	mov.w	r9, #0
  40ce68:	6869      	ldr	r1, [r5, #4]
  40ce6a:	4620      	mov	r0, r4
  40ce6c:	f7ff fdae 	bl	40c9cc <_Balloc>
  40ce70:	692f      	ldr	r7, [r5, #16]
  40ce72:	6932      	ldr	r2, [r6, #16]
  40ce74:	3514      	adds	r5, #20
  40ce76:	3614      	adds	r6, #20
  40ce78:	f8c0 900c 	str.w	r9, [r0, #12]
  40ce7c:	f100 0314 	add.w	r3, r0, #20
  40ce80:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  40ce84:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40ce88:	2100      	movs	r1, #0
  40ce8a:	f855 4b04 	ldr.w	r4, [r5], #4
  40ce8e:	f856 2b04 	ldr.w	r2, [r6], #4
  40ce92:	fa1f fa84 	uxth.w	sl, r4
  40ce96:	448a      	add	sl, r1
  40ce98:	fa1f f982 	uxth.w	r9, r2
  40ce9c:	0c11      	lsrs	r1, r2, #16
  40ce9e:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  40cea2:	ebc9 020a 	rsb	r2, r9, sl
  40cea6:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40ceaa:	b292      	uxth	r2, r2
  40ceac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40ceb0:	45b0      	cmp	r8, r6
  40ceb2:	f843 2b04 	str.w	r2, [r3], #4
  40ceb6:	ea4f 4121 	mov.w	r1, r1, asr #16
  40ceba:	462c      	mov	r4, r5
  40cebc:	d8e5      	bhi.n	40ce8a <__mdiff+0x3e>
  40cebe:	45ac      	cmp	ip, r5
  40cec0:	4698      	mov	r8, r3
  40cec2:	d915      	bls.n	40cef0 <__mdiff+0xa4>
  40cec4:	f854 6b04 	ldr.w	r6, [r4], #4
  40cec8:	b2b2      	uxth	r2, r6
  40ceca:	4411      	add	r1, r2
  40cecc:	0c36      	lsrs	r6, r6, #16
  40cece:	eb06 4621 	add.w	r6, r6, r1, asr #16
  40ced2:	b289      	uxth	r1, r1
  40ced4:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  40ced8:	45a4      	cmp	ip, r4
  40ceda:	f843 2b04 	str.w	r2, [r3], #4
  40cede:	ea4f 4126 	mov.w	r1, r6, asr #16
  40cee2:	d8ef      	bhi.n	40cec4 <__mdiff+0x78>
  40cee4:	43eb      	mvns	r3, r5
  40cee6:	4463      	add	r3, ip
  40cee8:	f023 0303 	bic.w	r3, r3, #3
  40ceec:	3304      	adds	r3, #4
  40ceee:	4443      	add	r3, r8
  40cef0:	3b04      	subs	r3, #4
  40cef2:	b922      	cbnz	r2, 40cefe <__mdiff+0xb2>
  40cef4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40cef8:	3f01      	subs	r7, #1
  40cefa:	2a00      	cmp	r2, #0
  40cefc:	d0fa      	beq.n	40cef4 <__mdiff+0xa8>
  40cefe:	6107      	str	r7, [r0, #16]
  40cf00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cf04:	462b      	mov	r3, r5
  40cf06:	f04f 0901 	mov.w	r9, #1
  40cf0a:	4635      	mov	r5, r6
  40cf0c:	461e      	mov	r6, r3
  40cf0e:	e7ab      	b.n	40ce68 <__mdiff+0x1c>
  40cf10:	4620      	mov	r0, r4
  40cf12:	4639      	mov	r1, r7
  40cf14:	f7ff fd5a 	bl	40c9cc <_Balloc>
  40cf18:	2301      	movs	r3, #1
  40cf1a:	6147      	str	r7, [r0, #20]
  40cf1c:	6103      	str	r3, [r0, #16]
  40cf1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40cf22:	bf00      	nop

0040cf24 <__d2b>:
  40cf24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40cf28:	2101      	movs	r1, #1
  40cf2a:	b083      	sub	sp, #12
  40cf2c:	461d      	mov	r5, r3
  40cf2e:	f3c3 560a 	ubfx	r6, r3, #20, #11
  40cf32:	4614      	mov	r4, r2
  40cf34:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40cf36:	f7ff fd49 	bl	40c9cc <_Balloc>
  40cf3a:	f3c5 0313 	ubfx	r3, r5, #0, #20
  40cf3e:	4680      	mov	r8, r0
  40cf40:	b10e      	cbz	r6, 40cf46 <__d2b+0x22>
  40cf42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40cf46:	9301      	str	r3, [sp, #4]
  40cf48:	b324      	cbz	r4, 40cf94 <__d2b+0x70>
  40cf4a:	a802      	add	r0, sp, #8
  40cf4c:	f840 4d08 	str.w	r4, [r0, #-8]!
  40cf50:	4668      	mov	r0, sp
  40cf52:	f7ff fdd5 	bl	40cb00 <__lo0bits>
  40cf56:	2800      	cmp	r0, #0
  40cf58:	d135      	bne.n	40cfc6 <__d2b+0xa2>
  40cf5a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40cf5e:	f8c8 2014 	str.w	r2, [r8, #20]
  40cf62:	2b00      	cmp	r3, #0
  40cf64:	bf0c      	ite	eq
  40cf66:	2401      	moveq	r4, #1
  40cf68:	2402      	movne	r4, #2
  40cf6a:	f8c8 3018 	str.w	r3, [r8, #24]
  40cf6e:	f8c8 4010 	str.w	r4, [r8, #16]
  40cf72:	b9de      	cbnz	r6, 40cfac <__d2b+0x88>
  40cf74:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  40cf78:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40cf7c:	6038      	str	r0, [r7, #0]
  40cf7e:	6918      	ldr	r0, [r3, #16]
  40cf80:	f7ff fd9e 	bl	40cac0 <__hi0bits>
  40cf84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40cf86:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  40cf8a:	6018      	str	r0, [r3, #0]
  40cf8c:	4640      	mov	r0, r8
  40cf8e:	b003      	add	sp, #12
  40cf90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40cf94:	a801      	add	r0, sp, #4
  40cf96:	f7ff fdb3 	bl	40cb00 <__lo0bits>
  40cf9a:	9b01      	ldr	r3, [sp, #4]
  40cf9c:	2401      	movs	r4, #1
  40cf9e:	3020      	adds	r0, #32
  40cfa0:	f8c8 3014 	str.w	r3, [r8, #20]
  40cfa4:	f8c8 4010 	str.w	r4, [r8, #16]
  40cfa8:	2e00      	cmp	r6, #0
  40cfaa:	d0e3      	beq.n	40cf74 <__d2b+0x50>
  40cfac:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  40cfb0:	eb09 0300 	add.w	r3, r9, r0
  40cfb4:	603b      	str	r3, [r7, #0]
  40cfb6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40cfb8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40cfbc:	6018      	str	r0, [r3, #0]
  40cfbe:	4640      	mov	r0, r8
  40cfc0:	b003      	add	sp, #12
  40cfc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40cfc6:	9b01      	ldr	r3, [sp, #4]
  40cfc8:	f1c0 0120 	rsb	r1, r0, #32
  40cfcc:	fa03 f101 	lsl.w	r1, r3, r1
  40cfd0:	40c3      	lsrs	r3, r0
  40cfd2:	9a00      	ldr	r2, [sp, #0]
  40cfd4:	9301      	str	r3, [sp, #4]
  40cfd6:	430a      	orrs	r2, r1
  40cfd8:	f8c8 2014 	str.w	r2, [r8, #20]
  40cfdc:	e7c1      	b.n	40cf62 <__d2b+0x3e>
  40cfde:	bf00      	nop

0040cfe0 <_realloc_r>:
  40cfe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cfe4:	460c      	mov	r4, r1
  40cfe6:	b083      	sub	sp, #12
  40cfe8:	4690      	mov	r8, r2
  40cfea:	4681      	mov	r9, r0
  40cfec:	2900      	cmp	r1, #0
  40cfee:	f000 80ba 	beq.w	40d166 <_realloc_r+0x186>
  40cff2:	f7ff fce7 	bl	40c9c4 <__malloc_lock>
  40cff6:	f108 060b 	add.w	r6, r8, #11
  40cffa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40cffe:	2e16      	cmp	r6, #22
  40d000:	f023 0503 	bic.w	r5, r3, #3
  40d004:	f1a4 0708 	sub.w	r7, r4, #8
  40d008:	d84b      	bhi.n	40d0a2 <_realloc_r+0xc2>
  40d00a:	2110      	movs	r1, #16
  40d00c:	460e      	mov	r6, r1
  40d00e:	45b0      	cmp	r8, r6
  40d010:	d84c      	bhi.n	40d0ac <_realloc_r+0xcc>
  40d012:	428d      	cmp	r5, r1
  40d014:	da51      	bge.n	40d0ba <_realloc_r+0xda>
  40d016:	f8df b384 	ldr.w	fp, [pc, #900]	; 40d39c <_realloc_r+0x3bc>
  40d01a:	1978      	adds	r0, r7, r5
  40d01c:	f8db e008 	ldr.w	lr, [fp, #8]
  40d020:	4586      	cmp	lr, r0
  40d022:	f000 80a6 	beq.w	40d172 <_realloc_r+0x192>
  40d026:	6842      	ldr	r2, [r0, #4]
  40d028:	f022 0c01 	bic.w	ip, r2, #1
  40d02c:	4484      	add	ip, r0
  40d02e:	f8dc c004 	ldr.w	ip, [ip, #4]
  40d032:	f01c 0f01 	tst.w	ip, #1
  40d036:	d054      	beq.n	40d0e2 <_realloc_r+0x102>
  40d038:	2200      	movs	r2, #0
  40d03a:	4610      	mov	r0, r2
  40d03c:	07db      	lsls	r3, r3, #31
  40d03e:	d46f      	bmi.n	40d120 <_realloc_r+0x140>
  40d040:	f854 3c08 	ldr.w	r3, [r4, #-8]
  40d044:	ebc3 0a07 	rsb	sl, r3, r7
  40d048:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d04c:	f023 0303 	bic.w	r3, r3, #3
  40d050:	442b      	add	r3, r5
  40d052:	2800      	cmp	r0, #0
  40d054:	d062      	beq.n	40d11c <_realloc_r+0x13c>
  40d056:	4570      	cmp	r0, lr
  40d058:	f000 80e9 	beq.w	40d22e <_realloc_r+0x24e>
  40d05c:	eb02 0e03 	add.w	lr, r2, r3
  40d060:	458e      	cmp	lr, r1
  40d062:	db5b      	blt.n	40d11c <_realloc_r+0x13c>
  40d064:	68c3      	ldr	r3, [r0, #12]
  40d066:	6882      	ldr	r2, [r0, #8]
  40d068:	46d0      	mov	r8, sl
  40d06a:	60d3      	str	r3, [r2, #12]
  40d06c:	609a      	str	r2, [r3, #8]
  40d06e:	f858 1f08 	ldr.w	r1, [r8, #8]!
  40d072:	f8da 300c 	ldr.w	r3, [sl, #12]
  40d076:	1f2a      	subs	r2, r5, #4
  40d078:	2a24      	cmp	r2, #36	; 0x24
  40d07a:	60cb      	str	r3, [r1, #12]
  40d07c:	6099      	str	r1, [r3, #8]
  40d07e:	f200 8123 	bhi.w	40d2c8 <_realloc_r+0x2e8>
  40d082:	2a13      	cmp	r2, #19
  40d084:	f240 80b0 	bls.w	40d1e8 <_realloc_r+0x208>
  40d088:	6823      	ldr	r3, [r4, #0]
  40d08a:	2a1b      	cmp	r2, #27
  40d08c:	f8ca 3008 	str.w	r3, [sl, #8]
  40d090:	6863      	ldr	r3, [r4, #4]
  40d092:	f8ca 300c 	str.w	r3, [sl, #12]
  40d096:	f200 812b 	bhi.w	40d2f0 <_realloc_r+0x310>
  40d09a:	3408      	adds	r4, #8
  40d09c:	f10a 0310 	add.w	r3, sl, #16
  40d0a0:	e0a3      	b.n	40d1ea <_realloc_r+0x20a>
  40d0a2:	f026 0607 	bic.w	r6, r6, #7
  40d0a6:	2e00      	cmp	r6, #0
  40d0a8:	4631      	mov	r1, r6
  40d0aa:	dab0      	bge.n	40d00e <_realloc_r+0x2e>
  40d0ac:	230c      	movs	r3, #12
  40d0ae:	2000      	movs	r0, #0
  40d0b0:	f8c9 3000 	str.w	r3, [r9]
  40d0b4:	b003      	add	sp, #12
  40d0b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d0ba:	46a0      	mov	r8, r4
  40d0bc:	1baa      	subs	r2, r5, r6
  40d0be:	2a0f      	cmp	r2, #15
  40d0c0:	f003 0301 	and.w	r3, r3, #1
  40d0c4:	d81a      	bhi.n	40d0fc <_realloc_r+0x11c>
  40d0c6:	432b      	orrs	r3, r5
  40d0c8:	607b      	str	r3, [r7, #4]
  40d0ca:	443d      	add	r5, r7
  40d0cc:	686b      	ldr	r3, [r5, #4]
  40d0ce:	f043 0301 	orr.w	r3, r3, #1
  40d0d2:	606b      	str	r3, [r5, #4]
  40d0d4:	4648      	mov	r0, r9
  40d0d6:	f7ff fc77 	bl	40c9c8 <__malloc_unlock>
  40d0da:	4640      	mov	r0, r8
  40d0dc:	b003      	add	sp, #12
  40d0de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d0e2:	f022 0203 	bic.w	r2, r2, #3
  40d0e6:	eb02 0c05 	add.w	ip, r2, r5
  40d0ea:	458c      	cmp	ip, r1
  40d0ec:	dba6      	blt.n	40d03c <_realloc_r+0x5c>
  40d0ee:	68c2      	ldr	r2, [r0, #12]
  40d0f0:	6881      	ldr	r1, [r0, #8]
  40d0f2:	46a0      	mov	r8, r4
  40d0f4:	60ca      	str	r2, [r1, #12]
  40d0f6:	4665      	mov	r5, ip
  40d0f8:	6091      	str	r1, [r2, #8]
  40d0fa:	e7df      	b.n	40d0bc <_realloc_r+0xdc>
  40d0fc:	19b9      	adds	r1, r7, r6
  40d0fe:	4333      	orrs	r3, r6
  40d100:	f042 0001 	orr.w	r0, r2, #1
  40d104:	607b      	str	r3, [r7, #4]
  40d106:	440a      	add	r2, r1
  40d108:	6048      	str	r0, [r1, #4]
  40d10a:	6853      	ldr	r3, [r2, #4]
  40d10c:	3108      	adds	r1, #8
  40d10e:	f043 0301 	orr.w	r3, r3, #1
  40d112:	6053      	str	r3, [r2, #4]
  40d114:	4648      	mov	r0, r9
  40d116:	f7fe fe07 	bl	40bd28 <_free_r>
  40d11a:	e7db      	b.n	40d0d4 <_realloc_r+0xf4>
  40d11c:	428b      	cmp	r3, r1
  40d11e:	da33      	bge.n	40d188 <_realloc_r+0x1a8>
  40d120:	4641      	mov	r1, r8
  40d122:	4648      	mov	r0, r9
  40d124:	f7ff f902 	bl	40c32c <_malloc_r>
  40d128:	4680      	mov	r8, r0
  40d12a:	2800      	cmp	r0, #0
  40d12c:	d0d2      	beq.n	40d0d4 <_realloc_r+0xf4>
  40d12e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40d132:	f1a0 0108 	sub.w	r1, r0, #8
  40d136:	f023 0201 	bic.w	r2, r3, #1
  40d13a:	443a      	add	r2, r7
  40d13c:	4291      	cmp	r1, r2
  40d13e:	f000 80bc 	beq.w	40d2ba <_realloc_r+0x2da>
  40d142:	1f2a      	subs	r2, r5, #4
  40d144:	2a24      	cmp	r2, #36	; 0x24
  40d146:	d86e      	bhi.n	40d226 <_realloc_r+0x246>
  40d148:	2a13      	cmp	r2, #19
  40d14a:	d842      	bhi.n	40d1d2 <_realloc_r+0x1f2>
  40d14c:	4603      	mov	r3, r0
  40d14e:	4622      	mov	r2, r4
  40d150:	6811      	ldr	r1, [r2, #0]
  40d152:	6019      	str	r1, [r3, #0]
  40d154:	6851      	ldr	r1, [r2, #4]
  40d156:	6059      	str	r1, [r3, #4]
  40d158:	6892      	ldr	r2, [r2, #8]
  40d15a:	609a      	str	r2, [r3, #8]
  40d15c:	4621      	mov	r1, r4
  40d15e:	4648      	mov	r0, r9
  40d160:	f7fe fde2 	bl	40bd28 <_free_r>
  40d164:	e7b6      	b.n	40d0d4 <_realloc_r+0xf4>
  40d166:	4611      	mov	r1, r2
  40d168:	b003      	add	sp, #12
  40d16a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d16e:	f7ff b8dd 	b.w	40c32c <_malloc_r>
  40d172:	f8de 2004 	ldr.w	r2, [lr, #4]
  40d176:	f106 0c10 	add.w	ip, r6, #16
  40d17a:	f022 0203 	bic.w	r2, r2, #3
  40d17e:	1950      	adds	r0, r2, r5
  40d180:	4560      	cmp	r0, ip
  40d182:	da3d      	bge.n	40d200 <_realloc_r+0x220>
  40d184:	4670      	mov	r0, lr
  40d186:	e759      	b.n	40d03c <_realloc_r+0x5c>
  40d188:	46d0      	mov	r8, sl
  40d18a:	f858 0f08 	ldr.w	r0, [r8, #8]!
  40d18e:	f8da 100c 	ldr.w	r1, [sl, #12]
  40d192:	1f2a      	subs	r2, r5, #4
  40d194:	2a24      	cmp	r2, #36	; 0x24
  40d196:	60c1      	str	r1, [r0, #12]
  40d198:	6088      	str	r0, [r1, #8]
  40d19a:	f200 80a0 	bhi.w	40d2de <_realloc_r+0x2fe>
  40d19e:	2a13      	cmp	r2, #19
  40d1a0:	f240 809b 	bls.w	40d2da <_realloc_r+0x2fa>
  40d1a4:	6821      	ldr	r1, [r4, #0]
  40d1a6:	2a1b      	cmp	r2, #27
  40d1a8:	f8ca 1008 	str.w	r1, [sl, #8]
  40d1ac:	6861      	ldr	r1, [r4, #4]
  40d1ae:	f8ca 100c 	str.w	r1, [sl, #12]
  40d1b2:	f200 80b2 	bhi.w	40d31a <_realloc_r+0x33a>
  40d1b6:	3408      	adds	r4, #8
  40d1b8:	f10a 0210 	add.w	r2, sl, #16
  40d1bc:	6821      	ldr	r1, [r4, #0]
  40d1be:	461d      	mov	r5, r3
  40d1c0:	6011      	str	r1, [r2, #0]
  40d1c2:	6861      	ldr	r1, [r4, #4]
  40d1c4:	4657      	mov	r7, sl
  40d1c6:	6051      	str	r1, [r2, #4]
  40d1c8:	68a3      	ldr	r3, [r4, #8]
  40d1ca:	6093      	str	r3, [r2, #8]
  40d1cc:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d1d0:	e774      	b.n	40d0bc <_realloc_r+0xdc>
  40d1d2:	6823      	ldr	r3, [r4, #0]
  40d1d4:	2a1b      	cmp	r2, #27
  40d1d6:	6003      	str	r3, [r0, #0]
  40d1d8:	6863      	ldr	r3, [r4, #4]
  40d1da:	6043      	str	r3, [r0, #4]
  40d1dc:	d862      	bhi.n	40d2a4 <_realloc_r+0x2c4>
  40d1de:	f100 0308 	add.w	r3, r0, #8
  40d1e2:	f104 0208 	add.w	r2, r4, #8
  40d1e6:	e7b3      	b.n	40d150 <_realloc_r+0x170>
  40d1e8:	4643      	mov	r3, r8
  40d1ea:	6822      	ldr	r2, [r4, #0]
  40d1ec:	4675      	mov	r5, lr
  40d1ee:	601a      	str	r2, [r3, #0]
  40d1f0:	6862      	ldr	r2, [r4, #4]
  40d1f2:	4657      	mov	r7, sl
  40d1f4:	605a      	str	r2, [r3, #4]
  40d1f6:	68a2      	ldr	r2, [r4, #8]
  40d1f8:	609a      	str	r2, [r3, #8]
  40d1fa:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d1fe:	e75d      	b.n	40d0bc <_realloc_r+0xdc>
  40d200:	1b83      	subs	r3, r0, r6
  40d202:	4437      	add	r7, r6
  40d204:	f043 0301 	orr.w	r3, r3, #1
  40d208:	f8cb 7008 	str.w	r7, [fp, #8]
  40d20c:	607b      	str	r3, [r7, #4]
  40d20e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40d212:	4648      	mov	r0, r9
  40d214:	f003 0301 	and.w	r3, r3, #1
  40d218:	431e      	orrs	r6, r3
  40d21a:	f844 6c04 	str.w	r6, [r4, #-4]
  40d21e:	f7ff fbd3 	bl	40c9c8 <__malloc_unlock>
  40d222:	4620      	mov	r0, r4
  40d224:	e75a      	b.n	40d0dc <_realloc_r+0xfc>
  40d226:	4621      	mov	r1, r4
  40d228:	f7ff fb66 	bl	40c8f8 <memmove>
  40d22c:	e796      	b.n	40d15c <_realloc_r+0x17c>
  40d22e:	eb02 0c03 	add.w	ip, r2, r3
  40d232:	f106 0210 	add.w	r2, r6, #16
  40d236:	4594      	cmp	ip, r2
  40d238:	f6ff af70 	blt.w	40d11c <_realloc_r+0x13c>
  40d23c:	4657      	mov	r7, sl
  40d23e:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40d242:	f8da 300c 	ldr.w	r3, [sl, #12]
  40d246:	1f2a      	subs	r2, r5, #4
  40d248:	2a24      	cmp	r2, #36	; 0x24
  40d24a:	60cb      	str	r3, [r1, #12]
  40d24c:	6099      	str	r1, [r3, #8]
  40d24e:	f200 8086 	bhi.w	40d35e <_realloc_r+0x37e>
  40d252:	2a13      	cmp	r2, #19
  40d254:	d977      	bls.n	40d346 <_realloc_r+0x366>
  40d256:	6823      	ldr	r3, [r4, #0]
  40d258:	2a1b      	cmp	r2, #27
  40d25a:	f8ca 3008 	str.w	r3, [sl, #8]
  40d25e:	6863      	ldr	r3, [r4, #4]
  40d260:	f8ca 300c 	str.w	r3, [sl, #12]
  40d264:	f200 8084 	bhi.w	40d370 <_realloc_r+0x390>
  40d268:	3408      	adds	r4, #8
  40d26a:	f10a 0310 	add.w	r3, sl, #16
  40d26e:	6822      	ldr	r2, [r4, #0]
  40d270:	601a      	str	r2, [r3, #0]
  40d272:	6862      	ldr	r2, [r4, #4]
  40d274:	605a      	str	r2, [r3, #4]
  40d276:	68a2      	ldr	r2, [r4, #8]
  40d278:	609a      	str	r2, [r3, #8]
  40d27a:	ebc6 020c 	rsb	r2, r6, ip
  40d27e:	eb0a 0306 	add.w	r3, sl, r6
  40d282:	f042 0201 	orr.w	r2, r2, #1
  40d286:	f8cb 3008 	str.w	r3, [fp, #8]
  40d28a:	605a      	str	r2, [r3, #4]
  40d28c:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d290:	4648      	mov	r0, r9
  40d292:	f003 0301 	and.w	r3, r3, #1
  40d296:	431e      	orrs	r6, r3
  40d298:	f8ca 6004 	str.w	r6, [sl, #4]
  40d29c:	f7ff fb94 	bl	40c9c8 <__malloc_unlock>
  40d2a0:	4638      	mov	r0, r7
  40d2a2:	e71b      	b.n	40d0dc <_realloc_r+0xfc>
  40d2a4:	68a3      	ldr	r3, [r4, #8]
  40d2a6:	2a24      	cmp	r2, #36	; 0x24
  40d2a8:	6083      	str	r3, [r0, #8]
  40d2aa:	68e3      	ldr	r3, [r4, #12]
  40d2ac:	60c3      	str	r3, [r0, #12]
  40d2ae:	d02b      	beq.n	40d308 <_realloc_r+0x328>
  40d2b0:	f100 0310 	add.w	r3, r0, #16
  40d2b4:	f104 0210 	add.w	r2, r4, #16
  40d2b8:	e74a      	b.n	40d150 <_realloc_r+0x170>
  40d2ba:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40d2be:	46a0      	mov	r8, r4
  40d2c0:	f022 0203 	bic.w	r2, r2, #3
  40d2c4:	4415      	add	r5, r2
  40d2c6:	e6f9      	b.n	40d0bc <_realloc_r+0xdc>
  40d2c8:	4621      	mov	r1, r4
  40d2ca:	4640      	mov	r0, r8
  40d2cc:	4675      	mov	r5, lr
  40d2ce:	4657      	mov	r7, sl
  40d2d0:	f7ff fb12 	bl	40c8f8 <memmove>
  40d2d4:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d2d8:	e6f0      	b.n	40d0bc <_realloc_r+0xdc>
  40d2da:	4642      	mov	r2, r8
  40d2dc:	e76e      	b.n	40d1bc <_realloc_r+0x1dc>
  40d2de:	4621      	mov	r1, r4
  40d2e0:	4640      	mov	r0, r8
  40d2e2:	461d      	mov	r5, r3
  40d2e4:	4657      	mov	r7, sl
  40d2e6:	f7ff fb07 	bl	40c8f8 <memmove>
  40d2ea:	f8da 3004 	ldr.w	r3, [sl, #4]
  40d2ee:	e6e5      	b.n	40d0bc <_realloc_r+0xdc>
  40d2f0:	68a3      	ldr	r3, [r4, #8]
  40d2f2:	2a24      	cmp	r2, #36	; 0x24
  40d2f4:	f8ca 3010 	str.w	r3, [sl, #16]
  40d2f8:	68e3      	ldr	r3, [r4, #12]
  40d2fa:	f8ca 3014 	str.w	r3, [sl, #20]
  40d2fe:	d018      	beq.n	40d332 <_realloc_r+0x352>
  40d300:	3410      	adds	r4, #16
  40d302:	f10a 0318 	add.w	r3, sl, #24
  40d306:	e770      	b.n	40d1ea <_realloc_r+0x20a>
  40d308:	6922      	ldr	r2, [r4, #16]
  40d30a:	f100 0318 	add.w	r3, r0, #24
  40d30e:	6102      	str	r2, [r0, #16]
  40d310:	6961      	ldr	r1, [r4, #20]
  40d312:	f104 0218 	add.w	r2, r4, #24
  40d316:	6141      	str	r1, [r0, #20]
  40d318:	e71a      	b.n	40d150 <_realloc_r+0x170>
  40d31a:	68a1      	ldr	r1, [r4, #8]
  40d31c:	2a24      	cmp	r2, #36	; 0x24
  40d31e:	f8ca 1010 	str.w	r1, [sl, #16]
  40d322:	68e1      	ldr	r1, [r4, #12]
  40d324:	f8ca 1014 	str.w	r1, [sl, #20]
  40d328:	d00f      	beq.n	40d34a <_realloc_r+0x36a>
  40d32a:	3410      	adds	r4, #16
  40d32c:	f10a 0218 	add.w	r2, sl, #24
  40d330:	e744      	b.n	40d1bc <_realloc_r+0x1dc>
  40d332:	6922      	ldr	r2, [r4, #16]
  40d334:	f10a 0320 	add.w	r3, sl, #32
  40d338:	f8ca 2018 	str.w	r2, [sl, #24]
  40d33c:	6962      	ldr	r2, [r4, #20]
  40d33e:	3418      	adds	r4, #24
  40d340:	f8ca 201c 	str.w	r2, [sl, #28]
  40d344:	e751      	b.n	40d1ea <_realloc_r+0x20a>
  40d346:	463b      	mov	r3, r7
  40d348:	e791      	b.n	40d26e <_realloc_r+0x28e>
  40d34a:	6921      	ldr	r1, [r4, #16]
  40d34c:	f10a 0220 	add.w	r2, sl, #32
  40d350:	f8ca 1018 	str.w	r1, [sl, #24]
  40d354:	6961      	ldr	r1, [r4, #20]
  40d356:	3418      	adds	r4, #24
  40d358:	f8ca 101c 	str.w	r1, [sl, #28]
  40d35c:	e72e      	b.n	40d1bc <_realloc_r+0x1dc>
  40d35e:	4621      	mov	r1, r4
  40d360:	4638      	mov	r0, r7
  40d362:	f8cd c004 	str.w	ip, [sp, #4]
  40d366:	f7ff fac7 	bl	40c8f8 <memmove>
  40d36a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40d36e:	e784      	b.n	40d27a <_realloc_r+0x29a>
  40d370:	68a3      	ldr	r3, [r4, #8]
  40d372:	2a24      	cmp	r2, #36	; 0x24
  40d374:	f8ca 3010 	str.w	r3, [sl, #16]
  40d378:	68e3      	ldr	r3, [r4, #12]
  40d37a:	f8ca 3014 	str.w	r3, [sl, #20]
  40d37e:	d003      	beq.n	40d388 <_realloc_r+0x3a8>
  40d380:	3410      	adds	r4, #16
  40d382:	f10a 0318 	add.w	r3, sl, #24
  40d386:	e772      	b.n	40d26e <_realloc_r+0x28e>
  40d388:	6922      	ldr	r2, [r4, #16]
  40d38a:	f10a 0320 	add.w	r3, sl, #32
  40d38e:	f8ca 2018 	str.w	r2, [sl, #24]
  40d392:	6962      	ldr	r2, [r4, #20]
  40d394:	3418      	adds	r4, #24
  40d396:	f8ca 201c 	str.w	r2, [sl, #28]
  40d39a:	e768      	b.n	40d26e <_realloc_r+0x28e>
  40d39c:	200005c0 	.word	0x200005c0

0040d3a0 <__fpclassifyd>:
  40d3a0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40d3a4:	b410      	push	{r4}
  40d3a6:	d008      	beq.n	40d3ba <__fpclassifyd+0x1a>
  40d3a8:	4a0f      	ldr	r2, [pc, #60]	; (40d3e8 <__fpclassifyd+0x48>)
  40d3aa:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  40d3ae:	4294      	cmp	r4, r2
  40d3b0:	d80a      	bhi.n	40d3c8 <__fpclassifyd+0x28>
  40d3b2:	2004      	movs	r0, #4
  40d3b4:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d3b8:	4770      	bx	lr
  40d3ba:	2800      	cmp	r0, #0
  40d3bc:	bf0c      	ite	eq
  40d3be:	2002      	moveq	r0, #2
  40d3c0:	2003      	movne	r0, #3
  40d3c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  40d3c6:	4770      	bx	lr
  40d3c8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  40d3cc:	d201      	bcs.n	40d3d2 <__fpclassifyd+0x32>
  40d3ce:	2003      	movs	r0, #3
  40d3d0:	e7f7      	b.n	40d3c2 <__fpclassifyd+0x22>
  40d3d2:	4a06      	ldr	r2, [pc, #24]	; (40d3ec <__fpclassifyd+0x4c>)
  40d3d4:	4293      	cmp	r3, r2
  40d3d6:	d001      	beq.n	40d3dc <__fpclassifyd+0x3c>
  40d3d8:	2000      	movs	r0, #0
  40d3da:	e7f2      	b.n	40d3c2 <__fpclassifyd+0x22>
  40d3dc:	f1d0 0001 	rsbs	r0, r0, #1
  40d3e0:	bf38      	it	cc
  40d3e2:	2000      	movcc	r0, #0
  40d3e4:	e7ed      	b.n	40d3c2 <__fpclassifyd+0x22>
  40d3e6:	bf00      	nop
  40d3e8:	7fdfffff 	.word	0x7fdfffff
  40d3ec:	7ff00000 	.word	0x7ff00000

0040d3f0 <_sbrk_r>:
  40d3f0:	b538      	push	{r3, r4, r5, lr}
  40d3f2:	4c07      	ldr	r4, [pc, #28]	; (40d410 <_sbrk_r+0x20>)
  40d3f4:	2300      	movs	r3, #0
  40d3f6:	4605      	mov	r5, r0
  40d3f8:	4608      	mov	r0, r1
  40d3fa:	6023      	str	r3, [r4, #0]
  40d3fc:	f7f6 fea2 	bl	404144 <_sbrk>
  40d400:	1c43      	adds	r3, r0, #1
  40d402:	d000      	beq.n	40d406 <_sbrk_r+0x16>
  40d404:	bd38      	pop	{r3, r4, r5, pc}
  40d406:	6823      	ldr	r3, [r4, #0]
  40d408:	2b00      	cmp	r3, #0
  40d40a:	d0fb      	beq.n	40d404 <_sbrk_r+0x14>
  40d40c:	602b      	str	r3, [r5, #0]
  40d40e:	bd38      	pop	{r3, r4, r5, pc}
  40d410:	20004020 	.word	0x20004020

0040d414 <__sread>:
  40d414:	b510      	push	{r4, lr}
  40d416:	460c      	mov	r4, r1
  40d418:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d41c:	f001 fd42 	bl	40eea4 <_read_r>
  40d420:	2800      	cmp	r0, #0
  40d422:	db03      	blt.n	40d42c <__sread+0x18>
  40d424:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40d426:	4403      	add	r3, r0
  40d428:	6523      	str	r3, [r4, #80]	; 0x50
  40d42a:	bd10      	pop	{r4, pc}
  40d42c:	89a3      	ldrh	r3, [r4, #12]
  40d42e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40d432:	81a3      	strh	r3, [r4, #12]
  40d434:	bd10      	pop	{r4, pc}
  40d436:	bf00      	nop

0040d438 <__swrite>:
  40d438:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40d43c:	460c      	mov	r4, r1
  40d43e:	8989      	ldrh	r1, [r1, #12]
  40d440:	461d      	mov	r5, r3
  40d442:	05cb      	lsls	r3, r1, #23
  40d444:	4616      	mov	r6, r2
  40d446:	4607      	mov	r7, r0
  40d448:	d506      	bpl.n	40d458 <__swrite+0x20>
  40d44a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d44e:	2200      	movs	r2, #0
  40d450:	2302      	movs	r3, #2
  40d452:	f001 fd13 	bl	40ee7c <_lseek_r>
  40d456:	89a1      	ldrh	r1, [r4, #12]
  40d458:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40d45c:	81a1      	strh	r1, [r4, #12]
  40d45e:	4638      	mov	r0, r7
  40d460:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40d464:	4632      	mov	r2, r6
  40d466:	462b      	mov	r3, r5
  40d468:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40d46c:	f001 bbee 	b.w	40ec4c <_write_r>

0040d470 <__sseek>:
  40d470:	b510      	push	{r4, lr}
  40d472:	460c      	mov	r4, r1
  40d474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d478:	f001 fd00 	bl	40ee7c <_lseek_r>
  40d47c:	89a3      	ldrh	r3, [r4, #12]
  40d47e:	1c42      	adds	r2, r0, #1
  40d480:	bf0e      	itee	eq
  40d482:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40d486:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40d48a:	6520      	strne	r0, [r4, #80]	; 0x50
  40d48c:	81a3      	strh	r3, [r4, #12]
  40d48e:	bd10      	pop	{r4, pc}

0040d490 <__sclose>:
  40d490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40d494:	f001 bc72 	b.w	40ed7c <_close_r>

0040d498 <__ssprint_r>:
  40d498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d49c:	6894      	ldr	r4, [r2, #8]
  40d49e:	b083      	sub	sp, #12
  40d4a0:	4692      	mov	sl, r2
  40d4a2:	4680      	mov	r8, r0
  40d4a4:	460d      	mov	r5, r1
  40d4a6:	6816      	ldr	r6, [r2, #0]
  40d4a8:	2c00      	cmp	r4, #0
  40d4aa:	d06f      	beq.n	40d58c <__ssprint_r+0xf4>
  40d4ac:	f04f 0b00 	mov.w	fp, #0
  40d4b0:	6808      	ldr	r0, [r1, #0]
  40d4b2:	688b      	ldr	r3, [r1, #8]
  40d4b4:	465c      	mov	r4, fp
  40d4b6:	2c00      	cmp	r4, #0
  40d4b8:	d043      	beq.n	40d542 <__ssprint_r+0xaa>
  40d4ba:	429c      	cmp	r4, r3
  40d4bc:	461f      	mov	r7, r3
  40d4be:	d345      	bcc.n	40d54c <__ssprint_r+0xb4>
  40d4c0:	89ab      	ldrh	r3, [r5, #12]
  40d4c2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40d4c6:	d044      	beq.n	40d552 <__ssprint_r+0xba>
  40d4c8:	696f      	ldr	r7, [r5, #20]
  40d4ca:	6929      	ldr	r1, [r5, #16]
  40d4cc:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40d4d0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40d4d4:	ebc1 0900 	rsb	r9, r1, r0
  40d4d8:	1c62      	adds	r2, r4, #1
  40d4da:	107f      	asrs	r7, r7, #1
  40d4dc:	444a      	add	r2, r9
  40d4de:	4297      	cmp	r7, r2
  40d4e0:	bf34      	ite	cc
  40d4e2:	4617      	movcc	r7, r2
  40d4e4:	463a      	movcs	r2, r7
  40d4e6:	055b      	lsls	r3, r3, #21
  40d4e8:	d535      	bpl.n	40d556 <__ssprint_r+0xbe>
  40d4ea:	4611      	mov	r1, r2
  40d4ec:	4640      	mov	r0, r8
  40d4ee:	f7fe ff1d 	bl	40c32c <_malloc_r>
  40d4f2:	2800      	cmp	r0, #0
  40d4f4:	d039      	beq.n	40d56a <__ssprint_r+0xd2>
  40d4f6:	6929      	ldr	r1, [r5, #16]
  40d4f8:	464a      	mov	r2, r9
  40d4fa:	9001      	str	r0, [sp, #4]
  40d4fc:	f7fa fe68 	bl	4081d0 <memcpy>
  40d500:	89aa      	ldrh	r2, [r5, #12]
  40d502:	9b01      	ldr	r3, [sp, #4]
  40d504:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40d508:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40d50c:	81aa      	strh	r2, [r5, #12]
  40d50e:	ebc9 0207 	rsb	r2, r9, r7
  40d512:	eb03 0009 	add.w	r0, r3, r9
  40d516:	616f      	str	r7, [r5, #20]
  40d518:	612b      	str	r3, [r5, #16]
  40d51a:	6028      	str	r0, [r5, #0]
  40d51c:	60aa      	str	r2, [r5, #8]
  40d51e:	4627      	mov	r7, r4
  40d520:	46a1      	mov	r9, r4
  40d522:	464a      	mov	r2, r9
  40d524:	4659      	mov	r1, fp
  40d526:	f7ff f9e7 	bl	40c8f8 <memmove>
  40d52a:	f8da 2008 	ldr.w	r2, [sl, #8]
  40d52e:	68ab      	ldr	r3, [r5, #8]
  40d530:	6828      	ldr	r0, [r5, #0]
  40d532:	1bdb      	subs	r3, r3, r7
  40d534:	4448      	add	r0, r9
  40d536:	1b14      	subs	r4, r2, r4
  40d538:	60ab      	str	r3, [r5, #8]
  40d53a:	6028      	str	r0, [r5, #0]
  40d53c:	f8ca 4008 	str.w	r4, [sl, #8]
  40d540:	b324      	cbz	r4, 40d58c <__ssprint_r+0xf4>
  40d542:	f8d6 b000 	ldr.w	fp, [r6]
  40d546:	6874      	ldr	r4, [r6, #4]
  40d548:	3608      	adds	r6, #8
  40d54a:	e7b4      	b.n	40d4b6 <__ssprint_r+0x1e>
  40d54c:	4627      	mov	r7, r4
  40d54e:	46a1      	mov	r9, r4
  40d550:	e7e7      	b.n	40d522 <__ssprint_r+0x8a>
  40d552:	46b9      	mov	r9, r7
  40d554:	e7e5      	b.n	40d522 <__ssprint_r+0x8a>
  40d556:	4640      	mov	r0, r8
  40d558:	f7ff fd42 	bl	40cfe0 <_realloc_r>
  40d55c:	4603      	mov	r3, r0
  40d55e:	2800      	cmp	r0, #0
  40d560:	d1d5      	bne.n	40d50e <__ssprint_r+0x76>
  40d562:	4640      	mov	r0, r8
  40d564:	6929      	ldr	r1, [r5, #16]
  40d566:	f7fe fbdf 	bl	40bd28 <_free_r>
  40d56a:	89aa      	ldrh	r2, [r5, #12]
  40d56c:	230c      	movs	r3, #12
  40d56e:	f8c8 3000 	str.w	r3, [r8]
  40d572:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40d576:	2300      	movs	r3, #0
  40d578:	f04f 30ff 	mov.w	r0, #4294967295
  40d57c:	81aa      	strh	r2, [r5, #12]
  40d57e:	f8ca 3008 	str.w	r3, [sl, #8]
  40d582:	f8ca 3004 	str.w	r3, [sl, #4]
  40d586:	b003      	add	sp, #12
  40d588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d58c:	4620      	mov	r0, r4
  40d58e:	f8ca 4004 	str.w	r4, [sl, #4]
  40d592:	b003      	add	sp, #12
  40d594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040d598 <_vfprintf_r>:
  40d598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d59c:	b0c9      	sub	sp, #292	; 0x124
  40d59e:	461c      	mov	r4, r3
  40d5a0:	4689      	mov	r9, r1
  40d5a2:	920a      	str	r2, [sp, #40]	; 0x28
  40d5a4:	900d      	str	r0, [sp, #52]	; 0x34
  40d5a6:	f7fe fe45 	bl	40c234 <_localeconv_r>
  40d5aa:	6800      	ldr	r0, [r0, #0]
  40d5ac:	940f      	str	r4, [sp, #60]	; 0x3c
  40d5ae:	9015      	str	r0, [sp, #84]	; 0x54
  40d5b0:	f7fb f800 	bl	4085b4 <strlen>
  40d5b4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40d5b6:	9018      	str	r0, [sp, #96]	; 0x60
  40d5b8:	b11d      	cbz	r5, 40d5c2 <_vfprintf_r+0x2a>
  40d5ba:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40d5bc:	2b00      	cmp	r3, #0
  40d5be:	f000 8109 	beq.w	40d7d4 <_vfprintf_r+0x23c>
  40d5c2:	f8b9 200c 	ldrh.w	r2, [r9, #12]
  40d5c6:	b293      	uxth	r3, r2
  40d5c8:	049f      	lsls	r7, r3, #18
  40d5ca:	d40a      	bmi.n	40d5e2 <_vfprintf_r+0x4a>
  40d5cc:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
  40d5d0:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40d5d4:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40d5d8:	f8a9 300c 	strh.w	r3, [r9, #12]
  40d5dc:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
  40d5e0:	b29b      	uxth	r3, r3
  40d5e2:	071e      	lsls	r6, r3, #28
  40d5e4:	f140 80c0 	bpl.w	40d768 <_vfprintf_r+0x1d0>
  40d5e8:	f8d9 2010 	ldr.w	r2, [r9, #16]
  40d5ec:	2a00      	cmp	r2, #0
  40d5ee:	f000 80bb 	beq.w	40d768 <_vfprintf_r+0x1d0>
  40d5f2:	f003 031a 	and.w	r3, r3, #26
  40d5f6:	2b0a      	cmp	r3, #10
  40d5f8:	f000 80c2 	beq.w	40d780 <_vfprintf_r+0x1e8>
  40d5fc:	ac38      	add	r4, sp, #224	; 0xe0
  40d5fe:	46a4      	mov	ip, r4
  40d600:	9408      	str	r4, [sp, #32]
  40d602:	942b      	str	r4, [sp, #172]	; 0xac
  40d604:	2500      	movs	r5, #0
  40d606:	2400      	movs	r4, #0
  40d608:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40d60c:	2300      	movs	r3, #0
  40d60e:	9311      	str	r3, [sp, #68]	; 0x44
  40d610:	932d      	str	r3, [sp, #180]	; 0xb4
  40d612:	932c      	str	r3, [sp, #176]	; 0xb0
  40d614:	931a      	str	r3, [sp, #104]	; 0x68
  40d616:	9319      	str	r3, [sp, #100]	; 0x64
  40d618:	9310      	str	r3, [sp, #64]	; 0x40
  40d61a:	4666      	mov	r6, ip
  40d61c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d61e:	782b      	ldrb	r3, [r5, #0]
  40d620:	2b00      	cmp	r3, #0
  40d622:	f000 80db 	beq.w	40d7dc <_vfprintf_r+0x244>
  40d626:	2b25      	cmp	r3, #37	; 0x25
  40d628:	f000 80d8 	beq.w	40d7dc <_vfprintf_r+0x244>
  40d62c:	1c6a      	adds	r2, r5, #1
  40d62e:	e002      	b.n	40d636 <_vfprintf_r+0x9e>
  40d630:	2b25      	cmp	r3, #37	; 0x25
  40d632:	f000 808b 	beq.w	40d74c <_vfprintf_r+0x1b4>
  40d636:	7813      	ldrb	r3, [r2, #0]
  40d638:	4614      	mov	r4, r2
  40d63a:	3201      	adds	r2, #1
  40d63c:	2b00      	cmp	r3, #0
  40d63e:	d1f7      	bne.n	40d630 <_vfprintf_r+0x98>
  40d640:	980a      	ldr	r0, [sp, #40]	; 0x28
  40d642:	1a25      	subs	r5, r4, r0
  40d644:	b17d      	cbz	r5, 40d666 <_vfprintf_r+0xce>
  40d646:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d648:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d64a:	3301      	adds	r3, #1
  40d64c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40d64e:	442a      	add	r2, r5
  40d650:	2b07      	cmp	r3, #7
  40d652:	e886 0021 	stmia.w	r6, {r0, r5}
  40d656:	922d      	str	r2, [sp, #180]	; 0xb4
  40d658:	932c      	str	r3, [sp, #176]	; 0xb0
  40d65a:	f300 80a4 	bgt.w	40d7a6 <_vfprintf_r+0x20e>
  40d65e:	3608      	adds	r6, #8
  40d660:	9910      	ldr	r1, [sp, #64]	; 0x40
  40d662:	4429      	add	r1, r5
  40d664:	9110      	str	r1, [sp, #64]	; 0x40
  40d666:	7823      	ldrb	r3, [r4, #0]
  40d668:	2b00      	cmp	r3, #0
  40d66a:	f000 80a4 	beq.w	40d7b6 <_vfprintf_r+0x21e>
  40d66e:	2300      	movs	r3, #0
  40d670:	1c65      	adds	r5, r4, #1
  40d672:	f894 8001 	ldrb.w	r8, [r4, #1]
  40d676:	f04f 34ff 	mov.w	r4, #4294967295
  40d67a:	461a      	mov	r2, r3
  40d67c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40d680:	930e      	str	r3, [sp, #56]	; 0x38
  40d682:	9309      	str	r3, [sp, #36]	; 0x24
  40d684:	950a      	str	r5, [sp, #40]	; 0x28
  40d686:	940b      	str	r4, [sp, #44]	; 0x2c
  40d688:	462b      	mov	r3, r5
  40d68a:	3301      	adds	r3, #1
  40d68c:	f1a8 0120 	sub.w	r1, r8, #32
  40d690:	2958      	cmp	r1, #88	; 0x58
  40d692:	f200 83f4 	bhi.w	40de7e <_vfprintf_r+0x8e6>
  40d696:	e8df f011 	tbh	[pc, r1, lsl #1]
  40d69a:	0238      	.short	0x0238
  40d69c:	03f203f2 	.word	0x03f203f2
  40d6a0:	03f20303 	.word	0x03f20303
  40d6a4:	03f203f2 	.word	0x03f203f2
  40d6a8:	03f203f2 	.word	0x03f203f2
  40d6ac:	023f03f2 	.word	0x023f03f2
  40d6b0:	03f20234 	.word	0x03f20234
  40d6b4:	03350060 	.word	0x03350060
  40d6b8:	037603f2 	.word	0x037603f2
  40d6bc:	037d037d 	.word	0x037d037d
  40d6c0:	037d037d 	.word	0x037d037d
  40d6c4:	037d037d 	.word	0x037d037d
  40d6c8:	037d037d 	.word	0x037d037d
  40d6cc:	03f2037d 	.word	0x03f2037d
  40d6d0:	03f203f2 	.word	0x03f203f2
  40d6d4:	03f203f2 	.word	0x03f203f2
  40d6d8:	03f203f2 	.word	0x03f203f2
  40d6dc:	03f203f2 	.word	0x03f203f2
  40d6e0:	035203f2 	.word	0x035203f2
  40d6e4:	03f2039d 	.word	0x03f2039d
  40d6e8:	03f2039d 	.word	0x03f2039d
  40d6ec:	03f203f2 	.word	0x03f203f2
  40d6f0:	038e03f2 	.word	0x038e03f2
  40d6f4:	03f203f2 	.word	0x03f203f2
  40d6f8:	03f203d0 	.word	0x03f203d0
  40d6fc:	03f203f2 	.word	0x03f203f2
  40d700:	03f203f2 	.word	0x03f203f2
  40d704:	03f202a3 	.word	0x03f202a3
  40d708:	02c303f2 	.word	0x02c303f2
  40d70c:	03f203f2 	.word	0x03f203f2
  40d710:	03f203f2 	.word	0x03f203f2
  40d714:	03f203f2 	.word	0x03f203f2
  40d718:	03f203f2 	.word	0x03f203f2
  40d71c:	03f203f2 	.word	0x03f203f2
  40d720:	031c030a 	.word	0x031c030a
  40d724:	039d039d 	.word	0x039d039d
  40d728:	02d9039d 	.word	0x02d9039d
  40d72c:	03f2031c 	.word	0x03f2031c
  40d730:	02e203f2 	.word	0x02e203f2
  40d734:	02ee03f2 	.word	0x02ee03f2
  40d738:	021c020a 	.word	0x021c020a
  40d73c:	03f2024b 	.word	0x03f2024b
  40d740:	03f20254 	.word	0x03f20254
  40d744:	03f200a3 	.word	0x03f200a3
  40d748:	027b03f2 	.word	0x027b03f2
  40d74c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d74e:	1a65      	subs	r5, r4, r1
  40d750:	e778      	b.n	40d644 <_vfprintf_r+0xac>
  40d752:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40d754:	910f      	str	r1, [sp, #60]	; 0x3c
  40d756:	4264      	negs	r4, r4
  40d758:	940e      	str	r4, [sp, #56]	; 0x38
  40d75a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d75c:	f045 0504 	orr.w	r5, r5, #4
  40d760:	9509      	str	r5, [sp, #36]	; 0x24
  40d762:	f893 8000 	ldrb.w	r8, [r3]
  40d766:	e790      	b.n	40d68a <_vfprintf_r+0xf2>
  40d768:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d76a:	4649      	mov	r1, r9
  40d76c:	f7fd f8ae 	bl	40a8cc <__swsetup_r>
  40d770:	b9a0      	cbnz	r0, 40d79c <_vfprintf_r+0x204>
  40d772:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40d776:	f003 031a 	and.w	r3, r3, #26
  40d77a:	2b0a      	cmp	r3, #10
  40d77c:	f47f af3e 	bne.w	40d5fc <_vfprintf_r+0x64>
  40d780:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
  40d784:	2b00      	cmp	r3, #0
  40d786:	f6ff af39 	blt.w	40d5fc <_vfprintf_r+0x64>
  40d78a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d78c:	4649      	mov	r1, r9
  40d78e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d790:	4623      	mov	r3, r4
  40d792:	f001 f993 	bl	40eabc <__sbprintf>
  40d796:	b049      	add	sp, #292	; 0x124
  40d798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d79c:	f04f 30ff 	mov.w	r0, #4294967295
  40d7a0:	b049      	add	sp, #292	; 0x124
  40d7a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d7a6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d7a8:	4649      	mov	r1, r9
  40d7aa:	aa2b      	add	r2, sp, #172	; 0xac
  40d7ac:	f7fc fa10 	bl	409bd0 <__sprint_r>
  40d7b0:	b940      	cbnz	r0, 40d7c4 <_vfprintf_r+0x22c>
  40d7b2:	ae38      	add	r6, sp, #224	; 0xe0
  40d7b4:	e754      	b.n	40d660 <_vfprintf_r+0xc8>
  40d7b6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40d7b8:	b123      	cbz	r3, 40d7c4 <_vfprintf_r+0x22c>
  40d7ba:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d7bc:	4649      	mov	r1, r9
  40d7be:	aa2b      	add	r2, sp, #172	; 0xac
  40d7c0:	f7fc fa06 	bl	409bd0 <__sprint_r>
  40d7c4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  40d7c8:	065b      	lsls	r3, r3, #25
  40d7ca:	d4e7      	bmi.n	40d79c <_vfprintf_r+0x204>
  40d7cc:	9810      	ldr	r0, [sp, #64]	; 0x40
  40d7ce:	b049      	add	sp, #292	; 0x124
  40d7d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d7d4:	4628      	mov	r0, r5
  40d7d6:	f7fe f963 	bl	40baa0 <__sinit>
  40d7da:	e6f2      	b.n	40d5c2 <_vfprintf_r+0x2a>
  40d7dc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d7de:	e742      	b.n	40d666 <_vfprintf_r+0xce>
  40d7e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d7e2:	930a      	str	r3, [sp, #40]	; 0x28
  40d7e4:	06a2      	lsls	r2, r4, #26
  40d7e6:	f140 8206 	bpl.w	40dbf6 <_vfprintf_r+0x65e>
  40d7ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40d7ec:	1deb      	adds	r3, r5, #7
  40d7ee:	f023 0307 	bic.w	r3, r3, #7
  40d7f2:	f103 0c08 	add.w	ip, r3, #8
  40d7f6:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d7fa:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40d7fe:	2301      	movs	r3, #1
  40d800:	f04f 0a00 	mov.w	sl, #0
  40d804:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d808:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40d80a:	2900      	cmp	r1, #0
  40d80c:	db05      	blt.n	40d81a <_vfprintf_r+0x282>
  40d80e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d812:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40d816:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40d81a:	ea54 0005 	orrs.w	r0, r4, r5
  40d81e:	f040 8347 	bne.w	40deb0 <_vfprintf_r+0x918>
  40d822:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40d824:	2900      	cmp	r1, #0
  40d826:	f040 8343 	bne.w	40deb0 <_vfprintf_r+0x918>
  40d82a:	2b00      	cmp	r3, #0
  40d82c:	f040 84b9 	bne.w	40e1a2 <_vfprintf_r+0xc0a>
  40d830:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d834:	f01c 0f01 	tst.w	ip, #1
  40d838:	f000 84b3 	beq.w	40e1a2 <_vfprintf_r+0xc0a>
  40d83c:	af48      	add	r7, sp, #288	; 0x120
  40d83e:	2330      	movs	r3, #48	; 0x30
  40d840:	9d08      	ldr	r5, [sp, #32]
  40d842:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40d846:	1bec      	subs	r4, r5, r7
  40d848:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40d84c:	2500      	movs	r5, #0
  40d84e:	4564      	cmp	r4, ip
  40d850:	bfa8      	it	ge
  40d852:	46a4      	movge	ip, r4
  40d854:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40d858:	9514      	str	r5, [sp, #80]	; 0x50
  40d85a:	f1ba 0f00 	cmp.w	sl, #0
  40d85e:	d002      	beq.n	40d866 <_vfprintf_r+0x2ce>
  40d860:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40d862:	3501      	adds	r5, #1
  40d864:	950c      	str	r5, [sp, #48]	; 0x30
  40d866:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40d868:	f013 0302 	ands.w	r3, r3, #2
  40d86c:	9312      	str	r3, [sp, #72]	; 0x48
  40d86e:	d002      	beq.n	40d876 <_vfprintf_r+0x2de>
  40d870:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40d872:	3502      	adds	r5, #2
  40d874:	950c      	str	r5, [sp, #48]	; 0x30
  40d876:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d87a:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40d87e:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40d882:	f040 8312 	bne.w	40deaa <_vfprintf_r+0x912>
  40d886:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d888:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40d88c:	ebcc 0b05 	rsb	fp, ip, r5
  40d890:	f1bb 0f00 	cmp.w	fp, #0
  40d894:	f340 8309 	ble.w	40deaa <_vfprintf_r+0x912>
  40d898:	f1bb 0f10 	cmp.w	fp, #16
  40d89c:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d89e:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d8a0:	f8df a528 	ldr.w	sl, [pc, #1320]	; 40ddcc <_vfprintf_r+0x834>
  40d8a4:	dd27      	ble.n	40d8f6 <_vfprintf_r+0x35e>
  40d8a6:	971b      	str	r7, [sp, #108]	; 0x6c
  40d8a8:	2510      	movs	r5, #16
  40d8aa:	4657      	mov	r7, sl
  40d8ac:	46a2      	mov	sl, r4
  40d8ae:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d8b0:	e006      	b.n	40d8c0 <_vfprintf_r+0x328>
  40d8b2:	f1ab 0b10 	sub.w	fp, fp, #16
  40d8b6:	f1bb 0f10 	cmp.w	fp, #16
  40d8ba:	f106 0608 	add.w	r6, r6, #8
  40d8be:	dd17      	ble.n	40d8f0 <_vfprintf_r+0x358>
  40d8c0:	3201      	adds	r2, #1
  40d8c2:	3110      	adds	r1, #16
  40d8c4:	2a07      	cmp	r2, #7
  40d8c6:	912d      	str	r1, [sp, #180]	; 0xb4
  40d8c8:	922c      	str	r2, [sp, #176]	; 0xb0
  40d8ca:	6037      	str	r7, [r6, #0]
  40d8cc:	6075      	str	r5, [r6, #4]
  40d8ce:	ddf0      	ble.n	40d8b2 <_vfprintf_r+0x31a>
  40d8d0:	4620      	mov	r0, r4
  40d8d2:	4649      	mov	r1, r9
  40d8d4:	aa2b      	add	r2, sp, #172	; 0xac
  40d8d6:	f7fc f97b 	bl	409bd0 <__sprint_r>
  40d8da:	2800      	cmp	r0, #0
  40d8dc:	f47f af72 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40d8e0:	f1ab 0b10 	sub.w	fp, fp, #16
  40d8e4:	f1bb 0f10 	cmp.w	fp, #16
  40d8e8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d8ea:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40d8ec:	ae38      	add	r6, sp, #224	; 0xe0
  40d8ee:	dce7      	bgt.n	40d8c0 <_vfprintf_r+0x328>
  40d8f0:	4654      	mov	r4, sl
  40d8f2:	46ba      	mov	sl, r7
  40d8f4:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40d8f6:	3201      	adds	r2, #1
  40d8f8:	eb0b 0c01 	add.w	ip, fp, r1
  40d8fc:	2a07      	cmp	r2, #7
  40d8fe:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d902:	922c      	str	r2, [sp, #176]	; 0xb0
  40d904:	e886 0c00 	stmia.w	r6, {sl, fp}
  40d908:	f300 849a 	bgt.w	40e240 <_vfprintf_r+0xca8>
  40d90c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d910:	3608      	adds	r6, #8
  40d912:	f1ba 0f00 	cmp.w	sl, #0
  40d916:	d00f      	beq.n	40d938 <_vfprintf_r+0x3a0>
  40d918:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d91a:	f10c 0c01 	add.w	ip, ip, #1
  40d91e:	3301      	adds	r3, #1
  40d920:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40d924:	2201      	movs	r2, #1
  40d926:	2b07      	cmp	r3, #7
  40d928:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d92c:	932c      	str	r3, [sp, #176]	; 0xb0
  40d92e:	e886 0006 	stmia.w	r6, {r1, r2}
  40d932:	f300 841c 	bgt.w	40e16e <_vfprintf_r+0xbd6>
  40d936:	3608      	adds	r6, #8
  40d938:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40d93a:	b173      	cbz	r3, 40d95a <_vfprintf_r+0x3c2>
  40d93c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d93e:	f10c 0c02 	add.w	ip, ip, #2
  40d942:	3301      	adds	r3, #1
  40d944:	a924      	add	r1, sp, #144	; 0x90
  40d946:	2202      	movs	r2, #2
  40d948:	2b07      	cmp	r3, #7
  40d94a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d94e:	932c      	str	r3, [sp, #176]	; 0xb0
  40d950:	e886 0006 	stmia.w	r6, {r1, r2}
  40d954:	f300 8418 	bgt.w	40e188 <_vfprintf_r+0xbf0>
  40d958:	3608      	adds	r6, #8
  40d95a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40d95c:	2d80      	cmp	r5, #128	; 0x80
  40d95e:	f000 8348 	beq.w	40dff2 <_vfprintf_r+0xa5a>
  40d962:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40d964:	1b15      	subs	r5, r2, r4
  40d966:	2d00      	cmp	r5, #0
  40d968:	dd3d      	ble.n	40d9e6 <_vfprintf_r+0x44e>
  40d96a:	2d10      	cmp	r5, #16
  40d96c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d96e:	f8df a460 	ldr.w	sl, [pc, #1120]	; 40ddd0 <_vfprintf_r+0x838>
  40d972:	dd2c      	ble.n	40d9ce <_vfprintf_r+0x436>
  40d974:	4651      	mov	r1, sl
  40d976:	940b      	str	r4, [sp, #44]	; 0x2c
  40d978:	46aa      	mov	sl, r5
  40d97a:	f04f 0b10 	mov.w	fp, #16
  40d97e:	4662      	mov	r2, ip
  40d980:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40d982:	460d      	mov	r5, r1
  40d984:	e006      	b.n	40d994 <_vfprintf_r+0x3fc>
  40d986:	f1aa 0a10 	sub.w	sl, sl, #16
  40d98a:	f1ba 0f10 	cmp.w	sl, #16
  40d98e:	f106 0608 	add.w	r6, r6, #8
  40d992:	dd17      	ble.n	40d9c4 <_vfprintf_r+0x42c>
  40d994:	3301      	adds	r3, #1
  40d996:	3210      	adds	r2, #16
  40d998:	2b07      	cmp	r3, #7
  40d99a:	922d      	str	r2, [sp, #180]	; 0xb4
  40d99c:	932c      	str	r3, [sp, #176]	; 0xb0
  40d99e:	e886 0820 	stmia.w	r6, {r5, fp}
  40d9a2:	ddf0      	ble.n	40d986 <_vfprintf_r+0x3ee>
  40d9a4:	4620      	mov	r0, r4
  40d9a6:	4649      	mov	r1, r9
  40d9a8:	aa2b      	add	r2, sp, #172	; 0xac
  40d9aa:	f7fc f911 	bl	409bd0 <__sprint_r>
  40d9ae:	2800      	cmp	r0, #0
  40d9b0:	f47f af08 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40d9b4:	f1aa 0a10 	sub.w	sl, sl, #16
  40d9b8:	f1ba 0f10 	cmp.w	sl, #16
  40d9bc:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40d9be:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d9c0:	ae38      	add	r6, sp, #224	; 0xe0
  40d9c2:	dce7      	bgt.n	40d994 <_vfprintf_r+0x3fc>
  40d9c4:	4694      	mov	ip, r2
  40d9c6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40d9c8:	462a      	mov	r2, r5
  40d9ca:	4655      	mov	r5, sl
  40d9cc:	4692      	mov	sl, r2
  40d9ce:	3301      	adds	r3, #1
  40d9d0:	44ac      	add	ip, r5
  40d9d2:	2b07      	cmp	r3, #7
  40d9d4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d9d8:	932c      	str	r3, [sp, #176]	; 0xb0
  40d9da:	f8c6 a000 	str.w	sl, [r6]
  40d9de:	6075      	str	r5, [r6, #4]
  40d9e0:	f300 83b9 	bgt.w	40e156 <_vfprintf_r+0xbbe>
  40d9e4:	3608      	adds	r6, #8
  40d9e6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d9e8:	05eb      	lsls	r3, r5, #23
  40d9ea:	f100 82a2 	bmi.w	40df32 <_vfprintf_r+0x99a>
  40d9ee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d9f0:	44a4      	add	ip, r4
  40d9f2:	3301      	adds	r3, #1
  40d9f4:	2b07      	cmp	r3, #7
  40d9f6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d9fa:	6037      	str	r7, [r6, #0]
  40d9fc:	6074      	str	r4, [r6, #4]
  40d9fe:	932c      	str	r3, [sp, #176]	; 0xb0
  40da00:	f300 8393 	bgt.w	40e12a <_vfprintf_r+0xb92>
  40da04:	3608      	adds	r6, #8
  40da06:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40da08:	0762      	lsls	r2, r4, #29
  40da0a:	d540      	bpl.n	40da8e <_vfprintf_r+0x4f6>
  40da0c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40da0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  40da10:	1a2c      	subs	r4, r5, r0
  40da12:	2c00      	cmp	r4, #0
  40da14:	dd3b      	ble.n	40da8e <_vfprintf_r+0x4f6>
  40da16:	2c10      	cmp	r4, #16
  40da18:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40da1a:	f8df a3b0 	ldr.w	sl, [pc, #944]	; 40ddcc <_vfprintf_r+0x834>
  40da1e:	dd22      	ble.n	40da66 <_vfprintf_r+0x4ce>
  40da20:	2510      	movs	r5, #16
  40da22:	4662      	mov	r2, ip
  40da24:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40da28:	4657      	mov	r7, sl
  40da2a:	e004      	b.n	40da36 <_vfprintf_r+0x49e>
  40da2c:	3c10      	subs	r4, #16
  40da2e:	2c10      	cmp	r4, #16
  40da30:	f106 0608 	add.w	r6, r6, #8
  40da34:	dd15      	ble.n	40da62 <_vfprintf_r+0x4ca>
  40da36:	3301      	adds	r3, #1
  40da38:	3210      	adds	r2, #16
  40da3a:	2b07      	cmp	r3, #7
  40da3c:	922d      	str	r2, [sp, #180]	; 0xb4
  40da3e:	932c      	str	r3, [sp, #176]	; 0xb0
  40da40:	6037      	str	r7, [r6, #0]
  40da42:	6075      	str	r5, [r6, #4]
  40da44:	ddf2      	ble.n	40da2c <_vfprintf_r+0x494>
  40da46:	4640      	mov	r0, r8
  40da48:	4649      	mov	r1, r9
  40da4a:	aa2b      	add	r2, sp, #172	; 0xac
  40da4c:	f7fc f8c0 	bl	409bd0 <__sprint_r>
  40da50:	2800      	cmp	r0, #0
  40da52:	f47f aeb7 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40da56:	3c10      	subs	r4, #16
  40da58:	2c10      	cmp	r4, #16
  40da5a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40da5c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40da5e:	ae38      	add	r6, sp, #224	; 0xe0
  40da60:	dce9      	bgt.n	40da36 <_vfprintf_r+0x49e>
  40da62:	4694      	mov	ip, r2
  40da64:	46ba      	mov	sl, r7
  40da66:	3301      	adds	r3, #1
  40da68:	44a4      	add	ip, r4
  40da6a:	2b07      	cmp	r3, #7
  40da6c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40da70:	932c      	str	r3, [sp, #176]	; 0xb0
  40da72:	f8c6 a000 	str.w	sl, [r6]
  40da76:	6074      	str	r4, [r6, #4]
  40da78:	dd09      	ble.n	40da8e <_vfprintf_r+0x4f6>
  40da7a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40da7c:	4649      	mov	r1, r9
  40da7e:	aa2b      	add	r2, sp, #172	; 0xac
  40da80:	f7fc f8a6 	bl	409bd0 <__sprint_r>
  40da84:	2800      	cmp	r0, #0
  40da86:	f47f ae9d 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40da8a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40da8e:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40da90:	980c      	ldr	r0, [sp, #48]	; 0x30
  40da92:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40da94:	42a8      	cmp	r0, r5
  40da96:	bfac      	ite	ge
  40da98:	1824      	addge	r4, r4, r0
  40da9a:	1964      	addlt	r4, r4, r5
  40da9c:	9410      	str	r4, [sp, #64]	; 0x40
  40da9e:	f1bc 0f00 	cmp.w	ip, #0
  40daa2:	f040 834e 	bne.w	40e142 <_vfprintf_r+0xbaa>
  40daa6:	2300      	movs	r3, #0
  40daa8:	932c      	str	r3, [sp, #176]	; 0xb0
  40daaa:	ae38      	add	r6, sp, #224	; 0xe0
  40daac:	e5b6      	b.n	40d61c <_vfprintf_r+0x84>
  40daae:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dab2:	930a      	str	r3, [sp, #40]	; 0x28
  40dab4:	f01c 0320 	ands.w	r3, ip, #32
  40dab8:	f000 81ca 	beq.w	40de50 <_vfprintf_r+0x8b8>
  40dabc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40dabe:	1de3      	adds	r3, r4, #7
  40dac0:	f023 0307 	bic.w	r3, r3, #7
  40dac4:	f103 0508 	add.w	r5, r3, #8
  40dac8:	950f      	str	r5, [sp, #60]	; 0x3c
  40daca:	e9d3 4500 	ldrd	r4, r5, [r3]
  40dace:	2300      	movs	r3, #0
  40dad0:	e696      	b.n	40d800 <_vfprintf_r+0x268>
  40dad2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dad6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dad8:	930a      	str	r3, [sp, #40]	; 0x28
  40dada:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40dadc:	48b9      	ldr	r0, [pc, #740]	; (40ddc4 <_vfprintf_r+0x82c>)
  40dade:	3504      	adds	r5, #4
  40dae0:	681c      	ldr	r4, [r3, #0]
  40dae2:	f04f 0878 	mov.w	r8, #120	; 0x78
  40dae6:	2330      	movs	r3, #48	; 0x30
  40dae8:	f04c 0c02 	orr.w	ip, ip, #2
  40daec:	950f      	str	r5, [sp, #60]	; 0x3c
  40daee:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40daf2:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40daf6:	2500      	movs	r5, #0
  40daf8:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40dafc:	901a      	str	r0, [sp, #104]	; 0x68
  40dafe:	2302      	movs	r3, #2
  40db00:	e67e      	b.n	40d800 <_vfprintf_r+0x268>
  40db02:	f893 8000 	ldrb.w	r8, [r3]
  40db06:	222b      	movs	r2, #43	; 0x2b
  40db08:	e5bf      	b.n	40d68a <_vfprintf_r+0xf2>
  40db0a:	f893 8000 	ldrb.w	r8, [r3]
  40db0e:	2a00      	cmp	r2, #0
  40db10:	f47f adbb 	bne.w	40d68a <_vfprintf_r+0xf2>
  40db14:	2220      	movs	r2, #32
  40db16:	e5b8      	b.n	40d68a <_vfprintf_r+0xf2>
  40db18:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40db1a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40db1c:	6824      	ldr	r4, [r4, #0]
  40db1e:	1d29      	adds	r1, r5, #4
  40db20:	2c00      	cmp	r4, #0
  40db22:	940e      	str	r4, [sp, #56]	; 0x38
  40db24:	f6ff ae15 	blt.w	40d752 <_vfprintf_r+0x1ba>
  40db28:	910f      	str	r1, [sp, #60]	; 0x3c
  40db2a:	f893 8000 	ldrb.w	r8, [r3]
  40db2e:	e5ac      	b.n	40d68a <_vfprintf_r+0xf2>
  40db30:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40db34:	f04c 0c20 	orr.w	ip, ip, #32
  40db38:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40db3c:	f893 8000 	ldrb.w	r8, [r3]
  40db40:	e5a3      	b.n	40d68a <_vfprintf_r+0xf2>
  40db42:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40db44:	f04f 0a00 	mov.w	sl, #0
  40db48:	6827      	ldr	r7, [r4, #0]
  40db4a:	930a      	str	r3, [sp, #40]	; 0x28
  40db4c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40db50:	1d25      	adds	r5, r4, #4
  40db52:	2f00      	cmp	r7, #0
  40db54:	f000 865c 	beq.w	40e810 <_vfprintf_r+0x1278>
  40db58:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40db5a:	4638      	mov	r0, r7
  40db5c:	2c00      	cmp	r4, #0
  40db5e:	f2c0 8607 	blt.w	40e770 <_vfprintf_r+0x11d8>
  40db62:	4651      	mov	r1, sl
  40db64:	4622      	mov	r2, r4
  40db66:	f7fe fe7d 	bl	40c864 <memchr>
  40db6a:	2800      	cmp	r0, #0
  40db6c:	f000 869c 	beq.w	40e8a8 <_vfprintf_r+0x1310>
  40db70:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40db72:	1bc0      	subs	r0, r0, r7
  40db74:	42a0      	cmp	r0, r4
  40db76:	bfb8      	it	lt
  40db78:	4604      	movlt	r4, r0
  40db7a:	950f      	str	r5, [sp, #60]	; 0x3c
  40db7c:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40db80:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  40db84:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40db88:	950c      	str	r5, [sp, #48]	; 0x30
  40db8a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40db8e:	e664      	b.n	40d85a <_vfprintf_r+0x2c2>
  40db90:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40db92:	4c8c      	ldr	r4, [pc, #560]	; (40ddc4 <_vfprintf_r+0x82c>)
  40db94:	06af      	lsls	r7, r5, #26
  40db96:	930a      	str	r3, [sp, #40]	; 0x28
  40db98:	941a      	str	r4, [sp, #104]	; 0x68
  40db9a:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40db9e:	d547      	bpl.n	40dc30 <_vfprintf_r+0x698>
  40dba0:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40dba4:	f10c 0307 	add.w	r3, ip, #7
  40dba8:	f023 0307 	bic.w	r3, r3, #7
  40dbac:	f103 0408 	add.w	r4, r3, #8
  40dbb0:	940f      	str	r4, [sp, #60]	; 0x3c
  40dbb2:	e9d3 4500 	ldrd	r4, r5, [r3]
  40dbb6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dbba:	f01c 0f01 	tst.w	ip, #1
  40dbbe:	f000 82f4 	beq.w	40e1aa <_vfprintf_r+0xc12>
  40dbc2:	ea54 0005 	orrs.w	r0, r4, r5
  40dbc6:	f000 82f0 	beq.w	40e1aa <_vfprintf_r+0xc12>
  40dbca:	2330      	movs	r3, #48	; 0x30
  40dbcc:	f04c 0c02 	orr.w	ip, ip, #2
  40dbd0:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40dbd4:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40dbd8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40dbdc:	2302      	movs	r3, #2
  40dbde:	e60f      	b.n	40d800 <_vfprintf_r+0x268>
  40dbe0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dbe4:	930a      	str	r3, [sp, #40]	; 0x28
  40dbe6:	f04c 0c10 	orr.w	ip, ip, #16
  40dbea:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40dbee:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dbf0:	06a2      	lsls	r2, r4, #26
  40dbf2:	f53f adfa 	bmi.w	40d7ea <_vfprintf_r+0x252>
  40dbf6:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dbf8:	06e3      	lsls	r3, r4, #27
  40dbfa:	f100 8330 	bmi.w	40e25e <_vfprintf_r+0xcc6>
  40dbfe:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dc02:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40dc06:	f000 832a 	beq.w	40e25e <_vfprintf_r+0xcc6>
  40dc0a:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40dc0e:	2500      	movs	r5, #0
  40dc10:	f8bc 4000 	ldrh.w	r4, [ip]
  40dc14:	f10c 0c04 	add.w	ip, ip, #4
  40dc18:	2301      	movs	r3, #1
  40dc1a:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40dc1e:	e5ef      	b.n	40d800 <_vfprintf_r+0x268>
  40dc20:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dc22:	4c69      	ldr	r4, [pc, #420]	; (40ddc8 <_vfprintf_r+0x830>)
  40dc24:	06af      	lsls	r7, r5, #26
  40dc26:	930a      	str	r3, [sp, #40]	; 0x28
  40dc28:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dc2c:	941a      	str	r4, [sp, #104]	; 0x68
  40dc2e:	d4b7      	bmi.n	40dba0 <_vfprintf_r+0x608>
  40dc30:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dc32:	06ed      	lsls	r5, r5, #27
  40dc34:	f140 84c9 	bpl.w	40e5ca <_vfprintf_r+0x1032>
  40dc38:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40dc3c:	2500      	movs	r5, #0
  40dc3e:	f8dc 4000 	ldr.w	r4, [ip]
  40dc42:	f10c 0c04 	add.w	ip, ip, #4
  40dc46:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40dc4a:	e7b4      	b.n	40dbb6 <_vfprintf_r+0x61e>
  40dc4c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dc50:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40dc54:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40dc58:	f893 8000 	ldrb.w	r8, [r3]
  40dc5c:	e515      	b.n	40d68a <_vfprintf_r+0xf2>
  40dc5e:	f893 8000 	ldrb.w	r8, [r3]
  40dc62:	4619      	mov	r1, r3
  40dc64:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40dc68:	f000 856d 	beq.w	40e746 <_vfprintf_r+0x11ae>
  40dc6c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dc6e:	f045 0510 	orr.w	r5, r5, #16
  40dc72:	9509      	str	r5, [sp, #36]	; 0x24
  40dc74:	e509      	b.n	40d68a <_vfprintf_r+0xf2>
  40dc76:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dc7a:	930a      	str	r3, [sp, #40]	; 0x28
  40dc7c:	f01c 0f20 	tst.w	ip, #32
  40dc80:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dc84:	f000 84b0 	beq.w	40e5e8 <_vfprintf_r+0x1050>
  40dc88:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40dc8a:	6821      	ldr	r1, [r4, #0]
  40dc8c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40dc8e:	17e5      	asrs	r5, r4, #31
  40dc90:	462b      	mov	r3, r5
  40dc92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dc94:	4622      	mov	r2, r4
  40dc96:	3504      	adds	r5, #4
  40dc98:	950f      	str	r5, [sp, #60]	; 0x3c
  40dc9a:	e9c1 2300 	strd	r2, r3, [r1]
  40dc9e:	e4bd      	b.n	40d61c <_vfprintf_r+0x84>
  40dca0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dca2:	f045 0501 	orr.w	r5, r5, #1
  40dca6:	9509      	str	r5, [sp, #36]	; 0x24
  40dca8:	f893 8000 	ldrb.w	r8, [r3]
  40dcac:	e4ed      	b.n	40d68a <_vfprintf_r+0xf2>
  40dcae:	930a      	str	r3, [sp, #40]	; 0x28
  40dcb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40dcb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dcb4:	681a      	ldr	r2, [r3, #0]
  40dcb6:	2401      	movs	r4, #1
  40dcb8:	2300      	movs	r3, #0
  40dcba:	3504      	adds	r5, #4
  40dcbc:	469a      	mov	sl, r3
  40dcbe:	940c      	str	r4, [sp, #48]	; 0x30
  40dcc0:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40dcc4:	950f      	str	r5, [sp, #60]	; 0x3c
  40dcc6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40dcca:	930b      	str	r3, [sp, #44]	; 0x2c
  40dccc:	9314      	str	r3, [sp, #80]	; 0x50
  40dcce:	af2e      	add	r7, sp, #184	; 0xb8
  40dcd0:	e5c9      	b.n	40d866 <_vfprintf_r+0x2ce>
  40dcd2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dcd4:	930a      	str	r3, [sp, #40]	; 0x28
  40dcd6:	06a5      	lsls	r5, r4, #26
  40dcd8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dcdc:	d53b      	bpl.n	40dd56 <_vfprintf_r+0x7be>
  40dcde:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40dce0:	1de9      	adds	r1, r5, #7
  40dce2:	f021 0107 	bic.w	r1, r1, #7
  40dce6:	e9d1 2300 	ldrd	r2, r3, [r1]
  40dcea:	3108      	adds	r1, #8
  40dcec:	910f      	str	r1, [sp, #60]	; 0x3c
  40dcee:	4614      	mov	r4, r2
  40dcf0:	461d      	mov	r5, r3
  40dcf2:	2a00      	cmp	r2, #0
  40dcf4:	f173 0c00 	sbcs.w	ip, r3, #0
  40dcf8:	f2c0 83ca 	blt.w	40e490 <_vfprintf_r+0xef8>
  40dcfc:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40dd00:	2301      	movs	r3, #1
  40dd02:	e581      	b.n	40d808 <_vfprintf_r+0x270>
  40dd04:	f893 8000 	ldrb.w	r8, [r3]
  40dd08:	1c58      	adds	r0, r3, #1
  40dd0a:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40dd0e:	f000 86ae 	beq.w	40ea6e <_vfprintf_r+0x14d6>
  40dd12:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40dd16:	2909      	cmp	r1, #9
  40dd18:	bf98      	it	ls
  40dd1a:	2300      	movls	r3, #0
  40dd1c:	f200 860c 	bhi.w	40e938 <_vfprintf_r+0x13a0>
  40dd20:	f810 8b01 	ldrb.w	r8, [r0], #1
  40dd24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40dd28:	eb01 0343 	add.w	r3, r1, r3, lsl #1
  40dd2c:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40dd30:	2909      	cmp	r1, #9
  40dd32:	d9f5      	bls.n	40dd20 <_vfprintf_r+0x788>
  40dd34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
  40dd38:	930b      	str	r3, [sp, #44]	; 0x2c
  40dd3a:	4603      	mov	r3, r0
  40dd3c:	e4a6      	b.n	40d68c <_vfprintf_r+0xf4>
  40dd3e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd42:	930a      	str	r3, [sp, #40]	; 0x28
  40dd44:	f04c 0c10 	orr.w	ip, ip, #16
  40dd48:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40dd4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dd4e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dd52:	06a5      	lsls	r5, r4, #26
  40dd54:	d4c3      	bmi.n	40dcde <_vfprintf_r+0x746>
  40dd56:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd5a:	f01c 0f10 	tst.w	ip, #16
  40dd5e:	f040 82b0 	bne.w	40e2c2 <_vfprintf_r+0xd2a>
  40dd62:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40dd66:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40dd6a:	f000 82aa 	beq.w	40e2c2 <_vfprintf_r+0xd2a>
  40dd6e:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40dd72:	f9bc 4000 	ldrsh.w	r4, [ip]
  40dd76:	f10c 0c04 	add.w	ip, ip, #4
  40dd7a:	17e5      	asrs	r5, r4, #31
  40dd7c:	4622      	mov	r2, r4
  40dd7e:	462b      	mov	r3, r5
  40dd80:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40dd84:	e7b5      	b.n	40dcf2 <_vfprintf_r+0x75a>
  40dd86:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dd88:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40dd8c:	9509      	str	r5, [sp, #36]	; 0x24
  40dd8e:	f893 8000 	ldrb.w	r8, [r3]
  40dd92:	e47a      	b.n	40d68a <_vfprintf_r+0xf2>
  40dd94:	2400      	movs	r4, #0
  40dd96:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40dd9a:	940e      	str	r4, [sp, #56]	; 0x38
  40dd9c:	4620      	mov	r0, r4
  40dd9e:	f813 8b01 	ldrb.w	r8, [r3], #1
  40dda2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40dda6:	eb01 0040 	add.w	r0, r1, r0, lsl #1
  40ddaa:	f1a8 0130 	sub.w	r1, r8, #48	; 0x30
  40ddae:	2909      	cmp	r1, #9
  40ddb0:	d9f5      	bls.n	40dd9e <_vfprintf_r+0x806>
  40ddb2:	900e      	str	r0, [sp, #56]	; 0x38
  40ddb4:	e46a      	b.n	40d68c <_vfprintf_r+0xf4>
  40ddb6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ddb8:	f045 0508 	orr.w	r5, r5, #8
  40ddbc:	9509      	str	r5, [sp, #36]	; 0x24
  40ddbe:	f893 8000 	ldrb.w	r8, [r3]
  40ddc2:	e462      	b.n	40d68a <_vfprintf_r+0xf2>
  40ddc4:	00410044 	.word	0x00410044
  40ddc8:	00410030 	.word	0x00410030
  40ddcc:	004101ac 	.word	0x004101ac
  40ddd0:	004101bc 	.word	0x004101bc
  40ddd4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40ddd6:	930a      	str	r3, [sp, #40]	; 0x28
  40ddd8:	1deb      	adds	r3, r5, #7
  40ddda:	f023 0307 	bic.w	r3, r3, #7
  40ddde:	f103 0c08 	add.w	ip, r3, #8
  40dde2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40dde6:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40ddea:	e9d3 4500 	ldrd	r4, r5, [r3]
  40ddee:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40ddf2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40ddf6:	f7ff fad3 	bl	40d3a0 <__fpclassifyd>
  40ddfa:	2801      	cmp	r0, #1
  40ddfc:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40de00:	f040 8350 	bne.w	40e4a4 <_vfprintf_r+0xf0c>
  40de04:	2200      	movs	r2, #0
  40de06:	2300      	movs	r3, #0
  40de08:	f001 f8c0 	bl	40ef8c <__aeabi_dcmplt>
  40de0c:	2800      	cmp	r0, #0
  40de0e:	f040 8531 	bne.w	40e874 <_vfprintf_r+0x12dc>
  40de12:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40de16:	2503      	movs	r5, #3
  40de18:	950c      	str	r5, [sp, #48]	; 0x30
  40de1a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40de1c:	4f9e      	ldr	r7, [pc, #632]	; (40e098 <_vfprintf_r+0xb00>)
  40de1e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40de22:	4b9e      	ldr	r3, [pc, #632]	; (40e09c <_vfprintf_r+0xb04>)
  40de24:	2400      	movs	r4, #0
  40de26:	9509      	str	r5, [sp, #36]	; 0x24
  40de28:	2500      	movs	r5, #0
  40de2a:	940b      	str	r4, [sp, #44]	; 0x2c
  40de2c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40de30:	bfd8      	it	le
  40de32:	461f      	movle	r7, r3
  40de34:	2403      	movs	r4, #3
  40de36:	9514      	str	r5, [sp, #80]	; 0x50
  40de38:	e50f      	b.n	40d85a <_vfprintf_r+0x2c2>
  40de3a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40de3c:	930a      	str	r3, [sp, #40]	; 0x28
  40de3e:	f045 0510 	orr.w	r5, r5, #16
  40de42:	9509      	str	r5, [sp, #36]	; 0x24
  40de44:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40de48:	f01c 0320 	ands.w	r3, ip, #32
  40de4c:	f47f ae36 	bne.w	40dabc <_vfprintf_r+0x524>
  40de50:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40de54:	f01c 0210 	ands.w	r2, ip, #16
  40de58:	f040 823b 	bne.w	40e2d2 <_vfprintf_r+0xd3a>
  40de5c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40de60:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40de64:	f000 8235 	beq.w	40e2d2 <_vfprintf_r+0xd3a>
  40de68:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40de6c:	4613      	mov	r3, r2
  40de6e:	f8bc 4000 	ldrh.w	r4, [ip]
  40de72:	f10c 0c04 	add.w	ip, ip, #4
  40de76:	2500      	movs	r5, #0
  40de78:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40de7c:	e4c0      	b.n	40d800 <_vfprintf_r+0x268>
  40de7e:	930a      	str	r3, [sp, #40]	; 0x28
  40de80:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40de84:	f1b8 0f00 	cmp.w	r8, #0
  40de88:	f43f ac95 	beq.w	40d7b6 <_vfprintf_r+0x21e>
  40de8c:	2300      	movs	r3, #0
  40de8e:	f04f 0c01 	mov.w	ip, #1
  40de92:	469a      	mov	sl, r3
  40de94:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40de98:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40de9c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40dea0:	930b      	str	r3, [sp, #44]	; 0x2c
  40dea2:	9314      	str	r3, [sp, #80]	; 0x50
  40dea4:	4664      	mov	r4, ip
  40dea6:	af2e      	add	r7, sp, #184	; 0xb8
  40dea8:	e4dd      	b.n	40d866 <_vfprintf_r+0x2ce>
  40deaa:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40deae:	e530      	b.n	40d912 <_vfprintf_r+0x37a>
  40deb0:	2b01      	cmp	r3, #1
  40deb2:	f000 80e3 	beq.w	40e07c <_vfprintf_r+0xae4>
  40deb6:	2b02      	cmp	r3, #2
  40deb8:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40debc:	d118      	bne.n	40def0 <_vfprintf_r+0x958>
  40debe:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40dec2:	4619      	mov	r1, r3
  40dec4:	f004 000f 	and.w	r0, r4, #15
  40dec8:	0922      	lsrs	r2, r4, #4
  40deca:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40dece:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40ded2:	092b      	lsrs	r3, r5, #4
  40ded4:	7008      	strb	r0, [r1, #0]
  40ded6:	ea52 0003 	orrs.w	r0, r2, r3
  40deda:	460f      	mov	r7, r1
  40dedc:	4614      	mov	r4, r2
  40dede:	461d      	mov	r5, r3
  40dee0:	f101 31ff 	add.w	r1, r1, #4294967295
  40dee4:	d1ee      	bne.n	40dec4 <_vfprintf_r+0x92c>
  40dee6:	9d08      	ldr	r5, [sp, #32]
  40dee8:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40deec:	1bec      	subs	r4, r5, r7
  40deee:	e4ab      	b.n	40d848 <_vfprintf_r+0x2b0>
  40def0:	08e0      	lsrs	r0, r4, #3
  40def2:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40def6:	f004 0207 	and.w	r2, r4, #7
  40defa:	08e9      	lsrs	r1, r5, #3
  40defc:	3230      	adds	r2, #48	; 0x30
  40defe:	ea50 0c01 	orrs.w	ip, r0, r1
  40df02:	461f      	mov	r7, r3
  40df04:	701a      	strb	r2, [r3, #0]
  40df06:	4604      	mov	r4, r0
  40df08:	460d      	mov	r5, r1
  40df0a:	f103 33ff 	add.w	r3, r3, #4294967295
  40df0e:	d1ef      	bne.n	40def0 <_vfprintf_r+0x958>
  40df10:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40df12:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40df16:	07e0      	lsls	r0, r4, #31
  40df18:	4639      	mov	r1, r7
  40df1a:	f140 80b8 	bpl.w	40e08e <_vfprintf_r+0xaf6>
  40df1e:	2a30      	cmp	r2, #48	; 0x30
  40df20:	f000 80b5 	beq.w	40e08e <_vfprintf_r+0xaf6>
  40df24:	9d08      	ldr	r5, [sp, #32]
  40df26:	461f      	mov	r7, r3
  40df28:	2330      	movs	r3, #48	; 0x30
  40df2a:	1bec      	subs	r4, r5, r7
  40df2c:	f801 3c01 	strb.w	r3, [r1, #-1]
  40df30:	e48a      	b.n	40d848 <_vfprintf_r+0x2b0>
  40df32:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40df36:	f340 80b7 	ble.w	40e0a8 <_vfprintf_r+0xb10>
  40df3a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40df3e:	2200      	movs	r2, #0
  40df40:	2300      	movs	r3, #0
  40df42:	f8cd c01c 	str.w	ip, [sp, #28]
  40df46:	f001 f817 	bl	40ef78 <__aeabi_dcmpeq>
  40df4a:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40df4e:	2800      	cmp	r0, #0
  40df50:	f000 812e 	beq.w	40e1b0 <_vfprintf_r+0xc18>
  40df54:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40df56:	4952      	ldr	r1, [pc, #328]	; (40e0a0 <_vfprintf_r+0xb08>)
  40df58:	3301      	adds	r3, #1
  40df5a:	f10c 0c01 	add.w	ip, ip, #1
  40df5e:	2201      	movs	r2, #1
  40df60:	2b07      	cmp	r3, #7
  40df62:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40df66:	932c      	str	r3, [sp, #176]	; 0xb0
  40df68:	e886 0006 	stmia.w	r6, {r1, r2}
  40df6c:	f300 8361 	bgt.w	40e632 <_vfprintf_r+0x109a>
  40df70:	3608      	adds	r6, #8
  40df72:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40df74:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40df76:	42a3      	cmp	r3, r4
  40df78:	db03      	blt.n	40df82 <_vfprintf_r+0x9ea>
  40df7a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40df7c:	07ef      	lsls	r7, r5, #31
  40df7e:	f57f ad42 	bpl.w	40da06 <_vfprintf_r+0x46e>
  40df82:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40df84:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40df86:	3301      	adds	r3, #1
  40df88:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40df8a:	44a4      	add	ip, r4
  40df8c:	2b07      	cmp	r3, #7
  40df8e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40df92:	6035      	str	r5, [r6, #0]
  40df94:	6074      	str	r4, [r6, #4]
  40df96:	932c      	str	r3, [sp, #176]	; 0xb0
  40df98:	f300 83de 	bgt.w	40e758 <_vfprintf_r+0x11c0>
  40df9c:	3608      	adds	r6, #8
  40df9e:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40dfa0:	1e6c      	subs	r4, r5, #1
  40dfa2:	2c00      	cmp	r4, #0
  40dfa4:	f77f ad2f 	ble.w	40da06 <_vfprintf_r+0x46e>
  40dfa8:	2c10      	cmp	r4, #16
  40dfaa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dfac:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 40e0a4 <_vfprintf_r+0xb0c>
  40dfb0:	f340 8198 	ble.w	40e2e4 <_vfprintf_r+0xd4c>
  40dfb4:	2510      	movs	r5, #16
  40dfb6:	4662      	mov	r2, ip
  40dfb8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40dfbc:	4657      	mov	r7, sl
  40dfbe:	e004      	b.n	40dfca <_vfprintf_r+0xa32>
  40dfc0:	3608      	adds	r6, #8
  40dfc2:	3c10      	subs	r4, #16
  40dfc4:	2c10      	cmp	r4, #16
  40dfc6:	f340 818b 	ble.w	40e2e0 <_vfprintf_r+0xd48>
  40dfca:	3301      	adds	r3, #1
  40dfcc:	3210      	adds	r2, #16
  40dfce:	2b07      	cmp	r3, #7
  40dfd0:	922d      	str	r2, [sp, #180]	; 0xb4
  40dfd2:	932c      	str	r3, [sp, #176]	; 0xb0
  40dfd4:	6037      	str	r7, [r6, #0]
  40dfd6:	6075      	str	r5, [r6, #4]
  40dfd8:	ddf2      	ble.n	40dfc0 <_vfprintf_r+0xa28>
  40dfda:	4640      	mov	r0, r8
  40dfdc:	4649      	mov	r1, r9
  40dfde:	aa2b      	add	r2, sp, #172	; 0xac
  40dfe0:	f7fb fdf6 	bl	409bd0 <__sprint_r>
  40dfe4:	2800      	cmp	r0, #0
  40dfe6:	f47f abed 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40dfea:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40dfec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40dfee:	ae38      	add	r6, sp, #224	; 0xe0
  40dff0:	e7e7      	b.n	40dfc2 <_vfprintf_r+0xa2a>
  40dff2:	980e      	ldr	r0, [sp, #56]	; 0x38
  40dff4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40dff6:	1a45      	subs	r5, r0, r1
  40dff8:	2d00      	cmp	r5, #0
  40dffa:	f77f acb2 	ble.w	40d962 <_vfprintf_r+0x3ca>
  40dffe:	2d10      	cmp	r5, #16
  40e000:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e002:	f8df a0a0 	ldr.w	sl, [pc, #160]	; 40e0a4 <_vfprintf_r+0xb0c>
  40e006:	dd2c      	ble.n	40e062 <_vfprintf_r+0xaca>
  40e008:	4651      	mov	r1, sl
  40e00a:	9412      	str	r4, [sp, #72]	; 0x48
  40e00c:	46aa      	mov	sl, r5
  40e00e:	f04f 0b10 	mov.w	fp, #16
  40e012:	4662      	mov	r2, ip
  40e014:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40e016:	460d      	mov	r5, r1
  40e018:	e006      	b.n	40e028 <_vfprintf_r+0xa90>
  40e01a:	f1aa 0a10 	sub.w	sl, sl, #16
  40e01e:	f1ba 0f10 	cmp.w	sl, #16
  40e022:	f106 0608 	add.w	r6, r6, #8
  40e026:	dd17      	ble.n	40e058 <_vfprintf_r+0xac0>
  40e028:	3301      	adds	r3, #1
  40e02a:	3210      	adds	r2, #16
  40e02c:	2b07      	cmp	r3, #7
  40e02e:	922d      	str	r2, [sp, #180]	; 0xb4
  40e030:	932c      	str	r3, [sp, #176]	; 0xb0
  40e032:	e886 0820 	stmia.w	r6, {r5, fp}
  40e036:	ddf0      	ble.n	40e01a <_vfprintf_r+0xa82>
  40e038:	4620      	mov	r0, r4
  40e03a:	4649      	mov	r1, r9
  40e03c:	aa2b      	add	r2, sp, #172	; 0xac
  40e03e:	f7fb fdc7 	bl	409bd0 <__sprint_r>
  40e042:	2800      	cmp	r0, #0
  40e044:	f47f abbe 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e048:	f1aa 0a10 	sub.w	sl, sl, #16
  40e04c:	f1ba 0f10 	cmp.w	sl, #16
  40e050:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e052:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e054:	ae38      	add	r6, sp, #224	; 0xe0
  40e056:	dce7      	bgt.n	40e028 <_vfprintf_r+0xa90>
  40e058:	4694      	mov	ip, r2
  40e05a:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40e05c:	462a      	mov	r2, r5
  40e05e:	4655      	mov	r5, sl
  40e060:	4692      	mov	sl, r2
  40e062:	3301      	adds	r3, #1
  40e064:	44ac      	add	ip, r5
  40e066:	2b07      	cmp	r3, #7
  40e068:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e06c:	932c      	str	r3, [sp, #176]	; 0xb0
  40e06e:	f8c6 a000 	str.w	sl, [r6]
  40e072:	6075      	str	r5, [r6, #4]
  40e074:	f300 81ff 	bgt.w	40e476 <_vfprintf_r+0xede>
  40e078:	3608      	adds	r6, #8
  40e07a:	e472      	b.n	40d962 <_vfprintf_r+0x3ca>
  40e07c:	2d00      	cmp	r5, #0
  40e07e:	bf08      	it	eq
  40e080:	2c0a      	cmpeq	r4, #10
  40e082:	f080 813b 	bcs.w	40e2fc <_vfprintf_r+0xd64>
  40e086:	3430      	adds	r4, #48	; 0x30
  40e088:	af48      	add	r7, sp, #288	; 0x120
  40e08a:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40e08e:	9d08      	ldr	r5, [sp, #32]
  40e090:	1bec      	subs	r4, r5, r7
  40e092:	f7ff bbd9 	b.w	40d848 <_vfprintf_r+0x2b0>
  40e096:	bf00      	nop
  40e098:	00410024 	.word	0x00410024
  40e09c:	00410020 	.word	0x00410020
  40e0a0:	00410060 	.word	0x00410060
  40e0a4:	004101bc 	.word	0x004101bc
  40e0a8:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e0aa:	2c01      	cmp	r4, #1
  40e0ac:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e0ae:	f340 81a4 	ble.w	40e3fa <_vfprintf_r+0xe62>
  40e0b2:	3401      	adds	r4, #1
  40e0b4:	f10c 0501 	add.w	r5, ip, #1
  40e0b8:	2301      	movs	r3, #1
  40e0ba:	2c07      	cmp	r4, #7
  40e0bc:	952d      	str	r5, [sp, #180]	; 0xb4
  40e0be:	942c      	str	r4, [sp, #176]	; 0xb0
  40e0c0:	6037      	str	r7, [r6, #0]
  40e0c2:	6073      	str	r3, [r6, #4]
  40e0c4:	f300 81b4 	bgt.w	40e430 <_vfprintf_r+0xe98>
  40e0c8:	3608      	adds	r6, #8
  40e0ca:	9818      	ldr	r0, [sp, #96]	; 0x60
  40e0cc:	3401      	adds	r4, #1
  40e0ce:	9915      	ldr	r1, [sp, #84]	; 0x54
  40e0d0:	4405      	add	r5, r0
  40e0d2:	2c07      	cmp	r4, #7
  40e0d4:	952d      	str	r5, [sp, #180]	; 0xb4
  40e0d6:	942c      	str	r4, [sp, #176]	; 0xb0
  40e0d8:	6031      	str	r1, [r6, #0]
  40e0da:	6070      	str	r0, [r6, #4]
  40e0dc:	f300 81b4 	bgt.w	40e448 <_vfprintf_r+0xeb0>
  40e0e0:	3608      	adds	r6, #8
  40e0e2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40e0e6:	2200      	movs	r2, #0
  40e0e8:	2300      	movs	r3, #0
  40e0ea:	f000 ff45 	bl	40ef78 <__aeabi_dcmpeq>
  40e0ee:	2800      	cmp	r0, #0
  40e0f0:	f040 80bd 	bne.w	40e26e <_vfprintf_r+0xcd6>
  40e0f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40e0f6:	3401      	adds	r4, #1
  40e0f8:	1e53      	subs	r3, r2, #1
  40e0fa:	3701      	adds	r7, #1
  40e0fc:	441d      	add	r5, r3
  40e0fe:	2c07      	cmp	r4, #7
  40e100:	942c      	str	r4, [sp, #176]	; 0xb0
  40e102:	952d      	str	r5, [sp, #180]	; 0xb4
  40e104:	6037      	str	r7, [r6, #0]
  40e106:	6073      	str	r3, [r6, #4]
  40e108:	f300 8186 	bgt.w	40e418 <_vfprintf_r+0xe80>
  40e10c:	3608      	adds	r6, #8
  40e10e:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40e112:	3401      	adds	r4, #1
  40e114:	44ac      	add	ip, r5
  40e116:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40e118:	ab27      	add	r3, sp, #156	; 0x9c
  40e11a:	2c07      	cmp	r4, #7
  40e11c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e120:	942c      	str	r4, [sp, #176]	; 0xb0
  40e122:	e886 0028 	stmia.w	r6, {r3, r5}
  40e126:	f77f ac6d 	ble.w	40da04 <_vfprintf_r+0x46c>
  40e12a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e12c:	4649      	mov	r1, r9
  40e12e:	aa2b      	add	r2, sp, #172	; 0xac
  40e130:	f7fb fd4e 	bl	409bd0 <__sprint_r>
  40e134:	2800      	cmp	r0, #0
  40e136:	f47f ab45 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e13a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e13e:	ae38      	add	r6, sp, #224	; 0xe0
  40e140:	e461      	b.n	40da06 <_vfprintf_r+0x46e>
  40e142:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e144:	4649      	mov	r1, r9
  40e146:	aa2b      	add	r2, sp, #172	; 0xac
  40e148:	f7fb fd42 	bl	409bd0 <__sprint_r>
  40e14c:	2800      	cmp	r0, #0
  40e14e:	f43f acaa 	beq.w	40daa6 <_vfprintf_r+0x50e>
  40e152:	f7ff bb37 	b.w	40d7c4 <_vfprintf_r+0x22c>
  40e156:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e158:	4649      	mov	r1, r9
  40e15a:	aa2b      	add	r2, sp, #172	; 0xac
  40e15c:	f7fb fd38 	bl	409bd0 <__sprint_r>
  40e160:	2800      	cmp	r0, #0
  40e162:	f47f ab2f 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e166:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e16a:	ae38      	add	r6, sp, #224	; 0xe0
  40e16c:	e43b      	b.n	40d9e6 <_vfprintf_r+0x44e>
  40e16e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e170:	4649      	mov	r1, r9
  40e172:	aa2b      	add	r2, sp, #172	; 0xac
  40e174:	f7fb fd2c 	bl	409bd0 <__sprint_r>
  40e178:	2800      	cmp	r0, #0
  40e17a:	f47f ab23 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e17e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e182:	ae38      	add	r6, sp, #224	; 0xe0
  40e184:	f7ff bbd8 	b.w	40d938 <_vfprintf_r+0x3a0>
  40e188:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e18a:	4649      	mov	r1, r9
  40e18c:	aa2b      	add	r2, sp, #172	; 0xac
  40e18e:	f7fb fd1f 	bl	409bd0 <__sprint_r>
  40e192:	2800      	cmp	r0, #0
  40e194:	f47f ab16 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e198:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e19c:	ae38      	add	r6, sp, #224	; 0xe0
  40e19e:	f7ff bbdc 	b.w	40d95a <_vfprintf_r+0x3c2>
  40e1a2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e1a4:	af38      	add	r7, sp, #224	; 0xe0
  40e1a6:	f7ff bb4f 	b.w	40d848 <_vfprintf_r+0x2b0>
  40e1aa:	2302      	movs	r3, #2
  40e1ac:	f7ff bb28 	b.w	40d800 <_vfprintf_r+0x268>
  40e1b0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e1b2:	2b00      	cmp	r3, #0
  40e1b4:	f340 8249 	ble.w	40e64a <_vfprintf_r+0x10b2>
  40e1b8:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e1ba:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e1bc:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
  40e1c0:	42ac      	cmp	r4, r5
  40e1c2:	bfa8      	it	ge
  40e1c4:	462c      	movge	r4, r5
  40e1c6:	2c00      	cmp	r4, #0
  40e1c8:	44b8      	add	r8, r7
  40e1ca:	dd0b      	ble.n	40e1e4 <_vfprintf_r+0xc4c>
  40e1cc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e1ce:	44a4      	add	ip, r4
  40e1d0:	3301      	adds	r3, #1
  40e1d2:	2b07      	cmp	r3, #7
  40e1d4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e1d8:	6037      	str	r7, [r6, #0]
  40e1da:	6074      	str	r4, [r6, #4]
  40e1dc:	932c      	str	r3, [sp, #176]	; 0xb0
  40e1de:	f300 82f0 	bgt.w	40e7c2 <_vfprintf_r+0x122a>
  40e1e2:	3608      	adds	r6, #8
  40e1e4:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e1e6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40e1ea:	1b2c      	subs	r4, r5, r4
  40e1ec:	2c00      	cmp	r4, #0
  40e1ee:	f340 80ad 	ble.w	40e34c <_vfprintf_r+0xdb4>
  40e1f2:	2c10      	cmp	r4, #16
  40e1f4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e1f6:	f8df a6d8 	ldr.w	sl, [pc, #1752]	; 40e8d0 <_vfprintf_r+0x1338>
  40e1fa:	f340 820d 	ble.w	40e618 <_vfprintf_r+0x1080>
  40e1fe:	4651      	mov	r1, sl
  40e200:	2510      	movs	r5, #16
  40e202:	46ba      	mov	sl, r7
  40e204:	4662      	mov	r2, ip
  40e206:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40e20a:	460f      	mov	r7, r1
  40e20c:	e004      	b.n	40e218 <_vfprintf_r+0xc80>
  40e20e:	3608      	adds	r6, #8
  40e210:	3c10      	subs	r4, #16
  40e212:	2c10      	cmp	r4, #16
  40e214:	f340 81fc 	ble.w	40e610 <_vfprintf_r+0x1078>
  40e218:	3301      	adds	r3, #1
  40e21a:	3210      	adds	r2, #16
  40e21c:	2b07      	cmp	r3, #7
  40e21e:	922d      	str	r2, [sp, #180]	; 0xb4
  40e220:	932c      	str	r3, [sp, #176]	; 0xb0
  40e222:	6037      	str	r7, [r6, #0]
  40e224:	6075      	str	r5, [r6, #4]
  40e226:	ddf2      	ble.n	40e20e <_vfprintf_r+0xc76>
  40e228:	4658      	mov	r0, fp
  40e22a:	4649      	mov	r1, r9
  40e22c:	aa2b      	add	r2, sp, #172	; 0xac
  40e22e:	f7fb fccf 	bl	409bd0 <__sprint_r>
  40e232:	2800      	cmp	r0, #0
  40e234:	f47f aac6 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e238:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e23a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e23c:	ae38      	add	r6, sp, #224	; 0xe0
  40e23e:	e7e7      	b.n	40e210 <_vfprintf_r+0xc78>
  40e240:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e242:	4649      	mov	r1, r9
  40e244:	aa2b      	add	r2, sp, #172	; 0xac
  40e246:	f7fb fcc3 	bl	409bd0 <__sprint_r>
  40e24a:	2800      	cmp	r0, #0
  40e24c:	f47f aaba 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e250:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e254:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e258:	ae38      	add	r6, sp, #224	; 0xe0
  40e25a:	f7ff bb5a 	b.w	40d912 <_vfprintf_r+0x37a>
  40e25e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40e260:	2301      	movs	r3, #1
  40e262:	682c      	ldr	r4, [r5, #0]
  40e264:	3504      	adds	r5, #4
  40e266:	950f      	str	r5, [sp, #60]	; 0x3c
  40e268:	2500      	movs	r5, #0
  40e26a:	f7ff bac9 	b.w	40d800 <_vfprintf_r+0x268>
  40e26e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40e270:	1e5f      	subs	r7, r3, #1
  40e272:	2f00      	cmp	r7, #0
  40e274:	f77f af4b 	ble.w	40e10e <_vfprintf_r+0xb76>
  40e278:	2f10      	cmp	r7, #16
  40e27a:	f8df a654 	ldr.w	sl, [pc, #1620]	; 40e8d0 <_vfprintf_r+0x1338>
  40e27e:	f340 80ef 	ble.w	40e460 <_vfprintf_r+0xec8>
  40e282:	f04f 0810 	mov.w	r8, #16
  40e286:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40e28a:	e004      	b.n	40e296 <_vfprintf_r+0xcfe>
  40e28c:	3608      	adds	r6, #8
  40e28e:	3f10      	subs	r7, #16
  40e290:	2f10      	cmp	r7, #16
  40e292:	f340 80e5 	ble.w	40e460 <_vfprintf_r+0xec8>
  40e296:	3401      	adds	r4, #1
  40e298:	3510      	adds	r5, #16
  40e29a:	2c07      	cmp	r4, #7
  40e29c:	952d      	str	r5, [sp, #180]	; 0xb4
  40e29e:	942c      	str	r4, [sp, #176]	; 0xb0
  40e2a0:	f8c6 a000 	str.w	sl, [r6]
  40e2a4:	f8c6 8004 	str.w	r8, [r6, #4]
  40e2a8:	ddf0      	ble.n	40e28c <_vfprintf_r+0xcf4>
  40e2aa:	4658      	mov	r0, fp
  40e2ac:	4649      	mov	r1, r9
  40e2ae:	aa2b      	add	r2, sp, #172	; 0xac
  40e2b0:	f7fb fc8e 	bl	409bd0 <__sprint_r>
  40e2b4:	2800      	cmp	r0, #0
  40e2b6:	f47f aa85 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e2ba:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40e2bc:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e2be:	ae38      	add	r6, sp, #224	; 0xe0
  40e2c0:	e7e5      	b.n	40e28e <_vfprintf_r+0xcf6>
  40e2c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40e2c4:	682c      	ldr	r4, [r5, #0]
  40e2c6:	3504      	adds	r5, #4
  40e2c8:	950f      	str	r5, [sp, #60]	; 0x3c
  40e2ca:	17e5      	asrs	r5, r4, #31
  40e2cc:	4622      	mov	r2, r4
  40e2ce:	462b      	mov	r3, r5
  40e2d0:	e50f      	b.n	40dcf2 <_vfprintf_r+0x75a>
  40e2d2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40e2d4:	682c      	ldr	r4, [r5, #0]
  40e2d6:	3504      	adds	r5, #4
  40e2d8:	950f      	str	r5, [sp, #60]	; 0x3c
  40e2da:	2500      	movs	r5, #0
  40e2dc:	f7ff ba90 	b.w	40d800 <_vfprintf_r+0x268>
  40e2e0:	4694      	mov	ip, r2
  40e2e2:	46ba      	mov	sl, r7
  40e2e4:	3301      	adds	r3, #1
  40e2e6:	44a4      	add	ip, r4
  40e2e8:	2b07      	cmp	r3, #7
  40e2ea:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e2ee:	932c      	str	r3, [sp, #176]	; 0xb0
  40e2f0:	f8c6 a000 	str.w	sl, [r6]
  40e2f4:	6074      	str	r4, [r6, #4]
  40e2f6:	f77f ab85 	ble.w	40da04 <_vfprintf_r+0x46c>
  40e2fa:	e716      	b.n	40e12a <_vfprintf_r+0xb92>
  40e2fc:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40e300:	4620      	mov	r0, r4
  40e302:	4629      	mov	r1, r5
  40e304:	220a      	movs	r2, #10
  40e306:	2300      	movs	r3, #0
  40e308:	f000 fe90 	bl	40f02c <__aeabi_uldivmod>
  40e30c:	3230      	adds	r2, #48	; 0x30
  40e30e:	f88b 2000 	strb.w	r2, [fp]
  40e312:	4620      	mov	r0, r4
  40e314:	4629      	mov	r1, r5
  40e316:	220a      	movs	r2, #10
  40e318:	2300      	movs	r3, #0
  40e31a:	f000 fe87 	bl	40f02c <__aeabi_uldivmod>
  40e31e:	4604      	mov	r4, r0
  40e320:	460d      	mov	r5, r1
  40e322:	ea54 0c05 	orrs.w	ip, r4, r5
  40e326:	465f      	mov	r7, fp
  40e328:	f10b 3bff 	add.w	fp, fp, #4294967295
  40e32c:	d1e8      	bne.n	40e300 <_vfprintf_r+0xd68>
  40e32e:	9d08      	ldr	r5, [sp, #32]
  40e330:	1bec      	subs	r4, r5, r7
  40e332:	f7ff ba89 	b.w	40d848 <_vfprintf_r+0x2b0>
  40e336:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e338:	4649      	mov	r1, r9
  40e33a:	aa2b      	add	r2, sp, #172	; 0xac
  40e33c:	f7fb fc48 	bl	409bd0 <__sprint_r>
  40e340:	2800      	cmp	r0, #0
  40e342:	f47f aa3f 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e346:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e34a:	ae38      	add	r6, sp, #224	; 0xe0
  40e34c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e34e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e350:	442f      	add	r7, r5
  40e352:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e354:	42ac      	cmp	r4, r5
  40e356:	db40      	blt.n	40e3da <_vfprintf_r+0xe42>
  40e358:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e35a:	07e8      	lsls	r0, r5, #31
  40e35c:	d43d      	bmi.n	40e3da <_vfprintf_r+0xe42>
  40e35e:	9811      	ldr	r0, [sp, #68]	; 0x44
  40e360:	ebc7 0508 	rsb	r5, r7, r8
  40e364:	1b04      	subs	r4, r0, r4
  40e366:	42ac      	cmp	r4, r5
  40e368:	bfb8      	it	lt
  40e36a:	4625      	movlt	r5, r4
  40e36c:	2d00      	cmp	r5, #0
  40e36e:	dd0b      	ble.n	40e388 <_vfprintf_r+0xdf0>
  40e370:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e372:	44ac      	add	ip, r5
  40e374:	3301      	adds	r3, #1
  40e376:	2b07      	cmp	r3, #7
  40e378:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e37c:	6037      	str	r7, [r6, #0]
  40e37e:	6075      	str	r5, [r6, #4]
  40e380:	932c      	str	r3, [sp, #176]	; 0xb0
  40e382:	f300 8254 	bgt.w	40e82e <_vfprintf_r+0x1296>
  40e386:	3608      	adds	r6, #8
  40e388:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40e38c:	1b64      	subs	r4, r4, r5
  40e38e:	2c00      	cmp	r4, #0
  40e390:	f77f ab39 	ble.w	40da06 <_vfprintf_r+0x46e>
  40e394:	2c10      	cmp	r4, #16
  40e396:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e398:	f8df a534 	ldr.w	sl, [pc, #1332]	; 40e8d0 <_vfprintf_r+0x1338>
  40e39c:	dda2      	ble.n	40e2e4 <_vfprintf_r+0xd4c>
  40e39e:	2510      	movs	r5, #16
  40e3a0:	4662      	mov	r2, ip
  40e3a2:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e3a6:	4657      	mov	r7, sl
  40e3a8:	e003      	b.n	40e3b2 <_vfprintf_r+0xe1a>
  40e3aa:	3608      	adds	r6, #8
  40e3ac:	3c10      	subs	r4, #16
  40e3ae:	2c10      	cmp	r4, #16
  40e3b0:	dd96      	ble.n	40e2e0 <_vfprintf_r+0xd48>
  40e3b2:	3301      	adds	r3, #1
  40e3b4:	3210      	adds	r2, #16
  40e3b6:	2b07      	cmp	r3, #7
  40e3b8:	922d      	str	r2, [sp, #180]	; 0xb4
  40e3ba:	932c      	str	r3, [sp, #176]	; 0xb0
  40e3bc:	6037      	str	r7, [r6, #0]
  40e3be:	6075      	str	r5, [r6, #4]
  40e3c0:	ddf3      	ble.n	40e3aa <_vfprintf_r+0xe12>
  40e3c2:	4640      	mov	r0, r8
  40e3c4:	4649      	mov	r1, r9
  40e3c6:	aa2b      	add	r2, sp, #172	; 0xac
  40e3c8:	f7fb fc02 	bl	409bd0 <__sprint_r>
  40e3cc:	2800      	cmp	r0, #0
  40e3ce:	f47f a9f9 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e3d2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e3d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e3d6:	ae38      	add	r6, sp, #224	; 0xe0
  40e3d8:	e7e8      	b.n	40e3ac <_vfprintf_r+0xe14>
  40e3da:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e3dc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e3de:	44ac      	add	ip, r5
  40e3e0:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40e3e2:	3301      	adds	r3, #1
  40e3e4:	6035      	str	r5, [r6, #0]
  40e3e6:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e3e8:	2b07      	cmp	r3, #7
  40e3ea:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e3ee:	6075      	str	r5, [r6, #4]
  40e3f0:	932c      	str	r3, [sp, #176]	; 0xb0
  40e3f2:	f300 8200 	bgt.w	40e7f6 <_vfprintf_r+0x125e>
  40e3f6:	3608      	adds	r6, #8
  40e3f8:	e7b1      	b.n	40e35e <_vfprintf_r+0xdc6>
  40e3fa:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e3fc:	07e9      	lsls	r1, r5, #31
  40e3fe:	f53f ae58 	bmi.w	40e0b2 <_vfprintf_r+0xb1a>
  40e402:	3401      	adds	r4, #1
  40e404:	f10c 0501 	add.w	r5, ip, #1
  40e408:	2301      	movs	r3, #1
  40e40a:	2c07      	cmp	r4, #7
  40e40c:	952d      	str	r5, [sp, #180]	; 0xb4
  40e40e:	942c      	str	r4, [sp, #176]	; 0xb0
  40e410:	6037      	str	r7, [r6, #0]
  40e412:	6073      	str	r3, [r6, #4]
  40e414:	f77f ae7a 	ble.w	40e10c <_vfprintf_r+0xb74>
  40e418:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e41a:	4649      	mov	r1, r9
  40e41c:	aa2b      	add	r2, sp, #172	; 0xac
  40e41e:	f7fb fbd7 	bl	409bd0 <__sprint_r>
  40e422:	2800      	cmp	r0, #0
  40e424:	f47f a9ce 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e428:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40e42a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e42c:	ae38      	add	r6, sp, #224	; 0xe0
  40e42e:	e66e      	b.n	40e10e <_vfprintf_r+0xb76>
  40e430:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e432:	4649      	mov	r1, r9
  40e434:	aa2b      	add	r2, sp, #172	; 0xac
  40e436:	f7fb fbcb 	bl	409bd0 <__sprint_r>
  40e43a:	2800      	cmp	r0, #0
  40e43c:	f47f a9c2 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e440:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40e442:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e444:	ae38      	add	r6, sp, #224	; 0xe0
  40e446:	e640      	b.n	40e0ca <_vfprintf_r+0xb32>
  40e448:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e44a:	4649      	mov	r1, r9
  40e44c:	aa2b      	add	r2, sp, #172	; 0xac
  40e44e:	f7fb fbbf 	bl	409bd0 <__sprint_r>
  40e452:	2800      	cmp	r0, #0
  40e454:	f47f a9b6 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e458:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
  40e45a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40e45c:	ae38      	add	r6, sp, #224	; 0xe0
  40e45e:	e640      	b.n	40e0e2 <_vfprintf_r+0xb4a>
  40e460:	3401      	adds	r4, #1
  40e462:	443d      	add	r5, r7
  40e464:	2c07      	cmp	r4, #7
  40e466:	952d      	str	r5, [sp, #180]	; 0xb4
  40e468:	942c      	str	r4, [sp, #176]	; 0xb0
  40e46a:	f8c6 a000 	str.w	sl, [r6]
  40e46e:	6077      	str	r7, [r6, #4]
  40e470:	f77f ae4c 	ble.w	40e10c <_vfprintf_r+0xb74>
  40e474:	e7d0      	b.n	40e418 <_vfprintf_r+0xe80>
  40e476:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e478:	4649      	mov	r1, r9
  40e47a:	aa2b      	add	r2, sp, #172	; 0xac
  40e47c:	f7fb fba8 	bl	409bd0 <__sprint_r>
  40e480:	2800      	cmp	r0, #0
  40e482:	f47f a99f 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e486:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e48a:	ae38      	add	r6, sp, #224	; 0xe0
  40e48c:	f7ff ba69 	b.w	40d962 <_vfprintf_r+0x3ca>
  40e490:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e494:	4264      	negs	r4, r4
  40e496:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40e49a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e49e:	2301      	movs	r3, #1
  40e4a0:	f7ff b9b2 	b.w	40d808 <_vfprintf_r+0x270>
  40e4a4:	f7fe ff7c 	bl	40d3a0 <__fpclassifyd>
  40e4a8:	2800      	cmp	r0, #0
  40e4aa:	f000 811b 	beq.w	40e6e4 <_vfprintf_r+0x114c>
  40e4ae:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e4b0:	f028 0a20 	bic.w	sl, r8, #32
  40e4b4:	3501      	adds	r5, #1
  40e4b6:	f000 826c 	beq.w	40e992 <_vfprintf_r+0x13fa>
  40e4ba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40e4be:	d104      	bne.n	40e4ca <_vfprintf_r+0xf32>
  40e4c0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e4c2:	2d00      	cmp	r5, #0
  40e4c4:	bf08      	it	eq
  40e4c6:	2501      	moveq	r5, #1
  40e4c8:	950b      	str	r5, [sp, #44]	; 0x2c
  40e4ca:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e4ce:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40e4d2:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40e4d6:	2b00      	cmp	r3, #0
  40e4d8:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40e4dc:	f2c0 8250 	blt.w	40e980 <_vfprintf_r+0x13e8>
  40e4e0:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40e4e4:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40e4e8:	f04f 0b00 	mov.w	fp, #0
  40e4ec:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40e4f0:	f000 8234 	beq.w	40e95c <_vfprintf_r+0x13c4>
  40e4f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40e4f8:	f000 828c 	beq.w	40ea14 <_vfprintf_r+0x147c>
  40e4fc:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40e500:	bf0a      	itet	eq
  40e502:	9c0b      	ldreq	r4, [sp, #44]	; 0x2c
  40e504:	9d0b      	ldrne	r5, [sp, #44]	; 0x2c
  40e506:	1c65      	addeq	r5, r4, #1
  40e508:	2002      	movs	r0, #2
  40e50a:	a925      	add	r1, sp, #148	; 0x94
  40e50c:	aa26      	add	r2, sp, #152	; 0x98
  40e50e:	ab29      	add	r3, sp, #164	; 0xa4
  40e510:	e88d 0021 	stmia.w	sp, {r0, r5}
  40e514:	9203      	str	r2, [sp, #12]
  40e516:	9304      	str	r3, [sp, #16]
  40e518:	9102      	str	r1, [sp, #8]
  40e51a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e51c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40e520:	f7fc fae2 	bl	40aae8 <_dtoa_r>
  40e524:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40e528:	4607      	mov	r7, r0
  40e52a:	d002      	beq.n	40e532 <_vfprintf_r+0xf9a>
  40e52c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40e530:	d105      	bne.n	40e53e <_vfprintf_r+0xfa6>
  40e532:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e536:	f01c 0f01 	tst.w	ip, #1
  40e53a:	f000 823b 	beq.w	40e9b4 <_vfprintf_r+0x141c>
  40e53e:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40e542:	eb07 0405 	add.w	r4, r7, r5
  40e546:	f000 81a8 	beq.w	40e89a <_vfprintf_r+0x1302>
  40e54a:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40e54e:	2200      	movs	r2, #0
  40e550:	2300      	movs	r3, #0
  40e552:	f000 fd11 	bl	40ef78 <__aeabi_dcmpeq>
  40e556:	2800      	cmp	r0, #0
  40e558:	f040 819d 	bne.w	40e896 <_vfprintf_r+0x12fe>
  40e55c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e55e:	429c      	cmp	r4, r3
  40e560:	d906      	bls.n	40e570 <_vfprintf_r+0xfd8>
  40e562:	2130      	movs	r1, #48	; 0x30
  40e564:	1c5a      	adds	r2, r3, #1
  40e566:	9229      	str	r2, [sp, #164]	; 0xa4
  40e568:	7019      	strb	r1, [r3, #0]
  40e56a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e56c:	429c      	cmp	r4, r3
  40e56e:	d8f9      	bhi.n	40e564 <_vfprintf_r+0xfcc>
  40e570:	1bdb      	subs	r3, r3, r7
  40e572:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40e576:	9311      	str	r3, [sp, #68]	; 0x44
  40e578:	f000 8174 	beq.w	40e864 <_vfprintf_r+0x12cc>
  40e57c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40e580:	f340 8294 	ble.w	40eaac <_vfprintf_r+0x1514>
  40e584:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40e588:	f000 8206 	beq.w	40e998 <_vfprintf_r+0x1400>
  40e58c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e58e:	9414      	str	r4, [sp, #80]	; 0x50
  40e590:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e592:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40e594:	42ac      	cmp	r4, r5
  40e596:	f300 81d4 	bgt.w	40e942 <_vfprintf_r+0x13aa>
  40e59a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e59e:	f01c 0f01 	tst.w	ip, #1
  40e5a2:	f040 8253 	bne.w	40ea4c <_vfprintf_r+0x14b4>
  40e5a6:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40e5aa:	462c      	mov	r4, r5
  40e5ac:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e5b0:	f1bb 0f00 	cmp.w	fp, #0
  40e5b4:	f040 8164 	bne.w	40e880 <_vfprintf_r+0x12e8>
  40e5b8:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40e5ba:	930c      	str	r3, [sp, #48]	; 0x30
  40e5bc:	9509      	str	r5, [sp, #36]	; 0x24
  40e5be:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  40e5c2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e5c6:	f7ff b948 	b.w	40d85a <_vfprintf_r+0x2c2>
  40e5ca:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e5cc:	0664      	lsls	r4, r4, #25
  40e5ce:	f140 80a6 	bpl.w	40e71e <_vfprintf_r+0x1186>
  40e5d2:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40e5d6:	2500      	movs	r5, #0
  40e5d8:	f8bc 4000 	ldrh.w	r4, [ip]
  40e5dc:	f10c 0c04 	add.w	ip, ip, #4
  40e5e0:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40e5e4:	f7ff bae7 	b.w	40dbb6 <_vfprintf_r+0x61e>
  40e5e8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e5ec:	f01c 0f10 	tst.w	ip, #16
  40e5f0:	f040 808d 	bne.w	40e70e <_vfprintf_r+0x1176>
  40e5f4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40e5f8:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40e5fc:	f000 8126 	beq.w	40e84c <_vfprintf_r+0x12b4>
  40e600:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40e602:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e604:	6823      	ldr	r3, [r4, #0]
  40e606:	3404      	adds	r4, #4
  40e608:	940f      	str	r4, [sp, #60]	; 0x3c
  40e60a:	801d      	strh	r5, [r3, #0]
  40e60c:	f7ff b806 	b.w	40d61c <_vfprintf_r+0x84>
  40e610:	4694      	mov	ip, r2
  40e612:	463a      	mov	r2, r7
  40e614:	4657      	mov	r7, sl
  40e616:	4692      	mov	sl, r2
  40e618:	3301      	adds	r3, #1
  40e61a:	44a4      	add	ip, r4
  40e61c:	2b07      	cmp	r3, #7
  40e61e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e622:	932c      	str	r3, [sp, #176]	; 0xb0
  40e624:	f8c6 a000 	str.w	sl, [r6]
  40e628:	6074      	str	r4, [r6, #4]
  40e62a:	f73f ae84 	bgt.w	40e336 <_vfprintf_r+0xd9e>
  40e62e:	3608      	adds	r6, #8
  40e630:	e68c      	b.n	40e34c <_vfprintf_r+0xdb4>
  40e632:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e634:	4649      	mov	r1, r9
  40e636:	aa2b      	add	r2, sp, #172	; 0xac
  40e638:	f7fb faca 	bl	409bd0 <__sprint_r>
  40e63c:	2800      	cmp	r0, #0
  40e63e:	f47f a8c1 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e642:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e646:	ae38      	add	r6, sp, #224	; 0xe0
  40e648:	e493      	b.n	40df72 <_vfprintf_r+0x9da>
  40e64a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40e64c:	499c      	ldr	r1, [pc, #624]	; (40e8c0 <_vfprintf_r+0x1328>)
  40e64e:	3201      	adds	r2, #1
  40e650:	f10c 0c01 	add.w	ip, ip, #1
  40e654:	2001      	movs	r0, #1
  40e656:	2a07      	cmp	r2, #7
  40e658:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e65c:	922c      	str	r2, [sp, #176]	; 0xb0
  40e65e:	6031      	str	r1, [r6, #0]
  40e660:	6070      	str	r0, [r6, #4]
  40e662:	dc63      	bgt.n	40e72c <_vfprintf_r+0x1194>
  40e664:	3608      	adds	r6, #8
  40e666:	461c      	mov	r4, r3
  40e668:	b92c      	cbnz	r4, 40e676 <_vfprintf_r+0x10de>
  40e66a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e66c:	b91d      	cbnz	r5, 40e676 <_vfprintf_r+0x10de>
  40e66e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e670:	07ed      	lsls	r5, r5, #31
  40e672:	f57f a9c8 	bpl.w	40da06 <_vfprintf_r+0x46e>
  40e676:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e678:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40e67a:	9a18      	ldr	r2, [sp, #96]	; 0x60
  40e67c:	3301      	adds	r3, #1
  40e67e:	6035      	str	r5, [r6, #0]
  40e680:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40e682:	4462      	add	r2, ip
  40e684:	2b07      	cmp	r3, #7
  40e686:	922d      	str	r2, [sp, #180]	; 0xb4
  40e688:	6075      	str	r5, [r6, #4]
  40e68a:	932c      	str	r3, [sp, #176]	; 0xb0
  40e68c:	f300 8147 	bgt.w	40e91e <_vfprintf_r+0x1386>
  40e690:	3608      	adds	r6, #8
  40e692:	4264      	negs	r4, r4
  40e694:	2c00      	cmp	r4, #0
  40e696:	f340 8086 	ble.w	40e7a6 <_vfprintf_r+0x120e>
  40e69a:	2c10      	cmp	r4, #16
  40e69c:	f8df a230 	ldr.w	sl, [pc, #560]	; 40e8d0 <_vfprintf_r+0x1338>
  40e6a0:	f340 809e 	ble.w	40e7e0 <_vfprintf_r+0x1248>
  40e6a4:	4651      	mov	r1, sl
  40e6a6:	2510      	movs	r5, #16
  40e6a8:	46ba      	mov	sl, r7
  40e6aa:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40e6ae:	460f      	mov	r7, r1
  40e6b0:	e004      	b.n	40e6bc <_vfprintf_r+0x1124>
  40e6b2:	3608      	adds	r6, #8
  40e6b4:	3c10      	subs	r4, #16
  40e6b6:	2c10      	cmp	r4, #16
  40e6b8:	f340 808f 	ble.w	40e7da <_vfprintf_r+0x1242>
  40e6bc:	3301      	adds	r3, #1
  40e6be:	3210      	adds	r2, #16
  40e6c0:	2b07      	cmp	r3, #7
  40e6c2:	922d      	str	r2, [sp, #180]	; 0xb4
  40e6c4:	932c      	str	r3, [sp, #176]	; 0xb0
  40e6c6:	6037      	str	r7, [r6, #0]
  40e6c8:	6075      	str	r5, [r6, #4]
  40e6ca:	ddf2      	ble.n	40e6b2 <_vfprintf_r+0x111a>
  40e6cc:	4640      	mov	r0, r8
  40e6ce:	4649      	mov	r1, r9
  40e6d0:	aa2b      	add	r2, sp, #172	; 0xac
  40e6d2:	f7fb fa7d 	bl	409bd0 <__sprint_r>
  40e6d6:	2800      	cmp	r0, #0
  40e6d8:	f47f a874 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e6dc:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e6de:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e6e0:	ae38      	add	r6, sp, #224	; 0xe0
  40e6e2:	e7e7      	b.n	40e6b4 <_vfprintf_r+0x111c>
  40e6e4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e6e6:	4f77      	ldr	r7, [pc, #476]	; (40e8c4 <_vfprintf_r+0x132c>)
  40e6e8:	4b77      	ldr	r3, [pc, #476]	; (40e8c8 <_vfprintf_r+0x1330>)
  40e6ea:	f04f 0c03 	mov.w	ip, #3
  40e6ee:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40e6f2:	9409      	str	r4, [sp, #36]	; 0x24
  40e6f4:	900b      	str	r0, [sp, #44]	; 0x2c
  40e6f6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40e6fa:	9014      	str	r0, [sp, #80]	; 0x50
  40e6fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40e700:	bfd8      	it	le
  40e702:	461f      	movle	r7, r3
  40e704:	4664      	mov	r4, ip
  40e706:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e70a:	f7ff b8a6 	b.w	40d85a <_vfprintf_r+0x2c2>
  40e70e:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40e710:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40e712:	6823      	ldr	r3, [r4, #0]
  40e714:	3404      	adds	r4, #4
  40e716:	940f      	str	r4, [sp, #60]	; 0x3c
  40e718:	601d      	str	r5, [r3, #0]
  40e71a:	f7fe bf7f 	b.w	40d61c <_vfprintf_r+0x84>
  40e71e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40e720:	682c      	ldr	r4, [r5, #0]
  40e722:	3504      	adds	r5, #4
  40e724:	950f      	str	r5, [sp, #60]	; 0x3c
  40e726:	2500      	movs	r5, #0
  40e728:	f7ff ba45 	b.w	40dbb6 <_vfprintf_r+0x61e>
  40e72c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e72e:	4649      	mov	r1, r9
  40e730:	aa2b      	add	r2, sp, #172	; 0xac
  40e732:	f7fb fa4d 	bl	409bd0 <__sprint_r>
  40e736:	2800      	cmp	r0, #0
  40e738:	f47f a844 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e73c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e73e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e742:	ae38      	add	r6, sp, #224	; 0xe0
  40e744:	e790      	b.n	40e668 <_vfprintf_r+0x10d0>
  40e746:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40e748:	3301      	adds	r3, #1
  40e74a:	f044 0420 	orr.w	r4, r4, #32
  40e74e:	9409      	str	r4, [sp, #36]	; 0x24
  40e750:	f891 8001 	ldrb.w	r8, [r1, #1]
  40e754:	f7fe bf99 	b.w	40d68a <_vfprintf_r+0xf2>
  40e758:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e75a:	4649      	mov	r1, r9
  40e75c:	aa2b      	add	r2, sp, #172	; 0xac
  40e75e:	f7fb fa37 	bl	409bd0 <__sprint_r>
  40e762:	2800      	cmp	r0, #0
  40e764:	f47f a82e 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e768:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e76c:	ae38      	add	r6, sp, #224	; 0xe0
  40e76e:	e416      	b.n	40df9e <_vfprintf_r+0xa06>
  40e770:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  40e774:	f7f9 ff1e 	bl	4085b4 <strlen>
  40e778:	950f      	str	r5, [sp, #60]	; 0x3c
  40e77a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e77c:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40e780:	4604      	mov	r4, r0
  40e782:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40e786:	9514      	str	r5, [sp, #80]	; 0x50
  40e788:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e78c:	f7ff b865 	b.w	40d85a <_vfprintf_r+0x2c2>
  40e790:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e792:	4649      	mov	r1, r9
  40e794:	aa2b      	add	r2, sp, #172	; 0xac
  40e796:	f7fb fa1b 	bl	409bd0 <__sprint_r>
  40e79a:	2800      	cmp	r0, #0
  40e79c:	f47f a812 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e7a0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e7a2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e7a4:	ae38      	add	r6, sp, #224	; 0xe0
  40e7a6:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40e7aa:	3301      	adds	r3, #1
  40e7ac:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e7ae:	4494      	add	ip, r2
  40e7b0:	2b07      	cmp	r3, #7
  40e7b2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40e7b6:	932c      	str	r3, [sp, #176]	; 0xb0
  40e7b8:	6037      	str	r7, [r6, #0]
  40e7ba:	6074      	str	r4, [r6, #4]
  40e7bc:	f77f a922 	ble.w	40da04 <_vfprintf_r+0x46c>
  40e7c0:	e4b3      	b.n	40e12a <_vfprintf_r+0xb92>
  40e7c2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e7c4:	4649      	mov	r1, r9
  40e7c6:	aa2b      	add	r2, sp, #172	; 0xac
  40e7c8:	f7fb fa02 	bl	409bd0 <__sprint_r>
  40e7cc:	2800      	cmp	r0, #0
  40e7ce:	f47e aff9 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e7d2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e7d6:	ae38      	add	r6, sp, #224	; 0xe0
  40e7d8:	e504      	b.n	40e1e4 <_vfprintf_r+0xc4c>
  40e7da:	4639      	mov	r1, r7
  40e7dc:	4657      	mov	r7, sl
  40e7de:	468a      	mov	sl, r1
  40e7e0:	3301      	adds	r3, #1
  40e7e2:	4422      	add	r2, r4
  40e7e4:	2b07      	cmp	r3, #7
  40e7e6:	922d      	str	r2, [sp, #180]	; 0xb4
  40e7e8:	932c      	str	r3, [sp, #176]	; 0xb0
  40e7ea:	f8c6 a000 	str.w	sl, [r6]
  40e7ee:	6074      	str	r4, [r6, #4]
  40e7f0:	dcce      	bgt.n	40e790 <_vfprintf_r+0x11f8>
  40e7f2:	3608      	adds	r6, #8
  40e7f4:	e7d7      	b.n	40e7a6 <_vfprintf_r+0x120e>
  40e7f6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e7f8:	4649      	mov	r1, r9
  40e7fa:	aa2b      	add	r2, sp, #172	; 0xac
  40e7fc:	f7fb f9e8 	bl	409bd0 <__sprint_r>
  40e800:	2800      	cmp	r0, #0
  40e802:	f47e afdf 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e806:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e808:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e80c:	ae38      	add	r6, sp, #224	; 0xe0
  40e80e:	e5a6      	b.n	40e35e <_vfprintf_r+0xdc6>
  40e810:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e812:	46ba      	mov	sl, r7
  40e814:	2c06      	cmp	r4, #6
  40e816:	bf28      	it	cs
  40e818:	2406      	movcs	r4, #6
  40e81a:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40e81e:	970b      	str	r7, [sp, #44]	; 0x2c
  40e820:	9714      	str	r7, [sp, #80]	; 0x50
  40e822:	950f      	str	r5, [sp, #60]	; 0x3c
  40e824:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40e828:	4f28      	ldr	r7, [pc, #160]	; (40e8cc <_vfprintf_r+0x1334>)
  40e82a:	f7ff b816 	b.w	40d85a <_vfprintf_r+0x2c2>
  40e82e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e830:	4649      	mov	r1, r9
  40e832:	aa2b      	add	r2, sp, #172	; 0xac
  40e834:	f7fb f9cc 	bl	409bd0 <__sprint_r>
  40e838:	2800      	cmp	r0, #0
  40e83a:	f47e afc3 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e83e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e840:	9911      	ldr	r1, [sp, #68]	; 0x44
  40e842:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40e846:	1b0c      	subs	r4, r1, r4
  40e848:	ae38      	add	r6, sp, #224	; 0xe0
  40e84a:	e59d      	b.n	40e388 <_vfprintf_r+0xdf0>
  40e84c:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40e850:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40e852:	f8dc 3000 	ldr.w	r3, [ip]
  40e856:	f10c 0c04 	add.w	ip, ip, #4
  40e85a:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40e85e:	601c      	str	r4, [r3, #0]
  40e860:	f7fe bedc 	b.w	40d61c <_vfprintf_r+0x84>
  40e864:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40e866:	1cdc      	adds	r4, r3, #3
  40e868:	db34      	blt.n	40e8d4 <_vfprintf_r+0x133c>
  40e86a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e86c:	429c      	cmp	r4, r3
  40e86e:	db31      	blt.n	40e8d4 <_vfprintf_r+0x133c>
  40e870:	9314      	str	r3, [sp, #80]	; 0x50
  40e872:	e68d      	b.n	40e590 <_vfprintf_r+0xff8>
  40e874:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e878:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e87c:	f7ff bacb 	b.w	40de16 <_vfprintf_r+0x87e>
  40e880:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40e882:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40e886:	9509      	str	r5, [sp, #36]	; 0x24
  40e888:	2500      	movs	r5, #0
  40e88a:	930c      	str	r3, [sp, #48]	; 0x30
  40e88c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40e890:	950b      	str	r5, [sp, #44]	; 0x2c
  40e892:	f7fe bfe5 	b.w	40d860 <_vfprintf_r+0x2c8>
  40e896:	4623      	mov	r3, r4
  40e898:	e66a      	b.n	40e570 <_vfprintf_r+0xfd8>
  40e89a:	783b      	ldrb	r3, [r7, #0]
  40e89c:	2b30      	cmp	r3, #48	; 0x30
  40e89e:	f000 80c0 	beq.w	40ea22 <_vfprintf_r+0x148a>
  40e8a2:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40e8a4:	442c      	add	r4, r5
  40e8a6:	e650      	b.n	40e54a <_vfprintf_r+0xfb2>
  40e8a8:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40e8ac:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
  40e8b0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e8b2:	950f      	str	r5, [sp, #60]	; 0x3c
  40e8b4:	900b      	str	r0, [sp, #44]	; 0x2c
  40e8b6:	9014      	str	r0, [sp, #80]	; 0x50
  40e8b8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40e8bc:	f7fe bfcd 	b.w	40d85a <_vfprintf_r+0x2c2>
  40e8c0:	00410060 	.word	0x00410060
  40e8c4:	0041002c 	.word	0x0041002c
  40e8c8:	00410028 	.word	0x00410028
  40e8cc:	00410058 	.word	0x00410058
  40e8d0:	004101bc 	.word	0x004101bc
  40e8d4:	f1a8 0802 	sub.w	r8, r8, #2
  40e8d8:	1e59      	subs	r1, r3, #1
  40e8da:	2900      	cmp	r1, #0
  40e8dc:	9125      	str	r1, [sp, #148]	; 0x94
  40e8de:	bfba      	itte	lt
  40e8e0:	4249      	neglt	r1, r1
  40e8e2:	232d      	movlt	r3, #45	; 0x2d
  40e8e4:	232b      	movge	r3, #43	; 0x2b
  40e8e6:	2909      	cmp	r1, #9
  40e8e8:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40e8ec:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40e8f0:	dc62      	bgt.n	40e9b8 <_vfprintf_r+0x1420>
  40e8f2:	2330      	movs	r3, #48	; 0x30
  40e8f4:	3130      	adds	r1, #48	; 0x30
  40e8f6:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40e8fa:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40e8fe:	ab28      	add	r3, sp, #160	; 0xa0
  40e900:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e902:	aa27      	add	r2, sp, #156	; 0x9c
  40e904:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40e906:	1a9a      	subs	r2, r3, r2
  40e908:	2d01      	cmp	r5, #1
  40e90a:	9219      	str	r2, [sp, #100]	; 0x64
  40e90c:	4414      	add	r4, r2
  40e90e:	f340 80a4 	ble.w	40ea5a <_vfprintf_r+0x14c2>
  40e912:	3401      	adds	r4, #1
  40e914:	2500      	movs	r5, #0
  40e916:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e91a:	9514      	str	r5, [sp, #80]	; 0x50
  40e91c:	e648      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40e91e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e920:	4649      	mov	r1, r9
  40e922:	aa2b      	add	r2, sp, #172	; 0xac
  40e924:	f7fb f954 	bl	409bd0 <__sprint_r>
  40e928:	2800      	cmp	r0, #0
  40e92a:	f47e af4b 	bne.w	40d7c4 <_vfprintf_r+0x22c>
  40e92e:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40e930:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40e932:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40e934:	ae38      	add	r6, sp, #224	; 0xe0
  40e936:	e6ac      	b.n	40e692 <_vfprintf_r+0x10fa>
  40e938:	2400      	movs	r4, #0
  40e93a:	4603      	mov	r3, r0
  40e93c:	940b      	str	r4, [sp, #44]	; 0x2c
  40e93e:	f7fe bea5 	b.w	40d68c <_vfprintf_r+0xf4>
  40e942:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40e944:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40e946:	2c00      	cmp	r4, #0
  40e948:	bfd4      	ite	le
  40e94a:	f1c4 0402 	rsble	r4, r4, #2
  40e94e:	2401      	movgt	r4, #1
  40e950:	442c      	add	r4, r5
  40e952:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e956:	f04f 0867 	mov.w	r8, #103	; 0x67
  40e95a:	e629      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40e95c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e95e:	2003      	movs	r0, #3
  40e960:	a925      	add	r1, sp, #148	; 0x94
  40e962:	aa26      	add	r2, sp, #152	; 0x98
  40e964:	ab29      	add	r3, sp, #164	; 0xa4
  40e966:	9401      	str	r4, [sp, #4]
  40e968:	9000      	str	r0, [sp, #0]
  40e96a:	9203      	str	r2, [sp, #12]
  40e96c:	9304      	str	r3, [sp, #16]
  40e96e:	9102      	str	r1, [sp, #8]
  40e970:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e972:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40e976:	f7fc f8b7 	bl	40aae8 <_dtoa_r>
  40e97a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e97c:	4607      	mov	r7, r0
  40e97e:	e5de      	b.n	40e53e <_vfprintf_r+0xfa6>
  40e980:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40e982:	9816      	ldr	r0, [sp, #88]	; 0x58
  40e984:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40e988:	9020      	str	r0, [sp, #128]	; 0x80
  40e98a:	9121      	str	r1, [sp, #132]	; 0x84
  40e98c:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40e990:	e5ac      	b.n	40e4ec <_vfprintf_r+0xf54>
  40e992:	2406      	movs	r4, #6
  40e994:	940b      	str	r4, [sp, #44]	; 0x2c
  40e996:	e598      	b.n	40e4ca <_vfprintf_r+0xf32>
  40e998:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40e99a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40e99c:	2d00      	cmp	r5, #0
  40e99e:	9514      	str	r5, [sp, #80]	; 0x50
  40e9a0:	dd78      	ble.n	40ea94 <_vfprintf_r+0x14fc>
  40e9a2:	2c00      	cmp	r4, #0
  40e9a4:	d14b      	bne.n	40ea3e <_vfprintf_r+0x14a6>
  40e9a6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e9a8:	07e8      	lsls	r0, r5, #31
  40e9aa:	d448      	bmi.n	40ea3e <_vfprintf_r+0x14a6>
  40e9ac:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40e9ae:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40e9b2:	e5fd      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40e9b4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40e9b6:	e5db      	b.n	40e570 <_vfprintf_r+0xfd8>
  40e9b8:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40e9bc:	4d3e      	ldr	r5, [pc, #248]	; (40eab8 <_vfprintf_r+0x1520>)
  40e9be:	17cb      	asrs	r3, r1, #31
  40e9c0:	fb85 5001 	smull	r5, r0, r5, r1
  40e9c4:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40e9c8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40e9cc:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40e9d0:	2809      	cmp	r0, #9
  40e9d2:	4613      	mov	r3, r2
  40e9d4:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40e9d8:	701a      	strb	r2, [r3, #0]
  40e9da:	4601      	mov	r1, r0
  40e9dc:	f103 32ff 	add.w	r2, r3, #4294967295
  40e9e0:	dcec      	bgt.n	40e9bc <_vfprintf_r+0x1424>
  40e9e2:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40e9e6:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40e9ea:	b2c9      	uxtb	r1, r1
  40e9ec:	4294      	cmp	r4, r2
  40e9ee:	f803 1c01 	strb.w	r1, [r3, #-1]
  40e9f2:	d95d      	bls.n	40eab0 <_vfprintf_r+0x1518>
  40e9f4:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40e9f8:	461a      	mov	r2, r3
  40e9fa:	e001      	b.n	40ea00 <_vfprintf_r+0x1468>
  40e9fc:	f812 1b01 	ldrb.w	r1, [r2], #1
  40ea00:	42a2      	cmp	r2, r4
  40ea02:	f800 1f01 	strb.w	r1, [r0, #1]!
  40ea06:	d1f9      	bne.n	40e9fc <_vfprintf_r+0x1464>
  40ea08:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40ea0c:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40ea10:	3bf6      	subs	r3, #246	; 0xf6
  40ea12:	e775      	b.n	40e900 <_vfprintf_r+0x1368>
  40ea14:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ea16:	2003      	movs	r0, #3
  40ea18:	a925      	add	r1, sp, #148	; 0x94
  40ea1a:	aa26      	add	r2, sp, #152	; 0x98
  40ea1c:	ab29      	add	r3, sp, #164	; 0xa4
  40ea1e:	9501      	str	r5, [sp, #4]
  40ea20:	e7a2      	b.n	40e968 <_vfprintf_r+0x13d0>
  40ea22:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40ea26:	2200      	movs	r2, #0
  40ea28:	2300      	movs	r3, #0
  40ea2a:	f000 faa5 	bl	40ef78 <__aeabi_dcmpeq>
  40ea2e:	2800      	cmp	r0, #0
  40ea30:	f47f af37 	bne.w	40e8a2 <_vfprintf_r+0x130a>
  40ea34:	f1c5 0501 	rsb	r5, r5, #1
  40ea38:	9525      	str	r5, [sp, #148]	; 0x94
  40ea3a:	442c      	add	r4, r5
  40ea3c:	e585      	b.n	40e54a <_vfprintf_r+0xfb2>
  40ea3e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40ea40:	1c6c      	adds	r4, r5, #1
  40ea42:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ea44:	442c      	add	r4, r5
  40ea46:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40ea4a:	e5b1      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40ea4c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ea4e:	f04f 0867 	mov.w	r8, #103	; 0x67
  40ea52:	1c6c      	adds	r4, r5, #1
  40ea54:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40ea58:	e5aa      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40ea5a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ea5e:	f01c 0301 	ands.w	r3, ip, #1
  40ea62:	f47f af56 	bne.w	40e912 <_vfprintf_r+0x137a>
  40ea66:	9314      	str	r3, [sp, #80]	; 0x50
  40ea68:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40ea6c:	e5a0      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40ea6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40ea70:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
  40ea74:	682d      	ldr	r5, [r5, #0]
  40ea76:	f10c 0104 	add.w	r1, ip, #4
  40ea7a:	2d00      	cmp	r5, #0
  40ea7c:	f893 8001 	ldrb.w	r8, [r3, #1]
  40ea80:	950b      	str	r5, [sp, #44]	; 0x2c
  40ea82:	910f      	str	r1, [sp, #60]	; 0x3c
  40ea84:	4603      	mov	r3, r0
  40ea86:	f6be ae00 	bge.w	40d68a <_vfprintf_r+0xf2>
  40ea8a:	f04f 34ff 	mov.w	r4, #4294967295
  40ea8e:	940b      	str	r4, [sp, #44]	; 0x2c
  40ea90:	f7fe bdfb 	b.w	40d68a <_vfprintf_r+0xf2>
  40ea94:	b92c      	cbnz	r4, 40eaa2 <_vfprintf_r+0x150a>
  40ea96:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ea98:	07e9      	lsls	r1, r5, #31
  40ea9a:	d402      	bmi.n	40eaa2 <_vfprintf_r+0x150a>
  40ea9c:	2301      	movs	r3, #1
  40ea9e:	461c      	mov	r4, r3
  40eaa0:	e586      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40eaa2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40eaa4:	1cac      	adds	r4, r5, #2
  40eaa6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40eaaa:	e581      	b.n	40e5b0 <_vfprintf_r+0x1018>
  40eaac:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40eaae:	e713      	b.n	40e8d8 <_vfprintf_r+0x1340>
  40eab0:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40eab4:	e724      	b.n	40e900 <_vfprintf_r+0x1368>
  40eab6:	bf00      	nop
  40eab8:	66666667 	.word	0x66666667

0040eabc <__sbprintf>:
  40eabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40eac0:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40eac2:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40eac6:	4688      	mov	r8, r1
  40eac8:	9719      	str	r7, [sp, #100]	; 0x64
  40eaca:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40eace:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40ead2:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40ead6:	9707      	str	r7, [sp, #28]
  40ead8:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40eadc:	ac1a      	add	r4, sp, #104	; 0x68
  40eade:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40eae2:	f02a 0a02 	bic.w	sl, sl, #2
  40eae6:	2600      	movs	r6, #0
  40eae8:	4669      	mov	r1, sp
  40eaea:	9400      	str	r4, [sp, #0]
  40eaec:	9404      	str	r4, [sp, #16]
  40eaee:	9502      	str	r5, [sp, #8]
  40eaf0:	9505      	str	r5, [sp, #20]
  40eaf2:	f8ad a00c 	strh.w	sl, [sp, #12]
  40eaf6:	f8ad 900e 	strh.w	r9, [sp, #14]
  40eafa:	9709      	str	r7, [sp, #36]	; 0x24
  40eafc:	9606      	str	r6, [sp, #24]
  40eafe:	4605      	mov	r5, r0
  40eb00:	f7fe fd4a 	bl	40d598 <_vfprintf_r>
  40eb04:	1e04      	subs	r4, r0, #0
  40eb06:	db07      	blt.n	40eb18 <__sbprintf+0x5c>
  40eb08:	4628      	mov	r0, r5
  40eb0a:	4669      	mov	r1, sp
  40eb0c:	f7fc ffac 	bl	40ba68 <_fflush_r>
  40eb10:	42b0      	cmp	r0, r6
  40eb12:	bf18      	it	ne
  40eb14:	f04f 34ff 	movne.w	r4, #4294967295
  40eb18:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40eb1c:	065b      	lsls	r3, r3, #25
  40eb1e:	d505      	bpl.n	40eb2c <__sbprintf+0x70>
  40eb20:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40eb24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40eb28:	f8a8 300c 	strh.w	r3, [r8, #12]
  40eb2c:	4620      	mov	r0, r4
  40eb2e:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40eb32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40eb36:	bf00      	nop

0040eb38 <__swbuf_r>:
  40eb38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40eb3a:	460d      	mov	r5, r1
  40eb3c:	4614      	mov	r4, r2
  40eb3e:	4607      	mov	r7, r0
  40eb40:	b110      	cbz	r0, 40eb48 <__swbuf_r+0x10>
  40eb42:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40eb44:	2b00      	cmp	r3, #0
  40eb46:	d048      	beq.n	40ebda <__swbuf_r+0xa2>
  40eb48:	89a2      	ldrh	r2, [r4, #12]
  40eb4a:	69a0      	ldr	r0, [r4, #24]
  40eb4c:	b293      	uxth	r3, r2
  40eb4e:	60a0      	str	r0, [r4, #8]
  40eb50:	0718      	lsls	r0, r3, #28
  40eb52:	d538      	bpl.n	40ebc6 <__swbuf_r+0x8e>
  40eb54:	6926      	ldr	r6, [r4, #16]
  40eb56:	2e00      	cmp	r6, #0
  40eb58:	d035      	beq.n	40ebc6 <__swbuf_r+0x8e>
  40eb5a:	0499      	lsls	r1, r3, #18
  40eb5c:	b2ed      	uxtb	r5, r5
  40eb5e:	d515      	bpl.n	40eb8c <__swbuf_r+0x54>
  40eb60:	6823      	ldr	r3, [r4, #0]
  40eb62:	6962      	ldr	r2, [r4, #20]
  40eb64:	1b9e      	subs	r6, r3, r6
  40eb66:	4296      	cmp	r6, r2
  40eb68:	da1c      	bge.n	40eba4 <__swbuf_r+0x6c>
  40eb6a:	3601      	adds	r6, #1
  40eb6c:	68a2      	ldr	r2, [r4, #8]
  40eb6e:	1c59      	adds	r1, r3, #1
  40eb70:	3a01      	subs	r2, #1
  40eb72:	60a2      	str	r2, [r4, #8]
  40eb74:	6021      	str	r1, [r4, #0]
  40eb76:	701d      	strb	r5, [r3, #0]
  40eb78:	6963      	ldr	r3, [r4, #20]
  40eb7a:	42b3      	cmp	r3, r6
  40eb7c:	d01a      	beq.n	40ebb4 <__swbuf_r+0x7c>
  40eb7e:	89a3      	ldrh	r3, [r4, #12]
  40eb80:	07db      	lsls	r3, r3, #31
  40eb82:	d501      	bpl.n	40eb88 <__swbuf_r+0x50>
  40eb84:	2d0a      	cmp	r5, #10
  40eb86:	d015      	beq.n	40ebb4 <__swbuf_r+0x7c>
  40eb88:	4628      	mov	r0, r5
  40eb8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40eb8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40eb8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40eb92:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40eb96:	6663      	str	r3, [r4, #100]	; 0x64
  40eb98:	6823      	ldr	r3, [r4, #0]
  40eb9a:	81a2      	strh	r2, [r4, #12]
  40eb9c:	6962      	ldr	r2, [r4, #20]
  40eb9e:	1b9e      	subs	r6, r3, r6
  40eba0:	4296      	cmp	r6, r2
  40eba2:	dbe2      	blt.n	40eb6a <__swbuf_r+0x32>
  40eba4:	4638      	mov	r0, r7
  40eba6:	4621      	mov	r1, r4
  40eba8:	f7fc ff5e 	bl	40ba68 <_fflush_r>
  40ebac:	b940      	cbnz	r0, 40ebc0 <__swbuf_r+0x88>
  40ebae:	6823      	ldr	r3, [r4, #0]
  40ebb0:	2601      	movs	r6, #1
  40ebb2:	e7db      	b.n	40eb6c <__swbuf_r+0x34>
  40ebb4:	4638      	mov	r0, r7
  40ebb6:	4621      	mov	r1, r4
  40ebb8:	f7fc ff56 	bl	40ba68 <_fflush_r>
  40ebbc:	2800      	cmp	r0, #0
  40ebbe:	d0e3      	beq.n	40eb88 <__swbuf_r+0x50>
  40ebc0:	f04f 30ff 	mov.w	r0, #4294967295
  40ebc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40ebc6:	4638      	mov	r0, r7
  40ebc8:	4621      	mov	r1, r4
  40ebca:	f7fb fe7f 	bl	40a8cc <__swsetup_r>
  40ebce:	2800      	cmp	r0, #0
  40ebd0:	d1f6      	bne.n	40ebc0 <__swbuf_r+0x88>
  40ebd2:	89a2      	ldrh	r2, [r4, #12]
  40ebd4:	6926      	ldr	r6, [r4, #16]
  40ebd6:	b293      	uxth	r3, r2
  40ebd8:	e7bf      	b.n	40eb5a <__swbuf_r+0x22>
  40ebda:	f7fc ff61 	bl	40baa0 <__sinit>
  40ebde:	e7b3      	b.n	40eb48 <__swbuf_r+0x10>

0040ebe0 <_wcrtomb_r>:
  40ebe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ebe4:	461e      	mov	r6, r3
  40ebe6:	b086      	sub	sp, #24
  40ebe8:	460c      	mov	r4, r1
  40ebea:	4605      	mov	r5, r0
  40ebec:	4617      	mov	r7, r2
  40ebee:	4b0f      	ldr	r3, [pc, #60]	; (40ec2c <_wcrtomb_r+0x4c>)
  40ebf0:	b191      	cbz	r1, 40ec18 <_wcrtomb_r+0x38>
  40ebf2:	f8d3 8000 	ldr.w	r8, [r3]
  40ebf6:	f7fd fb13 	bl	40c220 <__locale_charset>
  40ebfa:	9600      	str	r6, [sp, #0]
  40ebfc:	4603      	mov	r3, r0
  40ebfe:	4621      	mov	r1, r4
  40ec00:	463a      	mov	r2, r7
  40ec02:	4628      	mov	r0, r5
  40ec04:	47c0      	blx	r8
  40ec06:	1c43      	adds	r3, r0, #1
  40ec08:	d103      	bne.n	40ec12 <_wcrtomb_r+0x32>
  40ec0a:	2200      	movs	r2, #0
  40ec0c:	238a      	movs	r3, #138	; 0x8a
  40ec0e:	6032      	str	r2, [r6, #0]
  40ec10:	602b      	str	r3, [r5, #0]
  40ec12:	b006      	add	sp, #24
  40ec14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ec18:	681f      	ldr	r7, [r3, #0]
  40ec1a:	f7fd fb01 	bl	40c220 <__locale_charset>
  40ec1e:	9600      	str	r6, [sp, #0]
  40ec20:	4603      	mov	r3, r0
  40ec22:	4622      	mov	r2, r4
  40ec24:	4628      	mov	r0, r5
  40ec26:	a903      	add	r1, sp, #12
  40ec28:	47b8      	blx	r7
  40ec2a:	e7ec      	b.n	40ec06 <_wcrtomb_r+0x26>
  40ec2c:	200009d0 	.word	0x200009d0

0040ec30 <__ascii_wctomb>:
  40ec30:	b121      	cbz	r1, 40ec3c <__ascii_wctomb+0xc>
  40ec32:	2aff      	cmp	r2, #255	; 0xff
  40ec34:	d804      	bhi.n	40ec40 <__ascii_wctomb+0x10>
  40ec36:	700a      	strb	r2, [r1, #0]
  40ec38:	2001      	movs	r0, #1
  40ec3a:	4770      	bx	lr
  40ec3c:	4608      	mov	r0, r1
  40ec3e:	4770      	bx	lr
  40ec40:	238a      	movs	r3, #138	; 0x8a
  40ec42:	6003      	str	r3, [r0, #0]
  40ec44:	f04f 30ff 	mov.w	r0, #4294967295
  40ec48:	4770      	bx	lr
  40ec4a:	bf00      	nop

0040ec4c <_write_r>:
  40ec4c:	b570      	push	{r4, r5, r6, lr}
  40ec4e:	4c08      	ldr	r4, [pc, #32]	; (40ec70 <_write_r+0x24>)
  40ec50:	4606      	mov	r6, r0
  40ec52:	2500      	movs	r5, #0
  40ec54:	4608      	mov	r0, r1
  40ec56:	4611      	mov	r1, r2
  40ec58:	461a      	mov	r2, r3
  40ec5a:	6025      	str	r5, [r4, #0]
  40ec5c:	f7f3 f972 	bl	401f44 <_write>
  40ec60:	1c43      	adds	r3, r0, #1
  40ec62:	d000      	beq.n	40ec66 <_write_r+0x1a>
  40ec64:	bd70      	pop	{r4, r5, r6, pc}
  40ec66:	6823      	ldr	r3, [r4, #0]
  40ec68:	2b00      	cmp	r3, #0
  40ec6a:	d0fb      	beq.n	40ec64 <_write_r+0x18>
  40ec6c:	6033      	str	r3, [r6, #0]
  40ec6e:	bd70      	pop	{r4, r5, r6, pc}
  40ec70:	20004020 	.word	0x20004020

0040ec74 <__register_exitproc>:
  40ec74:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ec76:	4c27      	ldr	r4, [pc, #156]	; (40ed14 <__register_exitproc+0xa0>)
  40ec78:	b085      	sub	sp, #20
  40ec7a:	6826      	ldr	r6, [r4, #0]
  40ec7c:	4607      	mov	r7, r0
  40ec7e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40ec82:	2c00      	cmp	r4, #0
  40ec84:	d040      	beq.n	40ed08 <__register_exitproc+0x94>
  40ec86:	6865      	ldr	r5, [r4, #4]
  40ec88:	2d1f      	cmp	r5, #31
  40ec8a:	dd1e      	ble.n	40ecca <__register_exitproc+0x56>
  40ec8c:	4822      	ldr	r0, [pc, #136]	; (40ed18 <__register_exitproc+0xa4>)
  40ec8e:	b918      	cbnz	r0, 40ec98 <__register_exitproc+0x24>
  40ec90:	f04f 30ff 	mov.w	r0, #4294967295
  40ec94:	b005      	add	sp, #20
  40ec96:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ec98:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40ec9c:	9103      	str	r1, [sp, #12]
  40ec9e:	9202      	str	r2, [sp, #8]
  40eca0:	9301      	str	r3, [sp, #4]
  40eca2:	f7fd fb3b 	bl	40c31c <malloc>
  40eca6:	9903      	ldr	r1, [sp, #12]
  40eca8:	4604      	mov	r4, r0
  40ecaa:	9a02      	ldr	r2, [sp, #8]
  40ecac:	9b01      	ldr	r3, [sp, #4]
  40ecae:	2800      	cmp	r0, #0
  40ecb0:	d0ee      	beq.n	40ec90 <__register_exitproc+0x1c>
  40ecb2:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40ecb6:	2000      	movs	r0, #0
  40ecb8:	6025      	str	r5, [r4, #0]
  40ecba:	6060      	str	r0, [r4, #4]
  40ecbc:	4605      	mov	r5, r0
  40ecbe:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40ecc2:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40ecc6:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40ecca:	b93f      	cbnz	r7, 40ecdc <__register_exitproc+0x68>
  40eccc:	1c6b      	adds	r3, r5, #1
  40ecce:	2000      	movs	r0, #0
  40ecd0:	3502      	adds	r5, #2
  40ecd2:	6063      	str	r3, [r4, #4]
  40ecd4:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  40ecd8:	b005      	add	sp, #20
  40ecda:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ecdc:	2601      	movs	r6, #1
  40ecde:	40ae      	lsls	r6, r5
  40ece0:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40ece4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40ece8:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  40ecec:	2f02      	cmp	r7, #2
  40ecee:	ea42 0206 	orr.w	r2, r2, r6
  40ecf2:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  40ecf6:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40ecfa:	d1e7      	bne.n	40eccc <__register_exitproc+0x58>
  40ecfc:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40ed00:	431e      	orrs	r6, r3
  40ed02:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  40ed06:	e7e1      	b.n	40eccc <__register_exitproc+0x58>
  40ed08:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40ed0c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40ed10:	e7b9      	b.n	40ec86 <__register_exitproc+0x12>
  40ed12:	bf00      	nop
  40ed14:	0041000c 	.word	0x0041000c
  40ed18:	0040c31d 	.word	0x0040c31d

0040ed1c <_calloc_r>:
  40ed1c:	b510      	push	{r4, lr}
  40ed1e:	fb02 f101 	mul.w	r1, r2, r1
  40ed22:	f7fd fb03 	bl	40c32c <_malloc_r>
  40ed26:	4604      	mov	r4, r0
  40ed28:	b168      	cbz	r0, 40ed46 <_calloc_r+0x2a>
  40ed2a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40ed2e:	f022 0203 	bic.w	r2, r2, #3
  40ed32:	3a04      	subs	r2, #4
  40ed34:	2a24      	cmp	r2, #36	; 0x24
  40ed36:	d818      	bhi.n	40ed6a <_calloc_r+0x4e>
  40ed38:	2a13      	cmp	r2, #19
  40ed3a:	d806      	bhi.n	40ed4a <_calloc_r+0x2e>
  40ed3c:	4603      	mov	r3, r0
  40ed3e:	2200      	movs	r2, #0
  40ed40:	601a      	str	r2, [r3, #0]
  40ed42:	605a      	str	r2, [r3, #4]
  40ed44:	609a      	str	r2, [r3, #8]
  40ed46:	4620      	mov	r0, r4
  40ed48:	bd10      	pop	{r4, pc}
  40ed4a:	2300      	movs	r3, #0
  40ed4c:	2a1b      	cmp	r2, #27
  40ed4e:	6003      	str	r3, [r0, #0]
  40ed50:	6043      	str	r3, [r0, #4]
  40ed52:	d90f      	bls.n	40ed74 <_calloc_r+0x58>
  40ed54:	2a24      	cmp	r2, #36	; 0x24
  40ed56:	6083      	str	r3, [r0, #8]
  40ed58:	60c3      	str	r3, [r0, #12]
  40ed5a:	bf05      	ittet	eq
  40ed5c:	6103      	streq	r3, [r0, #16]
  40ed5e:	6143      	streq	r3, [r0, #20]
  40ed60:	f100 0310 	addne.w	r3, r0, #16
  40ed64:	f100 0318 	addeq.w	r3, r0, #24
  40ed68:	e7e9      	b.n	40ed3e <_calloc_r+0x22>
  40ed6a:	2100      	movs	r1, #0
  40ed6c:	f7f9 faa6 	bl	4082bc <memset>
  40ed70:	4620      	mov	r0, r4
  40ed72:	bd10      	pop	{r4, pc}
  40ed74:	f100 0308 	add.w	r3, r0, #8
  40ed78:	e7e1      	b.n	40ed3e <_calloc_r+0x22>
  40ed7a:	bf00      	nop

0040ed7c <_close_r>:
  40ed7c:	b538      	push	{r3, r4, r5, lr}
  40ed7e:	4c07      	ldr	r4, [pc, #28]	; (40ed9c <_close_r+0x20>)
  40ed80:	2300      	movs	r3, #0
  40ed82:	4605      	mov	r5, r0
  40ed84:	4608      	mov	r0, r1
  40ed86:	6023      	str	r3, [r4, #0]
  40ed88:	f7f5 fa08 	bl	40419c <_close>
  40ed8c:	1c43      	adds	r3, r0, #1
  40ed8e:	d000      	beq.n	40ed92 <_close_r+0x16>
  40ed90:	bd38      	pop	{r3, r4, r5, pc}
  40ed92:	6823      	ldr	r3, [r4, #0]
  40ed94:	2b00      	cmp	r3, #0
  40ed96:	d0fb      	beq.n	40ed90 <_close_r+0x14>
  40ed98:	602b      	str	r3, [r5, #0]
  40ed9a:	bd38      	pop	{r3, r4, r5, pc}
  40ed9c:	20004020 	.word	0x20004020

0040eda0 <_fclose_r>:
  40eda0:	b570      	push	{r4, r5, r6, lr}
  40eda2:	460c      	mov	r4, r1
  40eda4:	4605      	mov	r5, r0
  40eda6:	b131      	cbz	r1, 40edb6 <_fclose_r+0x16>
  40eda8:	b110      	cbz	r0, 40edb0 <_fclose_r+0x10>
  40edaa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40edac:	2b00      	cmp	r3, #0
  40edae:	d02f      	beq.n	40ee10 <_fclose_r+0x70>
  40edb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40edb4:	b90b      	cbnz	r3, 40edba <_fclose_r+0x1a>
  40edb6:	2000      	movs	r0, #0
  40edb8:	bd70      	pop	{r4, r5, r6, pc}
  40edba:	4628      	mov	r0, r5
  40edbc:	4621      	mov	r1, r4
  40edbe:	f7fc fe53 	bl	40ba68 <_fflush_r>
  40edc2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40edc4:	4606      	mov	r6, r0
  40edc6:	b133      	cbz	r3, 40edd6 <_fclose_r+0x36>
  40edc8:	4628      	mov	r0, r5
  40edca:	69e1      	ldr	r1, [r4, #28]
  40edcc:	4798      	blx	r3
  40edce:	2800      	cmp	r0, #0
  40edd0:	bfb8      	it	lt
  40edd2:	f04f 36ff 	movlt.w	r6, #4294967295
  40edd6:	89a3      	ldrh	r3, [r4, #12]
  40edd8:	061b      	lsls	r3, r3, #24
  40edda:	d41c      	bmi.n	40ee16 <_fclose_r+0x76>
  40eddc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40edde:	b141      	cbz	r1, 40edf2 <_fclose_r+0x52>
  40ede0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40ede4:	4299      	cmp	r1, r3
  40ede6:	d002      	beq.n	40edee <_fclose_r+0x4e>
  40ede8:	4628      	mov	r0, r5
  40edea:	f7fc ff9d 	bl	40bd28 <_free_r>
  40edee:	2300      	movs	r3, #0
  40edf0:	6323      	str	r3, [r4, #48]	; 0x30
  40edf2:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40edf4:	b121      	cbz	r1, 40ee00 <_fclose_r+0x60>
  40edf6:	4628      	mov	r0, r5
  40edf8:	f7fc ff96 	bl	40bd28 <_free_r>
  40edfc:	2300      	movs	r3, #0
  40edfe:	6463      	str	r3, [r4, #68]	; 0x44
  40ee00:	f7fc fec8 	bl	40bb94 <__sfp_lock_acquire>
  40ee04:	2300      	movs	r3, #0
  40ee06:	81a3      	strh	r3, [r4, #12]
  40ee08:	f7fc fec6 	bl	40bb98 <__sfp_lock_release>
  40ee0c:	4630      	mov	r0, r6
  40ee0e:	bd70      	pop	{r4, r5, r6, pc}
  40ee10:	f7fc fe46 	bl	40baa0 <__sinit>
  40ee14:	e7cc      	b.n	40edb0 <_fclose_r+0x10>
  40ee16:	4628      	mov	r0, r5
  40ee18:	6921      	ldr	r1, [r4, #16]
  40ee1a:	f7fc ff85 	bl	40bd28 <_free_r>
  40ee1e:	e7dd      	b.n	40eddc <_fclose_r+0x3c>

0040ee20 <fclose>:
  40ee20:	4b02      	ldr	r3, [pc, #8]	; (40ee2c <fclose+0xc>)
  40ee22:	4601      	mov	r1, r0
  40ee24:	6818      	ldr	r0, [r3, #0]
  40ee26:	f7ff bfbb 	b.w	40eda0 <_fclose_r>
  40ee2a:	bf00      	nop
  40ee2c:	20000560 	.word	0x20000560

0040ee30 <_fstat_r>:
  40ee30:	b538      	push	{r3, r4, r5, lr}
  40ee32:	4c08      	ldr	r4, [pc, #32]	; (40ee54 <_fstat_r+0x24>)
  40ee34:	2300      	movs	r3, #0
  40ee36:	4605      	mov	r5, r0
  40ee38:	4608      	mov	r0, r1
  40ee3a:	4611      	mov	r1, r2
  40ee3c:	6023      	str	r3, [r4, #0]
  40ee3e:	f7f5 f9b9 	bl	4041b4 <_fstat>
  40ee42:	1c43      	adds	r3, r0, #1
  40ee44:	d000      	beq.n	40ee48 <_fstat_r+0x18>
  40ee46:	bd38      	pop	{r3, r4, r5, pc}
  40ee48:	6823      	ldr	r3, [r4, #0]
  40ee4a:	2b00      	cmp	r3, #0
  40ee4c:	d0fb      	beq.n	40ee46 <_fstat_r+0x16>
  40ee4e:	602b      	str	r3, [r5, #0]
  40ee50:	bd38      	pop	{r3, r4, r5, pc}
  40ee52:	bf00      	nop
  40ee54:	20004020 	.word	0x20004020

0040ee58 <_isatty_r>:
  40ee58:	b538      	push	{r3, r4, r5, lr}
  40ee5a:	4c07      	ldr	r4, [pc, #28]	; (40ee78 <_isatty_r+0x20>)
  40ee5c:	2300      	movs	r3, #0
  40ee5e:	4605      	mov	r5, r0
  40ee60:	4608      	mov	r0, r1
  40ee62:	6023      	str	r3, [r4, #0]
  40ee64:	f7f5 f9b6 	bl	4041d4 <_isatty>
  40ee68:	1c43      	adds	r3, r0, #1
  40ee6a:	d000      	beq.n	40ee6e <_isatty_r+0x16>
  40ee6c:	bd38      	pop	{r3, r4, r5, pc}
  40ee6e:	6823      	ldr	r3, [r4, #0]
  40ee70:	2b00      	cmp	r3, #0
  40ee72:	d0fb      	beq.n	40ee6c <_isatty_r+0x14>
  40ee74:	602b      	str	r3, [r5, #0]
  40ee76:	bd38      	pop	{r3, r4, r5, pc}
  40ee78:	20004020 	.word	0x20004020

0040ee7c <_lseek_r>:
  40ee7c:	b570      	push	{r4, r5, r6, lr}
  40ee7e:	4c08      	ldr	r4, [pc, #32]	; (40eea0 <_lseek_r+0x24>)
  40ee80:	4606      	mov	r6, r0
  40ee82:	2500      	movs	r5, #0
  40ee84:	4608      	mov	r0, r1
  40ee86:	4611      	mov	r1, r2
  40ee88:	461a      	mov	r2, r3
  40ee8a:	6025      	str	r5, [r4, #0]
  40ee8c:	f7f5 f9ae 	bl	4041ec <_lseek>
  40ee90:	1c43      	adds	r3, r0, #1
  40ee92:	d000      	beq.n	40ee96 <_lseek_r+0x1a>
  40ee94:	bd70      	pop	{r4, r5, r6, pc}
  40ee96:	6823      	ldr	r3, [r4, #0]
  40ee98:	2b00      	cmp	r3, #0
  40ee9a:	d0fb      	beq.n	40ee94 <_lseek_r+0x18>
  40ee9c:	6033      	str	r3, [r6, #0]
  40ee9e:	bd70      	pop	{r4, r5, r6, pc}
  40eea0:	20004020 	.word	0x20004020

0040eea4 <_read_r>:
  40eea4:	b570      	push	{r4, r5, r6, lr}
  40eea6:	4c08      	ldr	r4, [pc, #32]	; (40eec8 <_read_r+0x24>)
  40eea8:	4606      	mov	r6, r0
  40eeaa:	2500      	movs	r5, #0
  40eeac:	4608      	mov	r0, r1
  40eeae:	4611      	mov	r1, r2
  40eeb0:	461a      	mov	r2, r3
  40eeb2:	6025      	str	r5, [r4, #0]
  40eeb4:	f7f3 f81a 	bl	401eec <_read>
  40eeb8:	1c43      	adds	r3, r0, #1
  40eeba:	d000      	beq.n	40eebe <_read_r+0x1a>
  40eebc:	bd70      	pop	{r4, r5, r6, pc}
  40eebe:	6823      	ldr	r3, [r4, #0]
  40eec0:	2b00      	cmp	r3, #0
  40eec2:	d0fb      	beq.n	40eebc <_read_r+0x18>
  40eec4:	6033      	str	r3, [r6, #0]
  40eec6:	bd70      	pop	{r4, r5, r6, pc}
  40eec8:	20004020 	.word	0x20004020

0040eecc <__gedf2>:
  40eecc:	f04f 3cff 	mov.w	ip, #4294967295
  40eed0:	e006      	b.n	40eee0 <__cmpdf2+0x4>
  40eed2:	bf00      	nop

0040eed4 <__ledf2>:
  40eed4:	f04f 0c01 	mov.w	ip, #1
  40eed8:	e002      	b.n	40eee0 <__cmpdf2+0x4>
  40eeda:	bf00      	nop

0040eedc <__cmpdf2>:
  40eedc:	f04f 0c01 	mov.w	ip, #1
  40eee0:	f84d cd04 	str.w	ip, [sp, #-4]!
  40eee4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40eee8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40eeec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40eef0:	bf18      	it	ne
  40eef2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40eef6:	d01b      	beq.n	40ef30 <__cmpdf2+0x54>
  40eef8:	b001      	add	sp, #4
  40eefa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40eefe:	bf0c      	ite	eq
  40ef00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40ef04:	ea91 0f03 	teqne	r1, r3
  40ef08:	bf02      	ittt	eq
  40ef0a:	ea90 0f02 	teqeq	r0, r2
  40ef0e:	2000      	moveq	r0, #0
  40ef10:	4770      	bxeq	lr
  40ef12:	f110 0f00 	cmn.w	r0, #0
  40ef16:	ea91 0f03 	teq	r1, r3
  40ef1a:	bf58      	it	pl
  40ef1c:	4299      	cmppl	r1, r3
  40ef1e:	bf08      	it	eq
  40ef20:	4290      	cmpeq	r0, r2
  40ef22:	bf2c      	ite	cs
  40ef24:	17d8      	asrcs	r0, r3, #31
  40ef26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40ef2a:	f040 0001 	orr.w	r0, r0, #1
  40ef2e:	4770      	bx	lr
  40ef30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40ef34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ef38:	d102      	bne.n	40ef40 <__cmpdf2+0x64>
  40ef3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40ef3e:	d107      	bne.n	40ef50 <__cmpdf2+0x74>
  40ef40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40ef44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40ef48:	d1d6      	bne.n	40eef8 <__cmpdf2+0x1c>
  40ef4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40ef4e:	d0d3      	beq.n	40eef8 <__cmpdf2+0x1c>
  40ef50:	f85d 0b04 	ldr.w	r0, [sp], #4
  40ef54:	4770      	bx	lr
  40ef56:	bf00      	nop

0040ef58 <__aeabi_cdrcmple>:
  40ef58:	4684      	mov	ip, r0
  40ef5a:	4610      	mov	r0, r2
  40ef5c:	4662      	mov	r2, ip
  40ef5e:	468c      	mov	ip, r1
  40ef60:	4619      	mov	r1, r3
  40ef62:	4663      	mov	r3, ip
  40ef64:	e000      	b.n	40ef68 <__aeabi_cdcmpeq>
  40ef66:	bf00      	nop

0040ef68 <__aeabi_cdcmpeq>:
  40ef68:	b501      	push	{r0, lr}
  40ef6a:	f7ff ffb7 	bl	40eedc <__cmpdf2>
  40ef6e:	2800      	cmp	r0, #0
  40ef70:	bf48      	it	mi
  40ef72:	f110 0f00 	cmnmi.w	r0, #0
  40ef76:	bd01      	pop	{r0, pc}

0040ef78 <__aeabi_dcmpeq>:
  40ef78:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ef7c:	f7ff fff4 	bl	40ef68 <__aeabi_cdcmpeq>
  40ef80:	bf0c      	ite	eq
  40ef82:	2001      	moveq	r0, #1
  40ef84:	2000      	movne	r0, #0
  40ef86:	f85d fb08 	ldr.w	pc, [sp], #8
  40ef8a:	bf00      	nop

0040ef8c <__aeabi_dcmplt>:
  40ef8c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40ef90:	f7ff ffea 	bl	40ef68 <__aeabi_cdcmpeq>
  40ef94:	bf34      	ite	cc
  40ef96:	2001      	movcc	r0, #1
  40ef98:	2000      	movcs	r0, #0
  40ef9a:	f85d fb08 	ldr.w	pc, [sp], #8
  40ef9e:	bf00      	nop

0040efa0 <__aeabi_dcmple>:
  40efa0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40efa4:	f7ff ffe0 	bl	40ef68 <__aeabi_cdcmpeq>
  40efa8:	bf94      	ite	ls
  40efaa:	2001      	movls	r0, #1
  40efac:	2000      	movhi	r0, #0
  40efae:	f85d fb08 	ldr.w	pc, [sp], #8
  40efb2:	bf00      	nop

0040efb4 <__aeabi_dcmpge>:
  40efb4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40efb8:	f7ff ffce 	bl	40ef58 <__aeabi_cdrcmple>
  40efbc:	bf94      	ite	ls
  40efbe:	2001      	movls	r0, #1
  40efc0:	2000      	movhi	r0, #0
  40efc2:	f85d fb08 	ldr.w	pc, [sp], #8
  40efc6:	bf00      	nop

0040efc8 <__aeabi_dcmpgt>:
  40efc8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40efcc:	f7ff ffc4 	bl	40ef58 <__aeabi_cdrcmple>
  40efd0:	bf34      	ite	cc
  40efd2:	2001      	movcc	r0, #1
  40efd4:	2000      	movcs	r0, #0
  40efd6:	f85d fb08 	ldr.w	pc, [sp], #8
  40efda:	bf00      	nop

0040efdc <__aeabi_d2iz>:
  40efdc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40efe0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40efe4:	d215      	bcs.n	40f012 <__aeabi_d2iz+0x36>
  40efe6:	d511      	bpl.n	40f00c <__aeabi_d2iz+0x30>
  40efe8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40efec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40eff0:	d912      	bls.n	40f018 <__aeabi_d2iz+0x3c>
  40eff2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40eff6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40effa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40effe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40f002:	fa23 f002 	lsr.w	r0, r3, r2
  40f006:	bf18      	it	ne
  40f008:	4240      	negne	r0, r0
  40f00a:	4770      	bx	lr
  40f00c:	f04f 0000 	mov.w	r0, #0
  40f010:	4770      	bx	lr
  40f012:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40f016:	d105      	bne.n	40f024 <__aeabi_d2iz+0x48>
  40f018:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40f01c:	bf08      	it	eq
  40f01e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40f022:	4770      	bx	lr
  40f024:	f04f 0000 	mov.w	r0, #0
  40f028:	4770      	bx	lr
  40f02a:	bf00      	nop

0040f02c <__aeabi_uldivmod>:
  40f02c:	b94b      	cbnz	r3, 40f042 <__aeabi_uldivmod+0x16>
  40f02e:	b942      	cbnz	r2, 40f042 <__aeabi_uldivmod+0x16>
  40f030:	2900      	cmp	r1, #0
  40f032:	bf08      	it	eq
  40f034:	2800      	cmpeq	r0, #0
  40f036:	d002      	beq.n	40f03e <__aeabi_uldivmod+0x12>
  40f038:	f04f 31ff 	mov.w	r1, #4294967295
  40f03c:	4608      	mov	r0, r1
  40f03e:	f000 b83b 	b.w	40f0b8 <__aeabi_idiv0>
  40f042:	b082      	sub	sp, #8
  40f044:	46ec      	mov	ip, sp
  40f046:	e92d 5000 	stmdb	sp!, {ip, lr}
  40f04a:	f000 f81d 	bl	40f088 <__gnu_uldivmod_helper>
  40f04e:	f8dd e004 	ldr.w	lr, [sp, #4]
  40f052:	b002      	add	sp, #8
  40f054:	bc0c      	pop	{r2, r3}
  40f056:	4770      	bx	lr

0040f058 <__gnu_ldivmod_helper>:
  40f058:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40f05c:	9e08      	ldr	r6, [sp, #32]
  40f05e:	4614      	mov	r4, r2
  40f060:	461d      	mov	r5, r3
  40f062:	4680      	mov	r8, r0
  40f064:	4689      	mov	r9, r1
  40f066:	f000 f829 	bl	40f0bc <__divdi3>
  40f06a:	fb04 f301 	mul.w	r3, r4, r1
  40f06e:	fba4 ab00 	umull	sl, fp, r4, r0
  40f072:	fb00 3205 	mla	r2, r0, r5, r3
  40f076:	4493      	add	fp, r2
  40f078:	ebb8 080a 	subs.w	r8, r8, sl
  40f07c:	eb69 090b 	sbc.w	r9, r9, fp
  40f080:	e9c6 8900 	strd	r8, r9, [r6]
  40f084:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040f088 <__gnu_uldivmod_helper>:
  40f088:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40f08c:	9e08      	ldr	r6, [sp, #32]
  40f08e:	4614      	mov	r4, r2
  40f090:	461d      	mov	r5, r3
  40f092:	4680      	mov	r8, r0
  40f094:	4689      	mov	r9, r1
  40f096:	f000 f961 	bl	40f35c <__udivdi3>
  40f09a:	fb00 f505 	mul.w	r5, r0, r5
  40f09e:	fba0 ab04 	umull	sl, fp, r0, r4
  40f0a2:	fb04 5401 	mla	r4, r4, r1, r5
  40f0a6:	44a3      	add	fp, r4
  40f0a8:	ebb8 080a 	subs.w	r8, r8, sl
  40f0ac:	eb69 090b 	sbc.w	r9, r9, fp
  40f0b0:	e9c6 8900 	strd	r8, r9, [r6]
  40f0b4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040f0b8 <__aeabi_idiv0>:
  40f0b8:	4770      	bx	lr
  40f0ba:	bf00      	nop

0040f0bc <__divdi3>:
  40f0bc:	2900      	cmp	r1, #0
  40f0be:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f0c2:	f2c0 80a1 	blt.w	40f208 <__divdi3+0x14c>
  40f0c6:	2400      	movs	r4, #0
  40f0c8:	2b00      	cmp	r3, #0
  40f0ca:	f2c0 8098 	blt.w	40f1fe <__divdi3+0x142>
  40f0ce:	4615      	mov	r5, r2
  40f0d0:	4606      	mov	r6, r0
  40f0d2:	460f      	mov	r7, r1
  40f0d4:	2b00      	cmp	r3, #0
  40f0d6:	d13f      	bne.n	40f158 <__divdi3+0x9c>
  40f0d8:	428a      	cmp	r2, r1
  40f0da:	d958      	bls.n	40f18e <__divdi3+0xd2>
  40f0dc:	fab2 f382 	clz	r3, r2
  40f0e0:	b14b      	cbz	r3, 40f0f6 <__divdi3+0x3a>
  40f0e2:	f1c3 0220 	rsb	r2, r3, #32
  40f0e6:	fa01 f703 	lsl.w	r7, r1, r3
  40f0ea:	fa20 f202 	lsr.w	r2, r0, r2
  40f0ee:	409d      	lsls	r5, r3
  40f0f0:	fa00 f603 	lsl.w	r6, r0, r3
  40f0f4:	4317      	orrs	r7, r2
  40f0f6:	0c29      	lsrs	r1, r5, #16
  40f0f8:	fbb7 f2f1 	udiv	r2, r7, r1
  40f0fc:	fb01 7712 	mls	r7, r1, r2, r7
  40f100:	b2a8      	uxth	r0, r5
  40f102:	fb00 f302 	mul.w	r3, r0, r2
  40f106:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40f10a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40f10e:	42bb      	cmp	r3, r7
  40f110:	d909      	bls.n	40f126 <__divdi3+0x6a>
  40f112:	197f      	adds	r7, r7, r5
  40f114:	f102 3cff 	add.w	ip, r2, #4294967295
  40f118:	f080 8105 	bcs.w	40f326 <__divdi3+0x26a>
  40f11c:	42bb      	cmp	r3, r7
  40f11e:	f240 8102 	bls.w	40f326 <__divdi3+0x26a>
  40f122:	3a02      	subs	r2, #2
  40f124:	442f      	add	r7, r5
  40f126:	1aff      	subs	r7, r7, r3
  40f128:	fbb7 f3f1 	udiv	r3, r7, r1
  40f12c:	fb01 7113 	mls	r1, r1, r3, r7
  40f130:	fb00 f003 	mul.w	r0, r0, r3
  40f134:	b2b6      	uxth	r6, r6
  40f136:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40f13a:	4288      	cmp	r0, r1
  40f13c:	d908      	bls.n	40f150 <__divdi3+0x94>
  40f13e:	1949      	adds	r1, r1, r5
  40f140:	f103 37ff 	add.w	r7, r3, #4294967295
  40f144:	f080 80f1 	bcs.w	40f32a <__divdi3+0x26e>
  40f148:	4288      	cmp	r0, r1
  40f14a:	f240 80ee 	bls.w	40f32a <__divdi3+0x26e>
  40f14e:	3b02      	subs	r3, #2
  40f150:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40f154:	2300      	movs	r3, #0
  40f156:	e003      	b.n	40f160 <__divdi3+0xa4>
  40f158:	428b      	cmp	r3, r1
  40f15a:	d90a      	bls.n	40f172 <__divdi3+0xb6>
  40f15c:	2300      	movs	r3, #0
  40f15e:	461a      	mov	r2, r3
  40f160:	4610      	mov	r0, r2
  40f162:	4619      	mov	r1, r3
  40f164:	b114      	cbz	r4, 40f16c <__divdi3+0xb0>
  40f166:	4240      	negs	r0, r0
  40f168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40f16c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f170:	4770      	bx	lr
  40f172:	fab3 f883 	clz	r8, r3
  40f176:	f1b8 0f00 	cmp.w	r8, #0
  40f17a:	f040 8088 	bne.w	40f28e <__divdi3+0x1d2>
  40f17e:	428b      	cmp	r3, r1
  40f180:	d302      	bcc.n	40f188 <__divdi3+0xcc>
  40f182:	4282      	cmp	r2, r0
  40f184:	f200 80e2 	bhi.w	40f34c <__divdi3+0x290>
  40f188:	2300      	movs	r3, #0
  40f18a:	2201      	movs	r2, #1
  40f18c:	e7e8      	b.n	40f160 <__divdi3+0xa4>
  40f18e:	b912      	cbnz	r2, 40f196 <__divdi3+0xda>
  40f190:	2301      	movs	r3, #1
  40f192:	fbb3 f5f2 	udiv	r5, r3, r2
  40f196:	fab5 f285 	clz	r2, r5
  40f19a:	2a00      	cmp	r2, #0
  40f19c:	d13a      	bne.n	40f214 <__divdi3+0x158>
  40f19e:	1b7f      	subs	r7, r7, r5
  40f1a0:	0c28      	lsrs	r0, r5, #16
  40f1a2:	fa1f fc85 	uxth.w	ip, r5
  40f1a6:	2301      	movs	r3, #1
  40f1a8:	fbb7 f1f0 	udiv	r1, r7, r0
  40f1ac:	fb00 7711 	mls	r7, r0, r1, r7
  40f1b0:	fb0c f201 	mul.w	r2, ip, r1
  40f1b4:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40f1b8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40f1bc:	42ba      	cmp	r2, r7
  40f1be:	d907      	bls.n	40f1d0 <__divdi3+0x114>
  40f1c0:	197f      	adds	r7, r7, r5
  40f1c2:	f101 38ff 	add.w	r8, r1, #4294967295
  40f1c6:	d202      	bcs.n	40f1ce <__divdi3+0x112>
  40f1c8:	42ba      	cmp	r2, r7
  40f1ca:	f200 80c4 	bhi.w	40f356 <__divdi3+0x29a>
  40f1ce:	4641      	mov	r1, r8
  40f1d0:	1abf      	subs	r7, r7, r2
  40f1d2:	fbb7 f2f0 	udiv	r2, r7, r0
  40f1d6:	fb00 7012 	mls	r0, r0, r2, r7
  40f1da:	fb0c fc02 	mul.w	ip, ip, r2
  40f1de:	b2b6      	uxth	r6, r6
  40f1e0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40f1e4:	4584      	cmp	ip, r0
  40f1e6:	d907      	bls.n	40f1f8 <__divdi3+0x13c>
  40f1e8:	1940      	adds	r0, r0, r5
  40f1ea:	f102 37ff 	add.w	r7, r2, #4294967295
  40f1ee:	d202      	bcs.n	40f1f6 <__divdi3+0x13a>
  40f1f0:	4584      	cmp	ip, r0
  40f1f2:	f200 80ae 	bhi.w	40f352 <__divdi3+0x296>
  40f1f6:	463a      	mov	r2, r7
  40f1f8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40f1fc:	e7b0      	b.n	40f160 <__divdi3+0xa4>
  40f1fe:	43e4      	mvns	r4, r4
  40f200:	4252      	negs	r2, r2
  40f202:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40f206:	e762      	b.n	40f0ce <__divdi3+0x12>
  40f208:	4240      	negs	r0, r0
  40f20a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40f20e:	f04f 34ff 	mov.w	r4, #4294967295
  40f212:	e759      	b.n	40f0c8 <__divdi3+0xc>
  40f214:	4095      	lsls	r5, r2
  40f216:	f1c2 0920 	rsb	r9, r2, #32
  40f21a:	fa27 f109 	lsr.w	r1, r7, r9
  40f21e:	fa26 f909 	lsr.w	r9, r6, r9
  40f222:	4097      	lsls	r7, r2
  40f224:	0c28      	lsrs	r0, r5, #16
  40f226:	fbb1 f8f0 	udiv	r8, r1, r0
  40f22a:	fb00 1118 	mls	r1, r0, r8, r1
  40f22e:	fa1f fc85 	uxth.w	ip, r5
  40f232:	fb0c f308 	mul.w	r3, ip, r8
  40f236:	ea49 0907 	orr.w	r9, r9, r7
  40f23a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40f23e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40f242:	428b      	cmp	r3, r1
  40f244:	fa06 f602 	lsl.w	r6, r6, r2
  40f248:	d908      	bls.n	40f25c <__divdi3+0x1a0>
  40f24a:	1949      	adds	r1, r1, r5
  40f24c:	f108 32ff 	add.w	r2, r8, #4294967295
  40f250:	d27a      	bcs.n	40f348 <__divdi3+0x28c>
  40f252:	428b      	cmp	r3, r1
  40f254:	d978      	bls.n	40f348 <__divdi3+0x28c>
  40f256:	f1a8 0802 	sub.w	r8, r8, #2
  40f25a:	4429      	add	r1, r5
  40f25c:	1ac9      	subs	r1, r1, r3
  40f25e:	fbb1 f3f0 	udiv	r3, r1, r0
  40f262:	fb00 1713 	mls	r7, r0, r3, r1
  40f266:	fb0c f203 	mul.w	r2, ip, r3
  40f26a:	fa1f f989 	uxth.w	r9, r9
  40f26e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40f272:	42ba      	cmp	r2, r7
  40f274:	d907      	bls.n	40f286 <__divdi3+0x1ca>
  40f276:	197f      	adds	r7, r7, r5
  40f278:	f103 31ff 	add.w	r1, r3, #4294967295
  40f27c:	d260      	bcs.n	40f340 <__divdi3+0x284>
  40f27e:	42ba      	cmp	r2, r7
  40f280:	d95e      	bls.n	40f340 <__divdi3+0x284>
  40f282:	3b02      	subs	r3, #2
  40f284:	442f      	add	r7, r5
  40f286:	1abf      	subs	r7, r7, r2
  40f288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40f28c:	e78c      	b.n	40f1a8 <__divdi3+0xec>
  40f28e:	f1c8 0220 	rsb	r2, r8, #32
  40f292:	fa25 f102 	lsr.w	r1, r5, r2
  40f296:	fa03 fc08 	lsl.w	ip, r3, r8
  40f29a:	fa27 f302 	lsr.w	r3, r7, r2
  40f29e:	fa20 f202 	lsr.w	r2, r0, r2
  40f2a2:	fa07 f708 	lsl.w	r7, r7, r8
  40f2a6:	ea41 0c0c 	orr.w	ip, r1, ip
  40f2aa:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40f2ae:	fbb3 f1f9 	udiv	r1, r3, r9
  40f2b2:	fb09 3311 	mls	r3, r9, r1, r3
  40f2b6:	fa1f fa8c 	uxth.w	sl, ip
  40f2ba:	fb0a fb01 	mul.w	fp, sl, r1
  40f2be:	4317      	orrs	r7, r2
  40f2c0:	0c3a      	lsrs	r2, r7, #16
  40f2c2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40f2c6:	459b      	cmp	fp, r3
  40f2c8:	fa05 f008 	lsl.w	r0, r5, r8
  40f2cc:	d908      	bls.n	40f2e0 <__divdi3+0x224>
  40f2ce:	eb13 030c 	adds.w	r3, r3, ip
  40f2d2:	f101 32ff 	add.w	r2, r1, #4294967295
  40f2d6:	d235      	bcs.n	40f344 <__divdi3+0x288>
  40f2d8:	459b      	cmp	fp, r3
  40f2da:	d933      	bls.n	40f344 <__divdi3+0x288>
  40f2dc:	3902      	subs	r1, #2
  40f2de:	4463      	add	r3, ip
  40f2e0:	ebcb 0303 	rsb	r3, fp, r3
  40f2e4:	fbb3 f2f9 	udiv	r2, r3, r9
  40f2e8:	fb09 3312 	mls	r3, r9, r2, r3
  40f2ec:	fb0a fa02 	mul.w	sl, sl, r2
  40f2f0:	b2bf      	uxth	r7, r7
  40f2f2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40f2f6:	45ba      	cmp	sl, r7
  40f2f8:	d908      	bls.n	40f30c <__divdi3+0x250>
  40f2fa:	eb17 070c 	adds.w	r7, r7, ip
  40f2fe:	f102 33ff 	add.w	r3, r2, #4294967295
  40f302:	d21b      	bcs.n	40f33c <__divdi3+0x280>
  40f304:	45ba      	cmp	sl, r7
  40f306:	d919      	bls.n	40f33c <__divdi3+0x280>
  40f308:	3a02      	subs	r2, #2
  40f30a:	4467      	add	r7, ip
  40f30c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40f310:	fba5 0100 	umull	r0, r1, r5, r0
  40f314:	ebca 0707 	rsb	r7, sl, r7
  40f318:	428f      	cmp	r7, r1
  40f31a:	f04f 0300 	mov.w	r3, #0
  40f31e:	d30a      	bcc.n	40f336 <__divdi3+0x27a>
  40f320:	d005      	beq.n	40f32e <__divdi3+0x272>
  40f322:	462a      	mov	r2, r5
  40f324:	e71c      	b.n	40f160 <__divdi3+0xa4>
  40f326:	4662      	mov	r2, ip
  40f328:	e6fd      	b.n	40f126 <__divdi3+0x6a>
  40f32a:	463b      	mov	r3, r7
  40f32c:	e710      	b.n	40f150 <__divdi3+0x94>
  40f32e:	fa06 f608 	lsl.w	r6, r6, r8
  40f332:	4286      	cmp	r6, r0
  40f334:	d2f5      	bcs.n	40f322 <__divdi3+0x266>
  40f336:	1e6a      	subs	r2, r5, #1
  40f338:	2300      	movs	r3, #0
  40f33a:	e711      	b.n	40f160 <__divdi3+0xa4>
  40f33c:	461a      	mov	r2, r3
  40f33e:	e7e5      	b.n	40f30c <__divdi3+0x250>
  40f340:	460b      	mov	r3, r1
  40f342:	e7a0      	b.n	40f286 <__divdi3+0x1ca>
  40f344:	4611      	mov	r1, r2
  40f346:	e7cb      	b.n	40f2e0 <__divdi3+0x224>
  40f348:	4690      	mov	r8, r2
  40f34a:	e787      	b.n	40f25c <__divdi3+0x1a0>
  40f34c:	4643      	mov	r3, r8
  40f34e:	4642      	mov	r2, r8
  40f350:	e706      	b.n	40f160 <__divdi3+0xa4>
  40f352:	3a02      	subs	r2, #2
  40f354:	e750      	b.n	40f1f8 <__divdi3+0x13c>
  40f356:	3902      	subs	r1, #2
  40f358:	442f      	add	r7, r5
  40f35a:	e739      	b.n	40f1d0 <__divdi3+0x114>

0040f35c <__udivdi3>:
  40f35c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f360:	4614      	mov	r4, r2
  40f362:	4605      	mov	r5, r0
  40f364:	460e      	mov	r6, r1
  40f366:	2b00      	cmp	r3, #0
  40f368:	d143      	bne.n	40f3f2 <__udivdi3+0x96>
  40f36a:	428a      	cmp	r2, r1
  40f36c:	d953      	bls.n	40f416 <__udivdi3+0xba>
  40f36e:	fab2 f782 	clz	r7, r2
  40f372:	b157      	cbz	r7, 40f38a <__udivdi3+0x2e>
  40f374:	f1c7 0620 	rsb	r6, r7, #32
  40f378:	fa20 f606 	lsr.w	r6, r0, r6
  40f37c:	fa01 f307 	lsl.w	r3, r1, r7
  40f380:	fa02 f407 	lsl.w	r4, r2, r7
  40f384:	fa00 f507 	lsl.w	r5, r0, r7
  40f388:	431e      	orrs	r6, r3
  40f38a:	0c21      	lsrs	r1, r4, #16
  40f38c:	fbb6 f2f1 	udiv	r2, r6, r1
  40f390:	fb01 6612 	mls	r6, r1, r2, r6
  40f394:	b2a0      	uxth	r0, r4
  40f396:	fb00 f302 	mul.w	r3, r0, r2
  40f39a:	0c2f      	lsrs	r7, r5, #16
  40f39c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40f3a0:	42b3      	cmp	r3, r6
  40f3a2:	d909      	bls.n	40f3b8 <__udivdi3+0x5c>
  40f3a4:	1936      	adds	r6, r6, r4
  40f3a6:	f102 37ff 	add.w	r7, r2, #4294967295
  40f3aa:	f080 80fd 	bcs.w	40f5a8 <__udivdi3+0x24c>
  40f3ae:	42b3      	cmp	r3, r6
  40f3b0:	f240 80fa 	bls.w	40f5a8 <__udivdi3+0x24c>
  40f3b4:	3a02      	subs	r2, #2
  40f3b6:	4426      	add	r6, r4
  40f3b8:	1af6      	subs	r6, r6, r3
  40f3ba:	fbb6 f3f1 	udiv	r3, r6, r1
  40f3be:	fb01 6113 	mls	r1, r1, r3, r6
  40f3c2:	fb00 f003 	mul.w	r0, r0, r3
  40f3c6:	b2ad      	uxth	r5, r5
  40f3c8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40f3cc:	4288      	cmp	r0, r1
  40f3ce:	d908      	bls.n	40f3e2 <__udivdi3+0x86>
  40f3d0:	1909      	adds	r1, r1, r4
  40f3d2:	f103 36ff 	add.w	r6, r3, #4294967295
  40f3d6:	f080 80e9 	bcs.w	40f5ac <__udivdi3+0x250>
  40f3da:	4288      	cmp	r0, r1
  40f3dc:	f240 80e6 	bls.w	40f5ac <__udivdi3+0x250>
  40f3e0:	3b02      	subs	r3, #2
  40f3e2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40f3e6:	2300      	movs	r3, #0
  40f3e8:	4610      	mov	r0, r2
  40f3ea:	4619      	mov	r1, r3
  40f3ec:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f3f0:	4770      	bx	lr
  40f3f2:	428b      	cmp	r3, r1
  40f3f4:	d84c      	bhi.n	40f490 <__udivdi3+0x134>
  40f3f6:	fab3 f683 	clz	r6, r3
  40f3fa:	2e00      	cmp	r6, #0
  40f3fc:	d14f      	bne.n	40f49e <__udivdi3+0x142>
  40f3fe:	428b      	cmp	r3, r1
  40f400:	d302      	bcc.n	40f408 <__udivdi3+0xac>
  40f402:	4282      	cmp	r2, r0
  40f404:	f200 80dd 	bhi.w	40f5c2 <__udivdi3+0x266>
  40f408:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f40c:	2300      	movs	r3, #0
  40f40e:	2201      	movs	r2, #1
  40f410:	4610      	mov	r0, r2
  40f412:	4619      	mov	r1, r3
  40f414:	4770      	bx	lr
  40f416:	b912      	cbnz	r2, 40f41e <__udivdi3+0xc2>
  40f418:	2401      	movs	r4, #1
  40f41a:	fbb4 f4f2 	udiv	r4, r4, r2
  40f41e:	fab4 f284 	clz	r2, r4
  40f422:	2a00      	cmp	r2, #0
  40f424:	f040 8082 	bne.w	40f52c <__udivdi3+0x1d0>
  40f428:	1b09      	subs	r1, r1, r4
  40f42a:	0c26      	lsrs	r6, r4, #16
  40f42c:	b2a7      	uxth	r7, r4
  40f42e:	2301      	movs	r3, #1
  40f430:	fbb1 f0f6 	udiv	r0, r1, r6
  40f434:	fb06 1110 	mls	r1, r6, r0, r1
  40f438:	fb07 f200 	mul.w	r2, r7, r0
  40f43c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40f440:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40f444:	428a      	cmp	r2, r1
  40f446:	d907      	bls.n	40f458 <__udivdi3+0xfc>
  40f448:	1909      	adds	r1, r1, r4
  40f44a:	f100 3cff 	add.w	ip, r0, #4294967295
  40f44e:	d202      	bcs.n	40f456 <__udivdi3+0xfa>
  40f450:	428a      	cmp	r2, r1
  40f452:	f200 80c8 	bhi.w	40f5e6 <__udivdi3+0x28a>
  40f456:	4660      	mov	r0, ip
  40f458:	1a89      	subs	r1, r1, r2
  40f45a:	fbb1 f2f6 	udiv	r2, r1, r6
  40f45e:	fb06 1112 	mls	r1, r6, r2, r1
  40f462:	fb07 f702 	mul.w	r7, r7, r2
  40f466:	b2ad      	uxth	r5, r5
  40f468:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40f46c:	42af      	cmp	r7, r5
  40f46e:	d908      	bls.n	40f482 <__udivdi3+0x126>
  40f470:	192c      	adds	r4, r5, r4
  40f472:	f102 31ff 	add.w	r1, r2, #4294967295
  40f476:	f080 809b 	bcs.w	40f5b0 <__udivdi3+0x254>
  40f47a:	42a7      	cmp	r7, r4
  40f47c:	f240 8098 	bls.w	40f5b0 <__udivdi3+0x254>
  40f480:	3a02      	subs	r2, #2
  40f482:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40f486:	4610      	mov	r0, r2
  40f488:	4619      	mov	r1, r3
  40f48a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f48e:	4770      	bx	lr
  40f490:	2300      	movs	r3, #0
  40f492:	461a      	mov	r2, r3
  40f494:	4610      	mov	r0, r2
  40f496:	4619      	mov	r1, r3
  40f498:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40f49c:	4770      	bx	lr
  40f49e:	f1c6 0520 	rsb	r5, r6, #32
  40f4a2:	fa22 f705 	lsr.w	r7, r2, r5
  40f4a6:	fa03 f406 	lsl.w	r4, r3, r6
  40f4aa:	fa21 f305 	lsr.w	r3, r1, r5
  40f4ae:	fa01 fb06 	lsl.w	fp, r1, r6
  40f4b2:	fa20 f505 	lsr.w	r5, r0, r5
  40f4b6:	433c      	orrs	r4, r7
  40f4b8:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40f4bc:	fbb3 fcf8 	udiv	ip, r3, r8
  40f4c0:	fb08 331c 	mls	r3, r8, ip, r3
  40f4c4:	fa1f f984 	uxth.w	r9, r4
  40f4c8:	fb09 fa0c 	mul.w	sl, r9, ip
  40f4cc:	ea45 0b0b 	orr.w	fp, r5, fp
  40f4d0:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40f4d4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40f4d8:	459a      	cmp	sl, r3
  40f4da:	fa02 f206 	lsl.w	r2, r2, r6
  40f4de:	d904      	bls.n	40f4ea <__udivdi3+0x18e>
  40f4e0:	191b      	adds	r3, r3, r4
  40f4e2:	f10c 35ff 	add.w	r5, ip, #4294967295
  40f4e6:	d36f      	bcc.n	40f5c8 <__udivdi3+0x26c>
  40f4e8:	46ac      	mov	ip, r5
  40f4ea:	ebca 0303 	rsb	r3, sl, r3
  40f4ee:	fbb3 f5f8 	udiv	r5, r3, r8
  40f4f2:	fb08 3315 	mls	r3, r8, r5, r3
  40f4f6:	fb09 f905 	mul.w	r9, r9, r5
  40f4fa:	fa1f fb8b 	uxth.w	fp, fp
  40f4fe:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40f502:	45b9      	cmp	r9, r7
  40f504:	d904      	bls.n	40f510 <__udivdi3+0x1b4>
  40f506:	193f      	adds	r7, r7, r4
  40f508:	f105 33ff 	add.w	r3, r5, #4294967295
  40f50c:	d362      	bcc.n	40f5d4 <__udivdi3+0x278>
  40f50e:	461d      	mov	r5, r3
  40f510:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40f514:	fbac 2302 	umull	r2, r3, ip, r2
  40f518:	ebc9 0707 	rsb	r7, r9, r7
  40f51c:	429f      	cmp	r7, r3
  40f51e:	f04f 0500 	mov.w	r5, #0
  40f522:	d34a      	bcc.n	40f5ba <__udivdi3+0x25e>
  40f524:	d046      	beq.n	40f5b4 <__udivdi3+0x258>
  40f526:	4662      	mov	r2, ip
  40f528:	462b      	mov	r3, r5
  40f52a:	e75d      	b.n	40f3e8 <__udivdi3+0x8c>
  40f52c:	4094      	lsls	r4, r2
  40f52e:	f1c2 0920 	rsb	r9, r2, #32
  40f532:	fa21 fc09 	lsr.w	ip, r1, r9
  40f536:	4091      	lsls	r1, r2
  40f538:	fa20 f909 	lsr.w	r9, r0, r9
  40f53c:	0c26      	lsrs	r6, r4, #16
  40f53e:	fbbc f8f6 	udiv	r8, ip, r6
  40f542:	fb06 cc18 	mls	ip, r6, r8, ip
  40f546:	b2a7      	uxth	r7, r4
  40f548:	fb07 f308 	mul.w	r3, r7, r8
  40f54c:	ea49 0901 	orr.w	r9, r9, r1
  40f550:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40f554:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40f558:	4563      	cmp	r3, ip
  40f55a:	fa00 f502 	lsl.w	r5, r0, r2
  40f55e:	d909      	bls.n	40f574 <__udivdi3+0x218>
  40f560:	eb1c 0c04 	adds.w	ip, ip, r4
  40f564:	f108 32ff 	add.w	r2, r8, #4294967295
  40f568:	d23b      	bcs.n	40f5e2 <__udivdi3+0x286>
  40f56a:	4563      	cmp	r3, ip
  40f56c:	d939      	bls.n	40f5e2 <__udivdi3+0x286>
  40f56e:	f1a8 0802 	sub.w	r8, r8, #2
  40f572:	44a4      	add	ip, r4
  40f574:	ebc3 0c0c 	rsb	ip, r3, ip
  40f578:	fbbc f3f6 	udiv	r3, ip, r6
  40f57c:	fb06 c113 	mls	r1, r6, r3, ip
  40f580:	fb07 f203 	mul.w	r2, r7, r3
  40f584:	fa1f f989 	uxth.w	r9, r9
  40f588:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40f58c:	428a      	cmp	r2, r1
  40f58e:	d907      	bls.n	40f5a0 <__udivdi3+0x244>
  40f590:	1909      	adds	r1, r1, r4
  40f592:	f103 30ff 	add.w	r0, r3, #4294967295
  40f596:	d222      	bcs.n	40f5de <__udivdi3+0x282>
  40f598:	428a      	cmp	r2, r1
  40f59a:	d920      	bls.n	40f5de <__udivdi3+0x282>
  40f59c:	3b02      	subs	r3, #2
  40f59e:	4421      	add	r1, r4
  40f5a0:	1a89      	subs	r1, r1, r2
  40f5a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40f5a6:	e743      	b.n	40f430 <__udivdi3+0xd4>
  40f5a8:	463a      	mov	r2, r7
  40f5aa:	e705      	b.n	40f3b8 <__udivdi3+0x5c>
  40f5ac:	4633      	mov	r3, r6
  40f5ae:	e718      	b.n	40f3e2 <__udivdi3+0x86>
  40f5b0:	460a      	mov	r2, r1
  40f5b2:	e766      	b.n	40f482 <__udivdi3+0x126>
  40f5b4:	40b0      	lsls	r0, r6
  40f5b6:	4290      	cmp	r0, r2
  40f5b8:	d2b5      	bcs.n	40f526 <__udivdi3+0x1ca>
  40f5ba:	f10c 32ff 	add.w	r2, ip, #4294967295
  40f5be:	2300      	movs	r3, #0
  40f5c0:	e712      	b.n	40f3e8 <__udivdi3+0x8c>
  40f5c2:	4633      	mov	r3, r6
  40f5c4:	4632      	mov	r2, r6
  40f5c6:	e70f      	b.n	40f3e8 <__udivdi3+0x8c>
  40f5c8:	459a      	cmp	sl, r3
  40f5ca:	d98d      	bls.n	40f4e8 <__udivdi3+0x18c>
  40f5cc:	f1ac 0c02 	sub.w	ip, ip, #2
  40f5d0:	4423      	add	r3, r4
  40f5d2:	e78a      	b.n	40f4ea <__udivdi3+0x18e>
  40f5d4:	45b9      	cmp	r9, r7
  40f5d6:	d99a      	bls.n	40f50e <__udivdi3+0x1b2>
  40f5d8:	3d02      	subs	r5, #2
  40f5da:	4427      	add	r7, r4
  40f5dc:	e798      	b.n	40f510 <__udivdi3+0x1b4>
  40f5de:	4603      	mov	r3, r0
  40f5e0:	e7de      	b.n	40f5a0 <__udivdi3+0x244>
  40f5e2:	4690      	mov	r8, r2
  40f5e4:	e7c6      	b.n	40f574 <__udivdi3+0x218>
  40f5e6:	3802      	subs	r0, #2
  40f5e8:	4421      	add	r1, r4
  40f5ea:	e735      	b.n	40f458 <__udivdi3+0xfc>
  40f5ec:	20554d49 	.word	0x20554d49
  40f5f0:	65657246 	.word	0x65657246
  40f5f4:	534f5452 	.word	0x534f5452
  40f5f8:	00000000 	.word	0x00000000
  40f5fc:	6c656341 	.word	0x6c656341
  40f600:	3d580a3a 	.word	0x3d580a3a
  40f604:	332e3025 	.word	0x332e3025
  40f608:	3d590a66 	.word	0x3d590a66
  40f60c:	332e3025 	.word	0x332e3025
  40f610:	3d5a0a66 	.word	0x3d5a0a66
  40f614:	332e3025 	.word	0x332e3025
  40f618:	00000066 	.word	0x00000066
  40f61c:	6f727947 	.word	0x6f727947
  40f620:	20580a3a 	.word	0x20580a3a
  40f624:	3025203d 	.word	0x3025203d
  40f628:	0a66332e 	.word	0x0a66332e
  40f62c:	203d2059 	.word	0x203d2059
  40f630:	332e3025 	.word	0x332e3025
  40f634:	205a0a66 	.word	0x205a0a66
  40f638:	3025203d 	.word	0x3025203d
  40f63c:	0066332e 	.word	0x0066332e
  40f640:	62207525 	.word	0x62207525
  40f644:	73657479 	.word	0x73657479
  40f648:	65724620 	.word	0x65724620
  40f64c:	00000065 	.word	0x00000065
  40f650:	0000000a 	.word	0x0000000a
  40f654:	0001c200 	.word	0x0001c200
  40f658:	000000c0 	.word	0x000000c0
  40f65c:	00000800 	.word	0x00000800
  40f660:	00000000 	.word	0x00000000

0040f664 <null_dma_control>:
	...

0040f66c <all_twi_definitions>:
  40f66c:	40018000 40018100 00000013 00000013     ...@...@........

0040f67c <all_uart_definitions>:
  40f67c:	400e0600 400e0700 00000008 00000008     ...@...@........

0040f68c <LED_DESCRIPTOR>:
  40f68c:	00000017 00000000 0000002e 00000000     ................
  40f69c:	00000019 00000000 00000000 00000001     ................

0040f6ac <p_uc_charset10x14>:
	...
  40f6c8:	ccffccff 00000000 00000000 00000000     ................
  40f6d8:	00f000f0 00000000 00f000f0 00000000     ................
  40f6e8:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  40f6f8:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  40f708:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  40f718:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  40f728:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  40f738:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  40f750:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  40f760:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  40f770:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  40f780:	c0078003 600ce00e 00030003 00030003     .......`........
  40f790:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  40f7a0:	7000f800 00000000 00000000 00000000     ...p............
  40f7b0:	00030003 00030003 00030003 00030003     ................
  40f7c0:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  40f7d8:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  40f7e8:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  40f7f8:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  40f808:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  40f818:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  40f828:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  40f838:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  40f848:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  40f858:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  40f868:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  40f878:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  40f888:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  40f898:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  40f8a8:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  40f8b8:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  40f8c8:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  40f8d8:	00000000 00030000 c00f8007 7038e01c     ..............8p
  40f8e8:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  40f8f8:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  40f908:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  40f918:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  40f928:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  40f938:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  40f948:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  40f958:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  40f968:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40f978:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  40f988:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  40f998:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  40f9a8:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  40f9b8:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  40f9c8:	f033f873 fcfffcff 00030003 00030003     s.3.............
  40f9d8:	00030003 fcfffcff 00000000 0cc00cc0     ................
  40f9e8:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  40f9f8:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  40fa08:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  40fa18:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  40fa28:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  40fa38:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  40fa48:	000e001c 80030007 e000c001 fcfffcff     ................
  40fa58:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  40fa68:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  40fa78:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  40fa88:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  40fa98:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  40faa8:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  40fab8:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  40fac8:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  40fad8:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  40fae8:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  40faf8:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  40fb08:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  40fb18:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  40fb28:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  40fb38:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  40fb48:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  40fb58:	00000000 00300030 000c000c 00030003     ....0.0.........
  40fb68:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  40fb78:	fcff0cc0 0000fcff 00000000 001c000c     ................
  40fb88:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  40fb98:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  40fba8:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  40fbb8:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  40fbc8:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  40fbd8:	0c030c03 0c030c03 9c030c03 f000f801     ................
  40fbe8:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40fbf8:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  40fc08:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  40fc18:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  40fc28:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  40fc38:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  40fc48:	f007f80f fcfffcff 00030003 00030003     ................
  40fc58:	fc018003 0000fc00 00000000 00000000     ................
  40fc68:	fc1bfc1b 00000000 00000000 30000000     ...............0
  40fc78:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  40fc88:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  40fc98:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  40fca8:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  40fcb8:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  40fcc8:	00070003 000c000e 000e000c fc03fc07     ................
  40fcd8:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  40fce8:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  40fcf8:	c00fc00c 00038007 80070003 c00cc00f     ................
  40fd08:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  40fd18:	00078003 000c000e 000e000c 00030007     ................
  40fd28:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  40fd38:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  40fd48:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  40fd58:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  40fd68:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  40fd78:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  40fd88:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  40fd98:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  40fda8:	f001f801 00078003 000c000e 1c0c0c0c     ................
  40fdb8:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  40fdc8:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  40fdd8:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  40fde8:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  40fdf8:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  40fe08:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  40fe18:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  40fe28:	fcfffcff 454c4449 00000000 00000a0d     ....IDLE........
  40fe38:	09097325 25096325 75250975 0d752509     %s..%c.%u.%u.%u.
  40fe48:	0000000a 20726d54 00637653 656d6954     ....Tmr Svc.Time
  40fe58:	554d4972 00000000 6f727245 4d492072     rIMU....Error IM
  40fe68:	00002155 6c656341 2058093a 3025203d     U!..Acel:.X = %0
  40fe78:	0966332e 203d2059 332e3025 205a0966     .3f.Y = %0.3f.Z 
  40fe88:	3025203d 0066332e 6f727947 2058093a     = %0.3f.Gyro:.X 
  40fe98:	3025203d 0966332e 203d2059 332e3025     = %0.3f.Y = %0.3
  40fea8:	205a0966 3025203d 0066332e 20495754     f.Z = %0.3f.TWI 
  40feb8:	74696e69 72724520 0021726f 4c584441     init Error!.ADXL
  40fec8:	696e6920 72452074 21726f72 00000000      init Error!....
  40fed8:	20475449 74696e69 72724520 0021726f     ITG init Error!.
	...
  40fef0:	0000000b 00000303 63617473 766f206b     ........stack ov
  40ff00:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....
  40ff10:	202d2d2d 626d754e 6f207265 61542066     --- Number of Ta
  40ff20:	3a736b73 00752520 656d614e 74530909     sks: %u.Name..St
  40ff30:	09657461 6f697250 74530972 096b6361     ate.Prior.Stack.
  40ff40:	006d754e 65657246 61654820 25203a70     Num.Free Heap: %
  40ff50:	00000075 736e6f43 20656c6f 0a214b4f     u...Console OK!.
  40ff60:	00000000 696e6f4d 00726f74 6c696146     ....Monitor.Fail
  40ff70:	74206465 7263206f 65746165 6e6f4d20     ed to create Mon
  40ff80:	726f7469 73617420 000a0d6b 3064654c     itor task...Led0
  40ff90:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  40ffa0:	65746165 73657420 656c2074 61742064     eate test led ta
  40ffb0:	0a0d6b73 00000000 5f554d49 00000054     sk......IMU_T...
  40ffc0:	6c696146 74206465 7263206f 65746165     Failed to create
  40ffd0:	73657420 4d492074 73615455 000a0d6b      test IMUTask...
  40ffe0:	5f44434c 00000054 6c696146 74206465     LCD_T...Failed t
  40fff0:	7263206f 65746165 73657420 434c2074     o create test LC
  410000:	73615444 000a0d6b 00000043              DTask...C...

0041000c <_global_impure_ptr>:
  41000c:	20000138                                8.. 

00410010 <zeroes.6763>:
  410010:	30303030 30303030 30303030 30303030     0000000000000000
  410020:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  410030:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  410040:	00000000 33323130 37363534 62613938     ....0123456789ab
  410050:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  410060:	00000030                                0...

00410064 <blanks.6762>:
  410064:	20202020 20202020 20202020 20202020                     

00410074 <zeroes.6721>:
  410074:	30303030 30303030 30303030 30303030     0000000000000000

00410084 <blanks.6720>:
  410084:	20202020 20202020 20202020 20202020                     
  410094:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4100a4:	49534f50 00000058 0000002e              POSIX.......

004100b0 <__mprec_tens>:
  4100b0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4100c0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4100d0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4100e0:	00000000 412e8480 00000000 416312d0     .......A......cA
  4100f0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  410100:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  410110:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  410120:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  410130:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  410140:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  410150:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  410160:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  410170:	79d99db4 44ea7843                       ...yCx.D

00410178 <__mprec_bigtens>:
  410178:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  410188:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  410198:	7f73bf3c 75154fdd                       <.s..O.u

004101a0 <p05.5269>:
  4101a0:	00000005 00000019 0000007d              ........}...

004101ac <blanks.6777>:
  4101ac:	20202020 20202020 20202020 20202020                     

004101bc <zeroes.6778>:
  4101bc:	30303030 30303030 30303030 30303030     0000000000000000

004101cc <_init>:
  4101cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4101ce:	bf00      	nop
  4101d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4101d2:	bc08      	pop	{r3}
  4101d4:	469e      	mov	lr, r3
  4101d6:	4770      	bx	lr

004101d8 <__init_array_start>:
  4101d8:	0040a991 	.word	0x0040a991

004101dc <__frame_dummy_init_array_entry>:
  4101dc:	004000e9                                ..@.

004101e0 <_fini>:
  4101e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4101e2:	bf00      	nop
  4101e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4101e6:	bc08      	pop	{r3}
  4101e8:	469e      	mov	lr, r3
  4101ea:	4770      	bx	lr

004101ec <__fini_array_start>:
  4101ec:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	20000124 	.word	0x20000124
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff

20000124 <SystemCoreClock>:
20000124:	003d0900                                ..=.

20000128 <uxCriticalNesting>:
20000128:	aaaaaaaa                                ....

2000012c <xFreeBytesRemaining>:
2000012c:	000030f0                                .0..

20000130 <xNextTaskUnblockTime>:
20000130:	ffffffff 00000000                       ........

20000138 <impure_data>:
20000138:	00000000 20000424 2000048c 200004f4     ....$.. ... ... 
	...
2000016c:	00410008 00000000 00000000 00000000     ..A.............
	...
200001e0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001f0:	0005deec 0000000b 00000000 00000000     ................
	...

20000560 <_impure_ptr>:
20000560:	20000138                                8.. 

20000564 <lconv>:
20000564:	004100ac 00410040 00410040 00410040     ..A.@.A.@.A.@.A.
20000574:	00410040 00410040 00410040 00410040     @.A.@.A.@.A.@.A.
20000584:	00410040 00410040 ffffffff ffffffff     @.A.@.A.........
20000594:	ffffffff 0000ffff                       ........

2000059c <lc_ctype_charset>:
2000059c:	49435341 00000049 00000000 00000000     ASCII...........
	...

200005bc <__mb_cur_max>:
200005bc:	00000001                                ....

200005c0 <__malloc_av_>:
	...
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 
20000988:	20000980 20000980 20000988 20000988     ... ... ... ... 
20000998:	20000990 20000990 20000998 20000998     ... ... ... ... 
200009a8:	200009a0 200009a0 200009a8 200009a8     ... ... ... ... 
200009b8:	200009b0 200009b0 200009b8 200009b8     ... ... ... ... 

200009c8 <__malloc_trim_threshold>:
200009c8:	00020000                                ....

200009cc <__malloc_sbrk_base>:
200009cc:	ffffffff                                ....

200009d0 <__wctomb>:
200009d0:	0040ec31                                1.@.
