$date
	Thu Sep 22 10:49:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 4 ! b [3:0] $end
$var reg 4 " a [3:0] $end
$scope module q3 $end
$var wire 4 # a [3:0] $end
$var wire 4 $ b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 $
b1001 #
b1001 "
b111 !
$end
#20
b1011 !
b1011 $
b1101 "
b1101 #
#40
