
==============================================================================
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:49:53
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.2) on 2022-10-13-17:52:11
   Version:                2.14.354
   Kernels:                instrumentation_wrapper, finn_design
   Signature:              
   Content:                Binary Image
   UUID (xclbin):          586b7ab6-e852-0b37-77b8-debd52963dcf
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx.com
   Board:                  vmk180
   Name:                   vmk180_thin
   Version:                1.0
   Generated Version:      Vivado 2022.2 (SW Build: 3671981)
   Created:
               Thu Aug 15 09:43:14 2024   FPGA Device:            xcvm1802
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:vmk180:3.1
   Board Part:             xilinx.com:vmk180:part0:3.1
   Platform VBNV:          xilinx.com_vmk180_vmk180_thin_1_0
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
---------------
   No scalable clock data available.

System Clocks
------
   No system clock data available.

Memory Configuration
--------------------
   Name:         dc_0
   Index:        0
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes

   Name:         dc_1
   Index:        1
   Type:         MEM_STREAMING_CONNECTION
   Base Address: 0x0
   Address Size: 0x0
   Bank Used:    Yes
==============================================================================
Kernel: instrumentation_wrapper

Definition
----------
   Signature: instrumentation_wrapper (stream<ap_uint<392>, 0>& finnix, stream<ap_uint<8>, 0>& finnox, unsigned int cfg, void* status, void* latency, void* interval, void* checksum)

Ports
-----
   Port:          FINNIX
   Mode:          write_only
   Range (bytes): 
   Data Width:    392 bits
   Port Type:     stream

   Port:          FINNOX
   Mode:          read_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

   Port:          S_AXI_CTRL
   Mode:          slave
   Range (bytes): 0x58
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        instrumentation_wrapper_0
   Base Address: 0xa4010000

   Argument:          finnix
   Register Offset:   0x0
   Port:              FINNIX
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          finnox
   Register Offset:   0x0
   Port:              FINNOX
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)

   Argument:          cfg
   Register Offset:   0x10
   Port:              S_AXI_CTRL
   Memory:            <not applicable>

   Argument:          status
   Register Offset:   0x18
   Port:              S_AXI_CTRL
   Memory:            <not applicable>

   Argument:          latency
   Register Offset:   0x28
   Port:              S_AXI_CTRL
   Memory:            <not applicable>

   Argument:          interval
   Register Offset:   0x38
   Port:              S_AXI_CTRL
   Memory:            <not applicable>

   Argument:          checksum
   Register Offset:   0x48
   Port:              S_AXI_CTRL
   Memory:            <not applicable>
Kernel: finn_design

Definition
----------
   Signature: finn_design (ap_uint<392> s_axis_0, ap_uint<8> m_axis_0)

Ports
-----
   Port:          s_axis_0
   Mode:          read_only
   Range (bytes): 
   Data Width:    392 bits
   Port Type:     stream

   Port:          m_axis_0
   Mode:          write_only
   Range (bytes): 
   Data Width:    8 bits
   Port Type:     stream

--------------------------
Instance:        finn_design_0
   Base Address: not_used

   Argument:          s_axis_0
   Register Offset:   0x0
   Port:              s_axis_0
   Memory:            dc_1 (MEM_STREAMING_CONNECTION)

   Argument:          m_axis_0
   Register Offset:   0x0
   Port:              m_axis_0
   Memory:            dc_0 (MEM_STREAMING_CONNECTION)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.2 - 2022-10-13-17:52:11 (SW BUILD: 3671529)
   Command Line:  v++ --clock.id 1:finn_design_0.ap_clk,instrumentation_wrapper_0 --config ../../src/vitis/system.cfg --connectivity.nk finn_design:1:finn_design_0 --connectivity.nk instrumentation_wrapper:1:instrumentation_wrapper_0 --connectivity.sc instrumentation_wrapper_0.finnix:finn_design_0.s_axis_0 --connectivity.sc finn_design_0.m_axis_0:instrumentation_wrapper_0.finnox --debug --input_files ../../output_tfc_w1a1_VMK180/xo/finn_design.xo --input_files ../../output_tfc_w1a1_VMK180/xo/instrumentation_wrapper.xo --link --optimize 3 --output vmk180_thin.xsa --platform ../vivado/vivado_build/xsa_platform/vmk180_thin.xsa --report_level 0 --save-temps --target hw 
   Options:       --clock.id 1:finn_design_0.ap_clk,instrumentation_wrapper_0
                  --config ../../src/vitis/system.cfg
                  --connectivity.nk finn_design:1:finn_design_0
                  --connectivity.nk instrumentation_wrapper:1:instrumentation_wrapper_0
                  --connectivity.sc instrumentation_wrapper_0.finnix:finn_design_0.s_axis_0
                  --connectivity.sc finn_design_0.m_axis_0:instrumentation_wrapper_0.finnox
                  --debug
                  --input_files ../../output_tfc_w1a1_VMK180/xo/finn_design.xo
                  --input_files ../../output_tfc_w1a1_VMK180/xo/instrumentation_wrapper.xo
                  --link
                  --optimize 3
                  --output vmk180_thin.xsa
                  --platform ../vivado/vivado_build/xsa_platform/vmk180_thin.xsa
                  --report_level 0
                  --save-temps
                  --target hw 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
