// Seed: 1656679116
module module_0;
  wire id_1;
  logic id_2 = id_1, id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3
  );
  assign id_3 = -1 || id_2 || id_1 || id_2;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    inout uwire id_4,
    input wire id_5,
    input supply0 id_6,
    output wire id_7,
    input wor id_8,
    output tri id_9,
    input supply0 id_10
);
  assign id_4 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_0.id_2 = 0;
  input wire id_1;
  supply0 id_6 = 1;
endmodule
