{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463797571660 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463797571660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 22:26:11 2016 " "Processing started: Fri May 20 22:26:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463797571660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463797571660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_Comm -c DE0_Comm " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_Comm -c DE0_Comm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463797571661 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1463797571993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/vhdl_virtual_jtag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/vhdl_virtual_jtag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_virtual_jtag-SYN " "Found design unit 1: vhdl_virtual_jtag-SYN" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572521 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_virtual_jtag " "Found entity 1: vhdl_virtual_jtag" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/reset_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/reset_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_vhd-BHVR " "Found design unit 1: reset_vhd-BHVR" {  } { { "../vhdl/reset_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/reset_vhd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572525 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_vhd " "Found entity 1: reset_vhd" {  } { { "../vhdl/reset_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/reset_vhd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/pll_vhd_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/pll_vhd_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_vhd_clk-SYN " "Found design unit 1: pll_vhd_clk-SYN" {  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572529 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_vhd_clk " "Found entity 1: pll_vhd_clk" {  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/jtag_uart_vhd.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/jtag_uart_vhd.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_vhd-STR " "Found design unit 1: jtag_uart_vhd-STR" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572533 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_vhd " "Found entity 1: jtag_uart_vhd" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/heartbeat_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/heartbeat_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 heartbeat_vhd-BHVR " "Found design unit 1: heartbeat_vhd-BHVR" {  } { { "../vhdl/heartbeat_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/heartbeat_vhd.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572537 ""} { "Info" "ISGN_ENTITY_NAME" "1 heartbeat_vhd " "Found entity 1: heartbeat_vhd" {  } { { "../vhdl/heartbeat_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/heartbeat_vhd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/fsm_jtag_vhd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/fsm_jtag_vhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_jtag_vhd-BHVR " "Found design unit 1: fsm_jtag_vhd-BHVR" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572540 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_jtag_vhd " "Found entity 1: fsm_jtag_vhd" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/de0_comm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/de0_comm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Comm-STR " "Found design unit 1: DE0_Comm-STR" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572544 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Comm " "Found entity 1: DE0_Comm" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/j_salkey/documents/github/de0 ui/uart/vhdl/buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/j_salkey/documents/github/de0 ui/uart/vhdl/buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf-SYN " "Found design unit 1: buf-SYN" {  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572548 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf " "Found entity 1: buf" {  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572548 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Comm " "Elaborating entity \"DE0_Comm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463797572620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vhd_clk pll_vhd_clk:U_PLL_CLOCK " "Elaborating entity \"pll_vhd_clk\" for hierarchy \"pll_vhd_clk:U_PLL_CLOCK\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_PLL_CLOCK" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\"" {  } { { "../vhdl/pll_vhd_clk.vhd" "altpll_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\"" {  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component " "Instantiated megafunction \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_vhd_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_vhd_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock ON " "Parameter \"self_reset_on_loss_lock\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572876 ""}  } { { "../vhdl/pll_vhd_clk.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/pll_vhd_clk.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463797572876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_vhd_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_vhd_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_vhd_clk_altpll " "Found entity 1: pll_vhd_clk_altpll" {  } { { "db/pll_vhd_clk_altpll.v" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/pll_vhd_clk_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797572954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797572954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_vhd_clk_altpll pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated " "Elaborating entity \"pll_vhd_clk_altpll\" for hierarchy \"pll_vhd_clk:U_PLL_CLOCK\|altpll:altpll_component\|pll_vhd_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797572958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_vhd reset_vhd:U_RESET_TIMER " "Elaborating entity \"reset_vhd\" for hierarchy \"reset_vhd:U_RESET_TIMER\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_RESET_TIMER" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heartbeat_vhd heartbeat_vhd:U_HEARTBEAT " "Elaborating entity \"heartbeat_vhd\" for hierarchy \"heartbeat_vhd:U_HEARTBEAT\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_HEARTBEAT" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_jtag_vhd fsm_jtag_vhd:U_FSM_JTAG " "Elaborating entity \"fsm_jtag_vhd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\"" {  } { { "../vhdl/DE0_Comm.vhd" "U_FSM_JTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573118 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txmt fsm_jtag_vhd.vhd(25) " "Verilog HDL or VHDL warning at fsm_jtag_vhd.vhd(25): object \"txmt\" assigned a value but never read" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463797573119 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "txfl fsm_jtag_vhd.vhd(26) " "Verilog HDL or VHDL warning at fsm_jtag_vhd.vhd(26): object \"txfl\" assigned a value but never read" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463797573119 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxfl fsm_jtag_vhd.vhd(28) " "Verilog HDL or VHDL warning at fsm_jtag_vhd.vhd(28): object \"rxfl\" assigned a value but never read" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463797573119 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out fsm_jtag_vhd.vhd(88) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(88): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797573120 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out fsm_jtag_vhd.vhd(89) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(89): signal \"data_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797573120 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rxmt fsm_jtag_vhd.vhd(97) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(97): signal \"rxmt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797573120 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in fsm_jtag_vhd.vhd(108) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(108): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463797573120 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr fsm_jtag_vhd.vhd(66) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(66): inferring latch(es) for signal or variable \"wr\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463797573121 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd fsm_jtag_vhd.vhd(66) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(66): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463797573121 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out fsm_jtag_vhd.vhd(66) " "VHDL Process Statement warning at fsm_jtag_vhd.vhd(66): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1463797573121 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[0\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573122 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[1\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573123 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[2\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573123 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[3\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573123 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[4\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573123 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[5\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573123 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[6\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573123 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] fsm_jtag_vhd.vhd(66) " "Inferred latch for \"data_out\[7\]\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573124 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd fsm_jtag_vhd.vhd(66) " "Inferred latch for \"rd\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573124 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr fsm_jtag_vhd.vhd(66) " "Inferred latch for \"wr\" at fsm_jtag_vhd.vhd(66)" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1463797573124 "|DE0_Comm|fsm_jtag_vhd:U_FSM_JTAG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_vhd fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART " "Elaborating entity \"jtag_uart_vhd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\"" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "U_JTAG_UART" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_virtual_jtag fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG " "Elaborating entity \"vhdl_virtual_jtag\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\"" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "U_VJTAG" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "sld_virtual_jtag_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573194 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Instantiated megafunction \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index NO " "Parameter \"sld_auto_instance_index\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action ((0,2,0,4),(0,1,1,2),(0,2,12,8),(0,2,34,8),(0,2,56,8),(0,1,0,2),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8)) " "Parameter \"sld_sim_action\" = \"((0,2,0,4),(0,1,1,2),(0,2,12,8),(0,2,34,8),(0,2,56,8),(0,1,0,2),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8),(0,2,0,8))\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 41 " "Parameter \"sld_sim_n_scan\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 312 " "Parameter \"sld_sim_total_length\" = \"312\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573275 ""}  } { { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463797573275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573289 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 151 0 0 } } { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|vhdl_virtual_jtag:U_VJTAG\|sld_virtual_jtag:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "../vhdl/vhdl_virtual_jtag.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/vhdl_virtual_jtag.vhd" 118 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT " "Elaborating entity \"buf\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\"" {  } { { "../vhdl/jtag_uart_vhd.vhdl" "U_BUFFER_OUT" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/jtag_uart_vhd.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797573741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/buf.vhd" "dcfifo_component" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\"" {  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component " "Instantiated megafunction \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574258 ""}  } { { "../vhdl/buf.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/buf.vhd" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463797574258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m0k1 " "Found entity 1: dcfifo_m0k1" {  } { { "db/dcfifo_m0k1.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797574377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797574377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m0k1 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated " "Elaborating entity \"dcfifo_m0k1\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_i47.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_i47.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_i47 " "Found entity 1: a_graycounter_i47" {  } { { "db/a_graycounter_i47.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_i47.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797574911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797574911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_i47 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|a_graycounter_i47:rdptr_g1p " "Elaborating entity \"a_graycounter_i47\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|a_graycounter_i47:rdptr_g1p\"" {  } { { "db/dcfifo_m0k1.tdf" "rdptr_g1p" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797574913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_eic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_eic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_eic " "Found entity 1: a_graycounter_eic" {  } { { "db/a_graycounter_eic.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_eic.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_eic fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|a_graycounter_eic:wrptr_g1p " "Elaborating entity \"a_graycounter_eic\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|a_graycounter_eic:wrptr_g1p\"" {  } { { "db/dcfifo_m0k1.tdf" "wrptr_g1p" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hf31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hf31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hf31 " "Found entity 1: altsyncram_hf31" {  } { { "db/altsyncram_hf31.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/altsyncram_hf31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hf31 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|altsyncram_hf31:fifo_ram " "Elaborating entity \"altsyncram_hf31\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|altsyncram_hf31:fifo_ram\"" {  } { { "db/dcfifo_m0k1.tdf" "fifo_ram" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_kkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_kkd " "Found entity 1: alt_synch_pipe_kkd" {  } { { "db/alt_synch_pipe_kkd.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_kkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_kkd fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_kkd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\"" {  } { { "db/dcfifo_m0k1.tdf" "rs_dgwp" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_jd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_jd9 " "Found entity 1: dffpipe_jd9" {  } { { "db/dffpipe_jd9.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dffpipe_jd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_jd9 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12 " "Elaborating entity \"dffpipe_jd9\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_kkd:rs_dgwp\|dffpipe_jd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_kkd.tdf" "dffpipe12" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_kkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_lkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_lkd " "Found entity 1: alt_synch_pipe_lkd" {  } { { "db/alt_synch_pipe_lkd.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_lkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_lkd fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_lkd\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\"" {  } { { "db/dcfifo_m0k1.tdf" "ws_dgrp" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kd9 " "Found entity 1: dffpipe_kd9" {  } { { "db/dffpipe_kd9.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dffpipe_kd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kd9 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15 " "Elaborating entity \"dffpipe_kd9\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|alt_synch_pipe_lkd:ws_dgrp\|dffpipe_kd9:dffpipe15\"" {  } { { "db/alt_synch_pipe_lkd.tdf" "dffpipe15" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/alt_synch_pipe_lkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_156.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_156.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_156 " "Found entity 1: cmpr_156" {  } { { "db/cmpr_156.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/cmpr_156.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_156 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_156\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|cmpr_156:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_m0k1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_056.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_056.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_056 " "Found entity 1: cmpr_056" {  } { { "db/cmpr_056.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/cmpr_056.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_056 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|cmpr_056:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_056\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|cmpr_056:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_m0k1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_a18.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_a18.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_a18 " "Found entity 1: mux_a18" {  } { { "db/mux_a18.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/mux_a18.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463797575696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463797575696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_a18 fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_a18\" for hierarchy \"fsm_jtag_vhd:U_FSM_JTAG\|jtag_uart_vhd:U_JTAG_UART\|buf:U_BUFFER_OUT\|dcfifo:dcfifo_component\|dcfifo_m0k1:auto_generated\|mux_a18:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_m0k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463797575697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[0\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578450 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[1\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578450 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578450 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[7\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578451 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[6\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578451 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[5\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578451 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[3\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578451 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578451 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[4\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578452 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|data_out\[2\] " "Latch fsm_jtag_vhd:U_FSM_JTAG\|data_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_READ" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578452 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 66 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578452 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "fsm_jtag_vhd:U_FSM_JTAG\|rd " "Latch fsm_jtag_vhd:U_FSM_JTAG\|rd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fsm_jtag_vhd:U_FSM_JTAG\|state.S_WAIT " "Ports D and ENA on the latch are fed by the same signal fsm_jtag_vhd:U_FSM_JTAG\|state.S_WAIT" {  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1463797578452 ""}  } { { "../vhdl/fsm_jtag_vhd.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/fsm_jtag_vhd.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1463797578452 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_m0k1.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 57 2 0 } } { "db/dcfifo_m0k1.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/dcfifo_m0k1.tdf" 61 2 0 } } { "db/a_graycounter_i47.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_i47.tdf" 32 2 0 } } { "db/a_graycounter_eic.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_eic.tdf" 32 2 0 } } { "db/a_graycounter_i47.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_i47.tdf" 42 2 0 } } { "db/a_graycounter_eic.tdf" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/rtl/db/a_graycounter_eic.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463797578455 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463797578455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797578578 "|DE0_Comm|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797578578 "|DE0_Comm|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797578578 "|DE0_Comm|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797578578 "|DE0_Comm|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797578578 "|DE0_Comm|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797578578 "|DE0_Comm|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../vhdl/DE0_Comm.vhd" "" { Text "C:/Users/j_salkey/Documents/GitHub/DE0 UI/UART/vhdl/DE0_Comm.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797578578 "|DE0_Comm|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463797578578 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797578755 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463797579146 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463797579146 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1463797579209 "|DE0_Comm|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1463797579209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797579355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463797580303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463797580303 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "479 " "Implemented 479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463797580545 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463797580545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "448 " "Implemented 448 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463797580545 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463797580545 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1463797580545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463797580545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463797580722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 22:26:20 2016 " "Processing ended: Fri May 20 22:26:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463797580722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463797580722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463797580722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463797580722 ""}
