{
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "ddr_interface": [
            "ddr_interface",
            "HCyFa",
            "module"
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "Misc": {
        "cwd": "/home/runner",
        "csrc": "csrc",
        "csrc_abs": "/home/runner/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/home/runner/simv.daidir",
        "default_output_dir": "csrc",
        "archive_dir": "archive.0"
    },
    "CompileStrategy": "fullobj",
    "CompileProcesses": [
        "cgproc.314.json"
    ],
    "CurCompileUdps": {},
    "PEModules": [],
    "SIMBData": {
        "bytes": 35800,
        "out": "amcQwB.o"
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "ddr_interface",
        "testbench"
    ],
    "stat": {
        "nMops": 3548
    },
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful"
}