{
  "name": "core::core_arch::simd::i32x32::new",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/simd.rs:17:13: 17:74",
  "mir": "fn core::core_arch::simd::i32x32::new(_1: i32, _2: i32, _3: i32, _4: i32, _5: i32, _6: i32, _7: i32, _8: i32, _9: i32, _10: i32, _11: i32, _12: i32, _13: i32, _14: i32, _15: i32, _16: i32, _17: i32, _18: i32, _19: i32, _20: i32, _21: i32, _22: i32, _23: i32, _24: i32, _25: i32, _26: i32, _27: i32, _28: i32, _29: i32, _30: i32, _31: i32, _32: i32) -> core_arch::simd::i32x32 {\n    let mut _0: core_arch::simd::i32x32;\n    let mut _33: [i32; 32];\n    debug x0 => _1;\n    debug x1 => _2;\n    debug x2 => _3;\n    debug x3 => _4;\n    debug x4 => _5;\n    debug x5 => _6;\n    debug x6 => _7;\n    debug x7 => _8;\n    debug x8 => _9;\n    debug x9 => _10;\n    debug x10 => _11;\n    debug x11 => _12;\n    debug x12 => _13;\n    debug x13 => _14;\n    debug x14 => _15;\n    debug x15 => _16;\n    debug x16 => _17;\n    debug x17 => _18;\n    debug x18 => _19;\n    debug x19 => _20;\n    debug x20 => _21;\n    debug x21 => _22;\n    debug x22 => _23;\n    debug x23 => _24;\n    debug x24 => _25;\n    debug x25 => _26;\n    debug x26 => _27;\n    debug x27 => _28;\n    debug x28 => _29;\n    debug x29 => _30;\n    debug x30 => _31;\n    debug x31 => _32;\n    bb0: {\n        StorageLive(_33);\n        _33 = [_1, _2, _3, _4, _5, _6, _7, _8, _9, _10, _11, _12, _13, _14, _15, _16, _17, _18, _19, _20, _21, _22, _23, _24, _25, _26, _27, _28, _29, _30, _31, _32];\n        _0 = i32x32(move _33);\n        StorageDead(_33);\n        return;\n    }\n}\n"
}