#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008c2100 .scope module, "tb_microprocessor" "tb_microprocessor" 2 23;
 .timescale 0 0;
v0000000002850b30_0 .var "clk", 0 0;
v00000000028503b0_0 .var "dump_all", 0 0;
v0000000002850a90_0 .var "hold", 0 0;
v00000000028513f0_0 .var "reset", 0 0;
v00000000028518f0_0 .net "wr_data", 31 0, L_00000000028ac350;  1 drivers
v0000000002851a30_0 .net "wr_data_address", 31 0, L_00000000008ae510;  1 drivers
v0000000002850590_0 .net "wr_instruction", 31 0, v0000000002850130_0;  1 drivers
v0000000002850090_0 .net "wr_mem_end", 0 0, L_0000000002851170;  1 drivers
v0000000002850950_0 .net "wr_mem_read", 0 0, v000000000284aa60_0;  1 drivers
v0000000002851ad0_0 .net "wr_mem_write", 0 0, v000000000284af60_0;  1 drivers
v0000000002850450_0 .net "wr_pc", 31 0, v000000000284d0b0_0;  1 drivers
v00000000028504f0_0 .net "wr_write_data", 31 0, L_00000000008aef90;  1 drivers
E_00000000008c6390 .event edge, v00000000008b9bc0_0;
L_0000000002850770 .part v000000000284d0b0_0, 2, 30;
S_00000000008c2280 .scope module, "data_mem" "mod_data_mem" 2 76, 3 4 0, S_00000000008c2100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_address_1"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 1 "mem_read"
    .port_info 3 /INPUT 1 "mem_write"
    .port_info 4 /INPUT 32 "data_address_2"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "dump_mem"
    .port_info 8 /OUTPUT 32 "data_out_1"
    .port_info 9 /OUTPUT 32 "data_out_2"
L_00000000008af0e0 .functor BUFZ 32, L_00000000028adf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000008b9a80_0 .net *"_s0", 31 0, L_00000000028adcf0;  1 drivers
L_00000000028544e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000008baca0_0 .net/2u *"_s2", 31 0, L_00000000028544e8;  1 drivers
v00000000008ba700_0 .net *"_s6", 31 0, L_00000000028adf70;  1 drivers
v00000000008bad40_0 .net "clk", 0 0, v0000000002850b30_0;  1 drivers
v00000000008bade0_0 .net "data_address_1", 31 0, L_00000000008ae510;  alias, 1 drivers
o00000000008d3418 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000008b9d00_0 .net "data_address_2", 31 0, o00000000008d3418;  0 drivers
v00000000008b9b20_0 .net "data_out_1", 31 0, L_00000000028ac350;  alias, 1 drivers
v00000000008ba3e0_0 .net "data_out_2", 31 0, L_00000000008af0e0;  1 drivers
v00000000008b9bc0_0 .net "dump_mem", 0 0, L_0000000002851170;  alias, 1 drivers
v00000000008baf20_0 .var/i "i", 31 0;
v00000000008b9c60_0 .net "mem_read", 0 0, v000000000284aa60_0;  alias, 1 drivers
v00000000008bb420_0 .net "mem_write", 0 0, v000000000284af60_0;  alias, 1 drivers
o00000000008d3568 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008ba480_0 .net "reset", 0 0, o00000000008d3568;  0 drivers
v00000000008bafc0_0 .var/i "result_file", 31 0;
v00000000008b9ee0 .array "rgf_data_ram", 63 0, 31 0;
v000000000284ace0_0 .net "write_data", 31 0, L_00000000008aef90;  alias, 1 drivers
E_00000000008c6a10 .event posedge, v00000000008b9bc0_0;
E_00000000008c6690 .event posedge, v00000000008bad40_0;
L_00000000028adcf0 .array/port v00000000008b9ee0, L_00000000008ae510;
L_00000000028ac350 .functor MUXZ 32, L_00000000028544e8, L_00000000028adcf0, v000000000284aa60_0, C4<>;
L_00000000028adf70 .array/port v00000000008b9ee0, o00000000008d3418;
S_00000000008707c0 .scope module, "dut" "mod_mips_processor" 2 43, 4 19 0, S_00000000008c2100;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
    .port_info 4 /INPUT 1 "hold"
    .port_info 5 /INPUT 1 "dump_all"
    .port_info 6 /OUTPUT 32 "rg_pc"
    .port_info 7 /OUTPUT 32 "data_address"
    .port_info 8 /OUTPUT 32 "write_data"
    .port_info 9 /OUTPUT 1 "mem_read"
    .port_info 10 /OUTPUT 1 "mem_write"
L_00000000008ae510 .functor BUFZ 32, L_00000000008ae430, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008aef90 .functor BUFZ 32, v000000000284d3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002854380 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000284c390_0 .net/2u *"_s12", 31 0, L_0000000002854380;  1 drivers
v000000000284cbb0_0 .net *"_s19", 3 0, L_00000000028acf30;  1 drivers
v000000000284cc50_0 .net *"_s23", 25 0, L_00000000028ad7f0;  1 drivers
L_00000000028543c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000284ccf0_0 .net/2s *"_s27", 1 0, L_00000000028543c8;  1 drivers
v000000000284db50_0 .net *"_s32", 14 0, L_00000000028adbb0;  1 drivers
v000000000284c890_0 .net *"_s37", 0 0, L_00000000028ada70;  1 drivers
L_0000000002854410 .functor BUFT 1, C4<11111111111111111>, C4<0>, C4<0>, C4<0>;
v000000000284d010_0 .net/2u *"_s38", 16 0, L_0000000002854410;  1 drivers
L_0000000002854458 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000284d6f0_0 .net/2u *"_s40", 16 0, L_0000000002854458;  1 drivers
v000000000284d510_0 .net *"_s42", 16 0, L_00000000028acc10;  1 drivers
v000000000284c4d0_0 .net *"_s47", 29 0, L_00000000028ac530;  1 drivers
L_00000000028544a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000284da10_0 .net/2s *"_s51", 1 0, L_00000000028544a0;  1 drivers
v000000000284cd90_0 .net "clk", 0 0, v0000000002850b30_0;  alias, 1 drivers
v000000000284d290_0 .net "data", 31 0, L_00000000028ac350;  alias, 1 drivers
v000000000284cf70_0 .net "data_address", 31 0, L_00000000008ae510;  alias, 1 drivers
v000000000284d5b0_0 .net "dump_all", 0 0, v00000000028503b0_0;  1 drivers
v000000000284ce30_0 .net "hold", 0 0, v0000000002850a90_0;  1 drivers
v000000000284ced0_0 .net "instruction", 31 0, v0000000002850130_0;  alias, 1 drivers
v000000000284d330_0 .net "mem_read", 0 0, v000000000284aa60_0;  alias, 1 drivers
v000000000284d830_0 .net "mem_write", 0 0, v000000000284af60_0;  alias, 1 drivers
v000000000284dd30_0 .net "reset", 0 0, v00000000028513f0_0;  1 drivers
v000000000284d0b0_0 .var "rg_pc", 31 0;
v000000000284d150_0 .net "wr_alu_b", 31 0, L_00000000028ad890;  1 drivers
v000000000284ca70_0 .net "wr_alu_data", 31 0, L_00000000008ae430;  1 drivers
v000000000284dbf0_0 .net "wr_alu_op", 2 0, v000000000284a920_0;  1 drivers
v000000000284de70_0 .net "wr_alu_src", 0 0, v000000000284baa0_0;  1 drivers
v000000000284df10_0 .net "wr_alu_zero", 0 0, L_00000000028ac3f0;  1 drivers
v000000000284c110_0 .net "wr_branch", 0 0, v000000000284a7e0_0;  1 drivers
v0000000002851c10_0 .net "wr_branch_address", 31 0, L_00000000028adc50;  1 drivers
v0000000002851cb0_0 .net "wr_carry_flag", 0 0, L_00000000028ad070;  1 drivers
v00000000028501d0_0 .net "wr_jump", 0 0, v000000000284ac40_0;  1 drivers
v0000000002851850_0 .net "wr_jump_address", 31 0, L_00000000028adb10;  1 drivers
v0000000002851d50_0 .net "wr_mem_to_reg", 0 0, v000000000284ab00_0;  1 drivers
v0000000002851530_0 .net "wr_next_pc", 31 0, v000000000284b960_0;  1 drivers
v0000000002851df0_0 .net "wr_pc_plus_4", 31 0, L_00000000028ac2b0;  1 drivers
v0000000002851990_0 .net "wr_read_data_1", 31 0, v000000000284c6b0_0;  1 drivers
v0000000002850e50_0 .net "wr_read_data_2", 31 0, v000000000284d3d0_0;  1 drivers
v00000000028508b0_0 .net "wr_reg_dst", 0 0, v000000000284b1e0_0;  1 drivers
v0000000002851e90_0 .net "wr_rgf_write", 0 0, v000000000284b320_0;  1 drivers
v0000000002851490_0 .net "wr_se_ins_15_0", 31 0, L_00000000028ad9d0;  1 drivers
v0000000002851b70_0 .net "wr_se_sh2_ins_15_0", 31 0, L_00000000028acad0;  1 drivers
v00000000028506d0_0 .net "wr_write_address", 4 0, L_00000000028ac710;  1 drivers
v00000000028517b0_0 .net "wr_write_data", 31 0, L_00000000028acb70;  1 drivers
v00000000028515d0_0 .net "write_data", 31 0, L_00000000008aef90;  alias, 1 drivers
L_0000000002850810 .part v0000000002850130_0, 26, 6;
L_0000000002851210 .part v0000000002850130_0, 0, 6;
L_00000000028ad570 .part v0000000002850130_0, 21, 5;
L_00000000028aca30 .part v0000000002850130_0, 16, 5;
L_00000000028ac170 .part v0000000002850130_0, 16, 5;
L_00000000028ad750 .part v0000000002850130_0, 11, 5;
L_00000000028ac2b0 .arith/sum 32, v000000000284d0b0_0, L_0000000002854380;
L_00000000028acf30 .part L_00000000028ac2b0, 28, 4;
L_00000000028ad7f0 .part v0000000002850130_0, 0, 26;
L_00000000028adb10 .concat8 [ 2 26 4 0], L_00000000028543c8, L_00000000028ad7f0, L_00000000028acf30;
L_00000000028adbb0 .part v0000000002850130_0, 0, 15;
L_00000000028ad9d0 .concat8 [ 15 17 0 0], L_00000000028adbb0, L_00000000028acc10;
L_00000000028ada70 .part v0000000002850130_0, 15, 1;
L_00000000028acc10 .functor MUXZ 17, L_0000000002854458, L_0000000002854410, L_00000000028ada70, C4<>;
L_00000000028ac530 .part L_00000000028ad9d0, 0, 30;
L_00000000028acad0 .concat8 [ 2 30 0 0], L_00000000028544a0, L_00000000028ac530;
L_00000000028adc50 .arith/sum 32, L_00000000028ac2b0, L_00000000028acad0;
S_0000000000870a00 .scope module, "alu_b_mux" "mod_alu_b_mux" 4 136, 5 8 0, S_00000000008707c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs2_data"
    .port_info 1 /INPUT 32 "immediate"
    .port_info 2 /INPUT 1 "alu_src"
    .port_info 3 /OUTPUT 32 "alu_b"
v000000000284a1a0_0 .net "alu_b", 31 0, L_00000000028ad890;  alias, 1 drivers
v000000000284a240_0 .net "alu_src", 0 0, v000000000284baa0_0;  alias, 1 drivers
v000000000284be60_0 .net "immediate", 31 0, L_00000000028ad9d0;  alias, 1 drivers
v000000000284a380_0 .net "rs2_data", 31 0, v000000000284d3d0_0;  alias, 1 drivers
L_00000000028ad890 .functor MUXZ 32, v000000000284d3d0_0, L_00000000028ad9d0, v000000000284baa0_0, C4<>;
S_000000000087ae30 .scope module, "alu_unit" "alu_unit" 4 91, 6 1 0, S_00000000008707c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 1 "carry_out"
    .port_info 2 /OUTPUT 1 "zero_flag"
    .port_info 3 /INPUT 3 "alu_op"
    .port_info 4 /INPUT 32 "A"
    .port_info 5 /INPUT 32 "B"
L_0000000002854188 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_00000000008aeb30 .functor XOR 32, L_00000000028ad890, L_0000000002854188, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000008ae430 .functor BUFZ 32, v000000000284b140_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000284ad80_0 .net "A", 31 0, v000000000284c6b0_0;  alias, 1 drivers
v000000000284aec0_0 .net "B", 31 0, L_00000000028ad890;  alias, 1 drivers
v000000000284b6e0_0 .net *"_s1", 0 0, L_00000000028509f0;  1 drivers
L_00000000028541d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000284a600_0 .net *"_s11", 0 0, L_00000000028541d0;  1 drivers
v000000000284a4c0_0 .net *"_s12", 32 0, L_0000000002850ef0;  1 drivers
L_0000000002854218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000284a100_0 .net *"_s15", 0 0, L_0000000002854218;  1 drivers
v000000000284b460_0 .net *"_s16", 32 0, L_0000000002850f90;  1 drivers
v000000000284b0a0_0 .net *"_s19", 0 0, L_0000000002851030;  1 drivers
v000000000284a2e0_0 .net/2u *"_s2", 31 0, L_0000000002854188;  1 drivers
v000000000284aba0_0 .net *"_s20", 32 0, L_0000000002851350;  1 drivers
L_0000000002854260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000284b500_0 .net *"_s23", 31 0, L_0000000002854260;  1 drivers
L_00000000028542a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000284a420_0 .net/2u *"_s28", 31 0, L_00000000028542a8;  1 drivers
v000000000284a9c0_0 .net *"_s30", 0 0, L_00000000028acdf0;  1 drivers
L_00000000028542f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000284a6a0_0 .net/2u *"_s32", 0 0, L_00000000028542f0;  1 drivers
L_0000000002854338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000284b8c0_0 .net/2u *"_s34", 0 0, L_0000000002854338;  1 drivers
v000000000284bf00_0 .net *"_s4", 31 0, L_00000000008aeb30;  1 drivers
v000000000284a060_0 .net *"_s8", 32 0, L_0000000002850d10;  1 drivers
v000000000284a560_0 .net "alu_op", 2 0, v000000000284a920_0;  alias, 1 drivers
v000000000284bdc0_0 .net "alu_out", 31 0, L_00000000008ae430;  alias, 1 drivers
v000000000284b140_0 .var "alu_result", 31 0;
v000000000284a740_0 .net "carry_out", 0 0, L_00000000028ad070;  alias, 1 drivers
v000000000284b280_0 .net "temp", 32 0, L_00000000028ad430;  1 drivers
v000000000284a880_0 .net "temp_b", 31 0, L_0000000002850c70;  1 drivers
v000000000284bbe0_0 .net "zero_flag", 0 0, L_00000000028ac3f0;  alias, 1 drivers
E_00000000008c6410 .event edge, v000000000284a560_0, v000000000284b280_0, v000000000284ad80_0, v000000000284a1a0_0;
L_00000000028509f0 .part v000000000284a920_0, 2, 1;
L_0000000002850c70 .functor MUXZ 32, L_00000000028ad890, L_00000000008aeb30, L_00000000028509f0, C4<>;
L_0000000002850d10 .concat [ 32 1 0 0], v000000000284c6b0_0, L_00000000028541d0;
L_0000000002850ef0 .concat [ 32 1 0 0], L_0000000002850c70, L_0000000002854218;
L_0000000002850f90 .arith/sum 33, L_0000000002850d10, L_0000000002850ef0;
L_0000000002851030 .part v000000000284a920_0, 2, 1;
L_0000000002851350 .concat [ 1 32 0 0], L_0000000002851030, L_0000000002854260;
L_00000000028ad430 .arith/sum 33, L_0000000002850f90, L_0000000002851350;
L_00000000028ad070 .part L_00000000028ad430, 32, 1;
L_00000000028acdf0 .cmp/eq 32, v000000000284b140_0, L_00000000028542a8;
L_00000000028ac3f0 .functor MUXZ 1, L_0000000002854338, L_00000000028542f0, L_00000000028acdf0, C4<>;
S_00000000008679b0 .scope module, "control_unit" "mod_control_unit" 4 74, 7 3 0, S_00000000008707c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "carry_flag"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "jump"
    .port_info 5 /OUTPUT 1 "branch"
    .port_info 6 /OUTPUT 1 "mem_read"
    .port_info 7 /OUTPUT 1 "mem_to_reg"
    .port_info 8 /OUTPUT 3 "alu_op"
    .port_info 9 /OUTPUT 1 "mem_write"
    .port_info 10 /OUTPUT 1 "alu_src"
    .port_info 11 /OUTPUT 1 "reg_write"
v000000000284a920_0 .var "alu_op", 2 0;
v000000000284baa0_0 .var "alu_src", 0 0;
v000000000284a7e0_0 .var "branch", 0 0;
v000000000284b5a0_0 .net "carry_flag", 0 0, L_00000000028ad070;  alias, 1 drivers
v000000000284ae20_0 .net "funct", 5 0, L_0000000002851210;  1 drivers
v000000000284ac40_0 .var "jump", 0 0;
v000000000284aa60_0 .var "mem_read", 0 0;
v000000000284ab00_0 .var "mem_to_reg", 0 0;
v000000000284af60_0 .var "mem_write", 0 0;
v000000000284b000_0 .net "opcode", 5 0, L_0000000002850810;  1 drivers
v000000000284b1e0_0 .var "reg_dst", 0 0;
v000000000284b320_0 .var "reg_write", 0 0;
E_00000000008c6b10 .event edge, v000000000284b000_0, v000000000284ae20_0, v000000000284a740_0;
S_0000000000867b30 .scope module, "pc_mux" "mod_pc_mux" 4 146, 8 9 0, S_00000000008707c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "jump"
    .port_info 2 /INPUT 1 "alu_zero"
    .port_info 3 /INPUT 32 "pc_plus_4"
    .port_info 4 /INPUT 32 "jump_address"
    .port_info 5 /INPUT 32 "branch_address"
    .port_info 6 /OUTPUT 32 "next_pc"
L_00000000008ae5f0 .functor AND 1, L_00000000028ac3f0, v000000000284a7e0_0, C4<1>, C4<1>;
v000000000284b3c0_0 .net "alu_zero", 0 0, L_00000000028ac3f0;  alias, 1 drivers
v000000000284b640_0 .net "branch", 0 0, v000000000284a7e0_0;  alias, 1 drivers
v000000000284b780_0 .net "branch_address", 31 0, L_00000000028adc50;  alias, 1 drivers
v000000000284b820_0 .net "jump", 0 0, v000000000284ac40_0;  alias, 1 drivers
v000000000284bc80_0 .net "jump_address", 31 0, L_00000000028adb10;  alias, 1 drivers
v000000000284b960_0 .var "next_pc", 31 0;
v000000000284ba00_0 .net "pc_plus_4", 31 0, L_00000000028ac2b0;  alias, 1 drivers
v000000000284bb40_0 .net "wr_and_brch_aluz", 0 0, L_00000000008ae5f0;  1 drivers
v000000000284bd20_0 .net "wr_condition", 1 0, L_00000000028ad930;  1 drivers
E_00000000008c5e90 .event edge, v000000000284bd20_0, v000000000284bc80_0, v000000000284b780_0, v000000000284ba00_0;
L_00000000028ad930 .concat [ 1 1 0 0], v000000000284ac40_0, L_00000000008ae5f0;
S_0000000000873540 .scope module, "register_file" "mod_register_file" 4 104, 9 13 0, S_00000000008707c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "write_address"
    .port_info 1 /INPUT 32 "write_data"
    .port_info 2 /INPUT 5 "read_address_1"
    .port_info 3 /INPUT 5 "read_address_2"
    .port_info 4 /INPUT 1 "reset"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "write"
    .port_info 7 /INPUT 1 "hold"
    .port_info 8 /INPUT 32 "pc"
    .port_info 9 /INPUT 1 "dump_all"
    .port_info 10 /OUTPUT 32 "read_data_1"
    .port_info 11 /OUTPUT 32 "read_data_2"
v000000000284d8d0_0 .net "clk", 0 0, v0000000002850b30_0;  alias, 1 drivers
v000000000284cb10_0 .net "dump_all", 0 0, v00000000028503b0_0;  alias, 1 drivers
v000000000284dab0_0 .var/i "file_handle", 31 0;
v000000000284c1b0_0 .net "hold", 0 0, v0000000002850a90_0;  alias, 1 drivers
v000000000284c7f0_0 .var/i "i", 31 0;
v000000000284d650_0 .net "pc", 31 0, v000000000284d0b0_0;  alias, 1 drivers
v000000000284c570_0 .net "read_address_1", 4 0, L_00000000028ad570;  1 drivers
v000000000284d790_0 .net "read_address_2", 4 0, L_00000000028aca30;  1 drivers
v000000000284c6b0_0 .var "read_data_1", 31 0;
v000000000284d3d0_0 .var "read_data_2", 31 0;
v000000000284d1f0_0 .net "reset", 0 0, v00000000028513f0_0;  alias, 1 drivers
v000000000284ddd0 .array "rgf_mem", 31 1, 31 0;
v000000000284c070_0 .net "write", 0 0, v000000000284b320_0;  alias, 1 drivers
v000000000284c250_0 .net "write_address", 4 0, L_00000000028ac710;  alias, 1 drivers
v000000000284c430_0 .net "write_data", 31 0, L_00000000028acb70;  alias, 1 drivers
E_00000000008c6090 .event posedge, v000000000284cb10_0;
v000000000284ddd0_0 .array/port v000000000284ddd0, 0;
v000000000284ddd0_1 .array/port v000000000284ddd0, 1;
v000000000284ddd0_2 .array/port v000000000284ddd0, 2;
E_00000000008c65d0/0 .event edge, v000000000284c570_0, v000000000284ddd0_0, v000000000284ddd0_1, v000000000284ddd0_2;
v000000000284ddd0_3 .array/port v000000000284ddd0, 3;
v000000000284ddd0_4 .array/port v000000000284ddd0, 4;
v000000000284ddd0_5 .array/port v000000000284ddd0, 5;
v000000000284ddd0_6 .array/port v000000000284ddd0, 6;
E_00000000008c65d0/1 .event edge, v000000000284ddd0_3, v000000000284ddd0_4, v000000000284ddd0_5, v000000000284ddd0_6;
v000000000284ddd0_7 .array/port v000000000284ddd0, 7;
v000000000284ddd0_8 .array/port v000000000284ddd0, 8;
v000000000284ddd0_9 .array/port v000000000284ddd0, 9;
v000000000284ddd0_10 .array/port v000000000284ddd0, 10;
E_00000000008c65d0/2 .event edge, v000000000284ddd0_7, v000000000284ddd0_8, v000000000284ddd0_9, v000000000284ddd0_10;
v000000000284ddd0_11 .array/port v000000000284ddd0, 11;
v000000000284ddd0_12 .array/port v000000000284ddd0, 12;
v000000000284ddd0_13 .array/port v000000000284ddd0, 13;
v000000000284ddd0_14 .array/port v000000000284ddd0, 14;
E_00000000008c65d0/3 .event edge, v000000000284ddd0_11, v000000000284ddd0_12, v000000000284ddd0_13, v000000000284ddd0_14;
v000000000284ddd0_15 .array/port v000000000284ddd0, 15;
v000000000284ddd0_16 .array/port v000000000284ddd0, 16;
v000000000284ddd0_17 .array/port v000000000284ddd0, 17;
v000000000284ddd0_18 .array/port v000000000284ddd0, 18;
E_00000000008c65d0/4 .event edge, v000000000284ddd0_15, v000000000284ddd0_16, v000000000284ddd0_17, v000000000284ddd0_18;
v000000000284ddd0_19 .array/port v000000000284ddd0, 19;
v000000000284ddd0_20 .array/port v000000000284ddd0, 20;
v000000000284ddd0_21 .array/port v000000000284ddd0, 21;
v000000000284ddd0_22 .array/port v000000000284ddd0, 22;
E_00000000008c65d0/5 .event edge, v000000000284ddd0_19, v000000000284ddd0_20, v000000000284ddd0_21, v000000000284ddd0_22;
v000000000284ddd0_23 .array/port v000000000284ddd0, 23;
v000000000284ddd0_24 .array/port v000000000284ddd0, 24;
v000000000284ddd0_25 .array/port v000000000284ddd0, 25;
v000000000284ddd0_26 .array/port v000000000284ddd0, 26;
E_00000000008c65d0/6 .event edge, v000000000284ddd0_23, v000000000284ddd0_24, v000000000284ddd0_25, v000000000284ddd0_26;
v000000000284ddd0_27 .array/port v000000000284ddd0, 27;
v000000000284ddd0_28 .array/port v000000000284ddd0, 28;
v000000000284ddd0_29 .array/port v000000000284ddd0, 29;
v000000000284ddd0_30 .array/port v000000000284ddd0, 30;
E_00000000008c65d0/7 .event edge, v000000000284ddd0_27, v000000000284ddd0_28, v000000000284ddd0_29, v000000000284ddd0_30;
E_00000000008c65d0/8 .event edge, v000000000284d790_0;
E_00000000008c65d0 .event/or E_00000000008c65d0/0, E_00000000008c65d0/1, E_00000000008c65d0/2, E_00000000008c65d0/3, E_00000000008c65d0/4, E_00000000008c65d0/5, E_00000000008c65d0/6, E_00000000008c65d0/7, E_00000000008c65d0/8;
S_00000000008736c0 .scope module, "write_data_mux" "mod_write_data_mux" 4 159, 10 9 0, S_00000000008707c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ext_mem_data"
    .port_info 1 /INPUT 32 "alu_data"
    .port_info 2 /INPUT 1 "mem_to_reg"
    .port_info 3 /OUTPUT 32 "write_data"
v000000000284c9d0_0 .net "alu_data", 31 0, L_00000000008ae430;  alias, 1 drivers
v000000000284c930_0 .net "ext_mem_data", 31 0, L_00000000028ac350;  alias, 1 drivers
v000000000284d970_0 .net "mem_to_reg", 0 0, v000000000284ab00_0;  alias, 1 drivers
v000000000284c2f0_0 .net "write_data", 31 0, L_00000000028acb70;  alias, 1 drivers
L_00000000028acb70 .functor MUXZ 32, L_00000000008ae430, L_00000000028ac350, v000000000284ab00_0, C4<>;
S_0000000000859020 .scope module, "write_reg_mux" "mod_write_reg_mux" 4 126, 11 1 0, S_00000000008707c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ins_20_16"
    .port_info 1 /INPUT 5 "ins_15_11"
    .port_info 2 /INPUT 1 "reg_dst"
    .port_info 3 /OUTPUT 5 "write_reg_add"
v000000000284c610_0 .net "ins_15_11", 4 0, L_00000000028ad750;  1 drivers
v000000000284c750_0 .net "ins_20_16", 4 0, L_00000000028ac170;  1 drivers
v000000000284d470_0 .net "reg_dst", 0 0, v000000000284b1e0_0;  alias, 1 drivers
v000000000284dc90_0 .net "write_reg_add", 4 0, L_00000000028ac710;  alias, 1 drivers
L_00000000028ac710 .functor MUXZ 5, L_00000000028ac170, L_00000000028ad750, v000000000284b1e0_0, C4<>;
S_00000000008591a0 .scope module, "instruction_memory" "mod_instruction_mem_rom" 2 34, 12 8 0, S_00000000008c2100;
 .timescale 0 0;
    .port_info 0 /INPUT 30 "address"
    .port_info 1 /OUTPUT 32 "instruction"
    .port_info 2 /OUTPUT 1 "mem_end"
v0000000002851f30_0 .net *"_s0", 31 0, L_00000000028512b0;  1 drivers
L_0000000002854140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000028510d0_0 .net/2u *"_s10", 0 0, L_0000000002854140;  1 drivers
L_0000000002854068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002851670_0 .net *"_s3", 1 0, L_0000000002854068;  1 drivers
L_00000000028540b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000002850310_0 .net/2u *"_s4", 31 0, L_00000000028540b0;  1 drivers
v0000000002850270_0 .net *"_s6", 0 0, L_0000000002850630;  1 drivers
L_00000000028540f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002850bd0_0 .net/2u *"_s8", 0 0, L_00000000028540f8;  1 drivers
v0000000002851710_0 .net "address", 29 0, L_0000000002850770;  1 drivers
v0000000002850130_0 .var "instruction", 31 0;
v0000000002850db0_0 .net "mem_end", 0 0, L_0000000002851170;  alias, 1 drivers
E_00000000008c60d0 .event edge, v0000000002851710_0;
L_00000000028512b0 .concat [ 30 2 0 0], L_0000000002850770, L_0000000002854068;
L_0000000002850630 .cmp/gt 32, L_00000000028512b0, L_00000000028540b0;
L_0000000002851170 .functor MUXZ 1, L_0000000002854140, L_00000000028540f8, L_0000000002850630, C4<>;
    .scope S_00000000008591a0;
T_0 ;
    %wait E_00000000008c60d0;
    %load/vec4 v0000000002851710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 30;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002850130_0, 0, 32;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 536936461, 0, 32;
    %store/vec4 v0000000002850130_0, 0, 32;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008679b0;
T_1 ;
    %wait E_00000000008c6b10;
    %load/vec4 v000000000284b000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v000000000284ae20_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.14;
T_1.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.14;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.14;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.14;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.14;
T_1.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %load/vec4 v000000000284b5a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.16;
T_1.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
T_1.16 ;
    %jmp T_1.14;
T_1.14 ;
    %pop/vec4 1;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000284ac40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284a7e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284aa60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284ab00_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000284a920_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284af60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284baa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000284b320_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000087ae30;
T_2 ;
    %wait E_00000000008c6410;
    %load/vec4 v000000000284a560_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000284b140_0, 0, 32;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000000000284b280_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000000000284b140_0, 0, 32;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000000000284ad80_0;
    %load/vec4 v000000000284aec0_0;
    %and;
    %store/vec4 v000000000284b140_0, 0, 32;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000000000284ad80_0;
    %load/vec4 v000000000284aec0_0;
    %or;
    %store/vec4 v000000000284b140_0, 0, 32;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000284b140_0, 0, 32;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000873540;
T_3 ;
    %wait E_00000000008c6690;
    %load/vec4 v000000000284d1f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000284c7f0_0, 0, 32;
T_3.2 ;
    %load/vec4 v000000000284c7f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000284c7f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ddd0, 0, 4;
    %load/vec4 v000000000284c7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000284c7f0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000284c070_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000284c1b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000000000284c430_0;
    %load/vec4 v000000000284c250_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000284ddd0, 0, 4;
T_3.4 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000873540;
T_4 ;
    %wait E_00000000008c65d0;
    %load/vec4 v000000000284c570_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000284c6b0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000284c570_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000284ddd0, 4;
    %store/vec4 v000000000284c6b0_0, 0, 32;
T_4.1 ;
    %load/vec4 v000000000284d790_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000284d3d0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v000000000284d790_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000284ddd0, 4;
    %store/vec4 v000000000284d3d0_0, 0, 32;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000873540;
T_5 ;
    %vpi_func 9 67 "$fopen" 32, "../common_dump/architectural_state.txt" {0 0 0};
    %store/vec4 v000000000284dab0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000000873540;
T_6 ;
    %wait E_00000000008c6090;
    %vpi_call 9 69 "$fdisplay", v000000000284dab0_0, v000000000284d650_0 {0 0 0};
    %vpi_call 9 70 "$display", v000000000284d650_0 {0 0 0};
    %vpi_call 9 71 "$display", "---dumping all the values stored in registers---" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000284c7f0_0, 0, 32;
T_6.0 ;
    %load/vec4 v000000000284c7f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v000000000284c7f0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v000000000284ddd0, 4;
    %vpi_call 9 73 "$fdisplay", v000000000284dab0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v000000000284c7f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000284c7f0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000867b30;
T_7 ;
    %wait E_00000000008c5e90;
    %load/vec4 v000000000284bd20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %load/vec4 v000000000284ba00_0;
    %store/vec4 v000000000284b960_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v000000000284bc80_0;
    %store/vec4 v000000000284b960_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v000000000284bc80_0;
    %store/vec4 v000000000284b960_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v000000000284b780_0;
    %store/vec4 v000000000284b960_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008707c0;
T_8 ;
    %wait E_00000000008c6690;
    %load/vec4 v000000000284dd30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000284d0b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000284ce30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000000002851530_0;
    %assign/vec4 v000000000284d0b0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000008c2280;
T_9 ;
    %vpi_func 3 30 "$fopen" 32, "../common_dump/data_memory_result.txt" {0 0 0};
    %store/vec4 v00000000008bafc0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_00000000008c2280;
T_10 ;
    %wait E_00000000008c6690;
    %load/vec4 v00000000008ba480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008baf20_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000000008baf20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000008baf20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008b9ee0, 0, 4;
    %load/vec4 v00000000008baf20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008baf20_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000008bb420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v000000000284ace0_0;
    %ix/getv 3, v00000000008bade0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008b9ee0, 0, 4;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008c2280;
T_11 ;
    %wait E_00000000008c6a10;
    %vpi_call 3 47 "$display", "---dumping all the values stored in data memory---" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008baf20_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000008baf20_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_11.1, 5;
    %vpi_call 3 49 "$fdisplay", v00000000008bafc0_0, &A<v00000000008b9ee0, v00000000008baf20_0 > {0 0 0};
    %load/vec4 v00000000008baf20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008baf20_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000008c2100;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028513f0_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028513f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002850a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000028503b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000000008c2100;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000000002850b30_0;
    %inv;
    %store/vec4 v0000000002850b30_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000008c2100;
T_14 ;
    %wait E_00000000008c6390;
    %load/vec4 v0000000002850090_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002850a90_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000028503b0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 111 "$finish" {0 0 0};
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "tb_microprocessor.v";
    "./data_mem.v";
    "./../core/mips_processor.v";
    "./../core/alu_b_mux.v";
    "./../core/alu_unit.v";
    "./../core/control_unit.v";
    "./../core/pc_mux.v";
    "./../core/register_file.v";
    "./../core/write_data_mux.v";
    "./../core/write_reg_mux.v";
    "./instruction_mem_rom.v";
