##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for SCLK_1(0)_PAD
		4.3::Critical Path Report for SPI_Slave_IntClock
		4.4::Critical Path Report for UART_Slave_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Slave_IntClock:R)
		5.2::Critical Path Report for (UART_Slave_IntClock:R vs. UART_Slave_IntClock:R)
		5.3::Critical Path Report for (SPI_Slave_IntClock:R vs. SPI_Slave_IntClock:R)
		5.4::Critical Path Report for (SCLK_1(0)_PAD:R vs. SCLK_1(0)_PAD:R)
		5.5::Critical Path Report for (SCLK_1(0)_PAD:R vs. SCLK_1(0)_PAD:F)
		5.6::Critical Path Report for (SCLK_1(0)_PAD:F vs. SCLK_1(0)_PAD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: CyBUS_CLK            | Frequency: 54.13 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz   | 
Clock: SCLK_1(0)_PAD        | Frequency: 46.14 MHz  | Target: 100.00 MHz  | 
Clock: SPI_Slave_IntClock   | Frequency: 81.74 MHz  | Target: 0.10 MHz    | 
Clock: UART_Slave_IntClock  | Frequency: 54.13 MHz  | Target: 0.92 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            UART_Slave_IntClock  41666.7          23194       N/A              N/A         N/A              N/A         N/A              N/A         
SCLK_1(0)_PAD        SCLK_1(0)_PAD        10000            -5247       5000             -5767       N/A              N/A         5000             -5837       
SPI_Slave_IntClock   SPI_Slave_IntClock   1e+007           9987766     N/A              N/A         N/A              N/A         N/A              N/A         
UART_Slave_IntClock  UART_Slave_IntClock  1.08333e+006     1065967     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
MOSI_1(0)_PAD  8645          SCLK_1(0)_PAD:R   
MOSI_1(0)_PAD  4834          SCLK_1(0)_PAD:F   
SS_1(0)_PAD    11454         SCLK_1(0)_PAD:R   


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase       
-------------  ------------  ---------------------  
MISO_1(0)_PAD  50147         SCLK_1(0)_PAD:R        
Tx_1(0)_PAD    31599         UART_Slave_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
SS_1(0)_PAD         MISO_1(0)_PAD            38390  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 54.13 MHz | Target: 24.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15003
-------------------------------------   ----- 
End-of-path arrival time (ps)           15003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell6         2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/main_1         macrocell16     7352   9361  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/q              macrocell16     3350  12711  23194  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2292  15003  23194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for SCLK_1(0)_PAD
*******************************************
Clock: SCLK_1(0)_PAD
Frequency: 46.14 MHz | Target: 100.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:mosi_tmp\/q
Path End       : \SPI_Slave:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_Slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5837p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13371
+ Cycle adjust (SCLK_1(0)_PAD:F#1 vs. SCLK_1(0)_PAD:R#2)   10000
- Setup time                                               -1970
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             21401

Launch Clock Arrival Time                    5000
+ Clock path delay                      12443
+ Data path delay                        9794
-------------------------------------   ----- 
End-of-path arrival time (ps)           27237
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave        0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2          0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2       7732  12732  FALL       1
\SPI_Slave:BSPIS:mosi_tmp\/clock_0                 macrocell21   4711  17443  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Slave:BSPIS:mosi_tmp\/q          macrocell21     1250  18693  -5837  RISE       1
\SPI_Slave:BSPIS:mosi_to_dp\/main_5   macrocell10     2284  20978  -5837  RISE       1
\SPI_Slave:BSPIS:mosi_to_dp\/q        macrocell10     3350  24328  -5837  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  27237  -5837  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave          0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2            0      0  RISE       1
SCLK_1(0)/fb                                       iocell2         7732   7732  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/clock                  datapathcell1   5639  13371  RISE       1


===================================================================== 
4.3::Critical Path Report for SPI_Slave_IntClock
************************************************
Clock: SPI_Slave_IntClock
Frequency: 81.74 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:sync_2\/out
Path End       : \SPI_Slave:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPI_Slave:BSPIS:TxStsReg\/clock
Path slack     : 9987766p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPI_Slave_IntClock:R#1 vs. SPI_Slave_IntClock:R#2)   10000000
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                        9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:sync_2\/clock                             synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Slave:BSPIS:sync_2\/out          synccell       1020   1020  9987766  RISE       1
\SPI_Slave:BSPIS:tx_status_0\/main_2  macrocell7     5041   6061  9987766  RISE       1
\SPI_Slave:BSPIS:tx_status_0\/q       macrocell7     3350   9411  9987766  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/status_0   statusicell1   2323  11734  9987766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_Slave_IntClock
*************************************************
Clock: UART_Slave_IntClock
Frequency: 54.13 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15003
-------------------------------------   ----- 
End-of-path arrival time (ps)           15003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell6         2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/main_1         macrocell16     7352   9361  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/q              macrocell16     3350  12711  23194  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2292  15003  23194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Slave_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15003
-------------------------------------   ----- 
End-of-path arrival time (ps)           15003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell6         2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/main_1         macrocell16     7352   9361  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/q              macrocell16     3350  12711  23194  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2292  15003  23194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (UART_Slave_IntClock:R vs. UART_Slave_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_2\/q
Path End       : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11176
-------------------------------------   ----- 
End-of-path arrival time (ps)           11176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_2\/q                      macrocell25     1250   1250  1065967  RISE       1
\UART_Slave:BUART:counter_load_not\/main_3           macrocell12     4256   5506  1065967  RISE       1
\UART_Slave:BUART:counter_load_not\/q                macrocell12     3350   8856  1065967  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2320  11176  1065967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1


5.3::Critical Path Report for (SPI_Slave_IntClock:R vs. SPI_Slave_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:sync_2\/out
Path End       : \SPI_Slave:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPI_Slave:BSPIS:TxStsReg\/clock
Path slack     : 9987766p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPI_Slave_IntClock:R#1 vs. SPI_Slave_IntClock:R#2)   10000000
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                        9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:sync_2\/clock                             synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Slave:BSPIS:sync_2\/out          synccell       1020   1020  9987766  RISE       1
\SPI_Slave:BSPIS:tx_status_0\/main_2  macrocell7     5041   6061  9987766  RISE       1
\SPI_Slave:BSPIS:tx_status_0\/q       macrocell7     3350   9411  9987766  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/status_0   statusicell1   2323  11734  9987766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1


5.4::Critical Path Report for (SCLK_1(0)_PAD:R vs. SCLK_1(0)_PAD:R)
*******************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:BitCounter\/count_3
Path End       : \SPI_Slave:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13371
+ Cycle adjust (SCLK_1(0)_PAD:R#1 vs. SCLK_1(0)_PAD:R#2)   10000
- Setup time                                               -4480
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18891

Launch Clock Arrival Time                       0
+ Clock path delay                      12443
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24137
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave        0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2          0      0  RISE       1
SCLK_1(0)/fb                                       iocell2       7732   7732  RISE       1
\SPI_Slave:BSPIS:BitCounter\/clock                 count7cell    4711  12443  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Slave:BSPIS:BitCounter\/count_3   count7cell      1940  14383  -5247  RISE       1
\SPI_Slave:BSPIS:tx_load\/main_0       macrocell2      4088  18471  -5247  RISE       1
\SPI_Slave:BSPIS:tx_load\/q            macrocell2      3350  21821  -5247  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   2317  24137  -5247  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave          0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2            0      0  RISE       1
SCLK_1(0)/fb                                       iocell2         7732   7732  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/clock                  datapathcell1   5639  13371  RISE       1


5.5::Critical Path Report for (SCLK_1(0)_PAD:R vs. SCLK_1(0)_PAD:F)
*******************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:BitCounter\/count_3
Path End       : \SPI_Slave:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5767p

Capture Clock Arrival Time                                  5000
+ Clock path delay                                         13371
+ Cycle adjust (SCLK_1(0)_PAD:R#1 vs. SCLK_1(0)_PAD:F#1)       0
- Setup time                                                   0
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18371

Launch Clock Arrival Time                       0
+ Clock path delay                      12443
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24137
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave        0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2          0      0  RISE       1
SCLK_1(0)/fb                                       iocell2       7732   7732  RISE       1
\SPI_Slave:BSPIS:BitCounter\/clock                 count7cell    4711  12443  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Slave:BSPIS:BitCounter\/count_3  count7cell      1940  14383  -5767  RISE       1
\SPI_Slave:BSPIS:tx_load\/main_0      macrocell2      4088  18471  -5767  RISE       1
\SPI_Slave:BSPIS:tx_load\/q           macrocell2      3350  21821  -5767  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2317  24137  -5767  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave          0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2            0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2         7732  12732  FALL       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/clock                  datapathcell1   5639  18371  FALL       1


5.6::Critical Path Report for (SCLK_1(0)_PAD:F vs. SCLK_1(0)_PAD:R)
*******************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:mosi_tmp\/q
Path End       : \SPI_Slave:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_Slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5837p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13371
+ Cycle adjust (SCLK_1(0)_PAD:F#1 vs. SCLK_1(0)_PAD:R#2)   10000
- Setup time                                               -1970
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             21401

Launch Clock Arrival Time                    5000
+ Clock path delay                      12443
+ Data path delay                        9794
-------------------------------------   ----- 
End-of-path arrival time (ps)           27237
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave        0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2          0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2       7732  12732  FALL       1
\SPI_Slave:BSPIS:mosi_tmp\/clock_0                 macrocell21   4711  17443  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Slave:BSPIS:mosi_tmp\/q          macrocell21     1250  18693  -5837  RISE       1
\SPI_Slave:BSPIS:mosi_to_dp\/main_5   macrocell10     2284  20978  -5837  RISE       1
\SPI_Slave:BSPIS:mosi_to_dp\/q        macrocell10     3350  24328  -5837  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  27237  -5837  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave          0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2            0      0  RISE       1
SCLK_1(0)/fb                                       iocell2         7732   7732  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/clock                  datapathcell1   5639  13371  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:mosi_tmp\/q
Path End       : \SPI_Slave:BSPIS:sR8:Dp:u0\/route_si
Capture Clock  : \SPI_Slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5837p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13371
+ Cycle adjust (SCLK_1(0)_PAD:F#1 vs. SCLK_1(0)_PAD:R#2)   10000
- Setup time                                               -1970
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             21401

Launch Clock Arrival Time                    5000
+ Clock path delay                      12443
+ Data path delay                        9794
-------------------------------------   ----- 
End-of-path arrival time (ps)           27237
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave        0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2          0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2       7732  12732  FALL       1
\SPI_Slave:BSPIS:mosi_tmp\/clock_0                 macrocell21   4711  17443  FALL       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Slave:BSPIS:mosi_tmp\/q          macrocell21     1250  18693  -5837  RISE       1
\SPI_Slave:BSPIS:mosi_to_dp\/main_5   macrocell10     2284  20978  -5837  RISE       1
\SPI_Slave:BSPIS:mosi_to_dp\/q        macrocell10     3350  24328  -5837  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/route_si  datapathcell1   2910  27237  -5837  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave          0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2            0      0  RISE       1
SCLK_1(0)/fb                                       iocell2         7732   7732  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/clock                  datapathcell1   5639  13371  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:BitCounter\/count_3
Path End       : \SPI_Slave:BSPIS:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI_Slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5767p

Capture Clock Arrival Time                                  5000
+ Clock path delay                                         13371
+ Cycle adjust (SCLK_1(0)_PAD:R#1 vs. SCLK_1(0)_PAD:F#1)       0
- Setup time                                                   0
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18371

Launch Clock Arrival Time                       0
+ Clock path delay                      12443
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24137
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave        0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2          0      0  RISE       1
SCLK_1(0)/fb                                       iocell2       7732   7732  RISE       1
\SPI_Slave:BSPIS:BitCounter\/clock                 count7cell    4711  12443  RISE       1

Data path
pin name                              model name     delay     AT  slack  edge  Fanout
------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Slave:BSPIS:BitCounter\/count_3  count7cell      1940  14383  -5767  RISE       1
\SPI_Slave:BSPIS:tx_load\/main_0      macrocell2      4088  18471  -5767  RISE       1
\SPI_Slave:BSPIS:tx_load\/q           macrocell2      3350  21821  -5767  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/f1_load   datapathcell1   2317  24137  -5767  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave          0   5000  FALL       1
SCLK_1(0)/pad_in                                   iocell2            0   5000  FALL       1
SCLK_1(0)/fb                                       iocell2         7732  12732  FALL       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/clock                  datapathcell1   5639  18371  FALL       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:BitCounter\/count_3
Path End       : \SPI_Slave:BSPIS:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI_Slave:BSPIS:sR8:Dp:u0\/clock
Path slack     : -5247p

Capture Clock Arrival Time                                     0
+ Clock path delay                                         13371
+ Cycle adjust (SCLK_1(0)_PAD:R#1 vs. SCLK_1(0)_PAD:R#2)   10000
- Setup time                                               -4480
--------------------------------------------------------   ----- 
End-of-path required time (ps)                             18891

Launch Clock Arrival Time                       0
+ Clock path delay                      12443
+ Data path delay                       11694
-------------------------------------   ----- 
End-of-path arrival time (ps)           24137
 
Launch Clock Path
pin name                                           model name   delay     AT  edge  Fanout
-------------------------------------------------  -----------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave        0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2          0      0  RISE       1
SCLK_1(0)/fb                                       iocell2       7732   7732  RISE       1
\SPI_Slave:BSPIS:BitCounter\/clock                 count7cell    4711  12443  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI_Slave:BSPIS:BitCounter\/count_3   count7cell      1940  14383  -5247  RISE       1
\SPI_Slave:BSPIS:tx_load\/main_0       macrocell2      4088  18471  -5247  RISE       1
\SPI_Slave:BSPIS:tx_load\/q            macrocell2      3350  21821  -5247  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/cs_addr_0  datapathcell1   2317  24137  -5247  RISE       1

Capture Clock Path
pin name                                           model name     delay     AT  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ----  ------
SCLK_1(0)_PAD                                      Spi_Slave          0      0  RISE       1
SCLK_1(0)/pad_in                                   iocell2            0      0  RISE       1
SCLK_1(0)/fb                                       iocell2         7732   7732  RISE       1
\SPI_Slave:BSPIS:sR8:Dp:u0\/clock                  datapathcell1   5639  13371  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23194p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15003
-------------------------------------   ----- 
End-of-path arrival time (ps)           15003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell6         2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/main_1         macrocell16     7352   9361  23194  RISE       1
\UART_Slave:BUART:rx_postpoll\/q              macrocell16     3350  12711  23194  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2292  15003  23194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Slave:BUART:pollcount_0\/clock_0
Path slack     : 27472p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10685
-------------------------------------   ----- 
End-of-path arrival time (ps)           10685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell6       2009   2009  23194  RISE       1
\UART_Slave:BUART:pollcount_0\/main_2  macrocell35   8676  10685  27472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 28788p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9369
-------------------------------------   ---- 
End-of-path arrival time (ps)           9369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell6       2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_state_2\/main_8  macrocell31   7360   9369  28788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 29316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell6       2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_state_0\/main_9  macrocell28   6832   8841  29316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 29316p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell6       2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_status_3\/main_6  macrocell36   6832   8841  29316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Slave:BUART:pollcount_1\/clock_0
Path slack     : 30114p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell6       2009   2009  23194  RISE       1
\UART_Slave:BUART:pollcount_1\/main_3  macrocell34   6034   8043  30114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \UART_Slave:BUART:rx_last\/main_0
Capture Clock  : \UART_Slave:BUART:rx_last\/clock_0
Path slack     : 30114p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Slave_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell6             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell6       2009   2009  23194  RISE       1
\UART_Slave:BUART:rx_last\/main_0  macrocell37   6034   8043  30114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_2\/q
Path End       : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1065967p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11176
-------------------------------------   ----- 
End-of-path arrival time (ps)           11176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_2\/q                      macrocell25     1250   1250  1065967  RISE       1
\UART_Slave:BUART:counter_load_not\/main_3           macrocell12     4256   5506  1065967  RISE       1
\UART_Slave:BUART:counter_load_not\/q                macrocell12     3350   8856  1065967  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2320  11176  1065967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Slave:BUART:sRX:RxBitCounter\/clock
Path slack     : 1067796p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10177
-------------------------------------   ----- 
End-of-path arrival time (ps)           10177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q            macrocell28   1250   1250  1067796  RISE       1
\UART_Slave:BUART:rx_counter_load\/main_1  macrocell15   3322   4572  1067796  RISE       1
\UART_Slave:BUART:rx_counter_load\/q       macrocell15   3350   7922  1067796  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/load   count7cell    2255  10177  1067796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Slave:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Slave:BUART:sTX:TxSts\/clock
Path slack     : 1067859p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14974
-------------------------------------   ----- 
End-of-path arrival time (ps)           14974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1067859  RISE       1
\UART_Slave:BUART:tx_status_0\/main_3                 macrocell13     5143   8723  1067859  RISE       1
\UART_Slave:BUART:tx_status_0\/q                      macrocell13     3350  12073  1067859  RISE       1
\UART_Slave:BUART:sTX:TxSts\/status_0                 statusicell3    2902  14974  1067859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Slave:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Slave:BUART:sRX:RxSts\/clock
Path slack     : 1068817p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14016
-------------------------------------   ----- 
End-of-path arrival time (ps)           14016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  1068817  RISE       1
\UART_Slave:BUART:rx_status_4\/main_1                 macrocell17     2904   6484  1068817  RISE       1
\UART_Slave:BUART:rx_status_4\/q                      macrocell17     3350   9834  1068817  RISE       1
\UART_Slave:BUART:sRX:RxSts\/status_4                 statusicell4    4182  14016  1068817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Slave:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Slave:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1069829p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7494
-------------------------------------   ---- 
End-of-path arrival time (ps)           7494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067763  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   7304   7494  1069829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_1\/q
Path End       : \UART_Slave:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Slave:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070584p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6739
-------------------------------------   ---- 
End-of-path arrival time (ps)           6739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_1\/q                macrocell23     1250   1250  1067162  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5489   6739  1070584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_0\/q
Path End       : \UART_Slave:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Slave:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1070627p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_0\/q                macrocell24     1250   1250  1067323  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   5446   6696  1070627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Slave:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Slave:BUART:tx_state_0\/clock_0
Path slack     : 1071083p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8740
-------------------------------------   ---- 
End-of-path arrival time (ps)           8740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1067859  RISE       1
\UART_Slave:BUART:tx_state_0\/main_3                  macrocell24     5160   8740  1071083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Slave:BUART:txn\/main_3
Capture Clock  : \UART_Slave:BUART:txn\/clock_0
Path slack     : 1071109p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8714
-------------------------------------   ---- 
End-of-path arrival time (ps)           8714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1071109  RISE       1
\UART_Slave:BUART:txn\/main_3                macrocell22     4344   8714  1071109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1071437p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5887
-------------------------------------   ---- 
End-of-path arrival time (ps)           5887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q                macrocell28     1250   1250  1067796  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4637   5887  1071437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Slave:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Slave:BUART:tx_state_2\/clock_0
Path slack     : 1072244p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7580
-------------------------------------   ---- 
End-of-path arrival time (ps)           7580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067763  RISE       1
\UART_Slave:BUART:tx_state_2\/main_2               macrocell25     7390   7580  1072244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072600p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_ctrl_mark_last\/q         macrocell27     1250   1250  1068309  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   3474   4724  1072600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_bitclk_enable\/q
Path End       : \UART_Slave:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1072679p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1072679  RISE       1
\UART_Slave:BUART:rx_state_0\/main_2   macrocell28   5895   7145  1072679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_bitclk_enable\/q
Path End       : \UART_Slave:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 1072679p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7145
-------------------------------------   ---- 
End-of-path arrival time (ps)           7145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1072679  RISE       1
\UART_Slave:BUART:rx_status_3\/main_2  macrocell36   5895   7145  1072679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_bitclk_enable\/q
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1072690p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_bitclk_enable\/q   macrocell32   1250   1250  1072679  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_2  macrocell29   5883   7133  1072690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_bitclk_enable\/q
Path End       : \UART_Slave:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1072690p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1072679  RISE       1
\UART_Slave:BUART:rx_state_3\/main_2   macrocell30   5883   7133  1072690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_bitclk_enable\/q
Path End       : \UART_Slave:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1072690p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7133
-------------------------------------   ---- 
End-of-path arrival time (ps)           7133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_bitclk_enable\/q  macrocell32   1250   1250  1072679  RISE       1
\UART_Slave:BUART:rx_state_2\/main_2   macrocell31   5883   7133  1072690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:pollcount_0\/q
Path End       : \UART_Slave:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1073247p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:pollcount_0\/q       macrocell35   1250   1250  1068947  RISE       1
\UART_Slave:BUART:rx_state_0\/main_10  macrocell28   5327   6577  1073247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:pollcount_0\/q
Path End       : \UART_Slave:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 1073247p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6577
-------------------------------------   ---- 
End-of-path arrival time (ps)           6577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:pollcount_0\/q       macrocell35   1250   1250  1068947  RISE       1
\UART_Slave:BUART:rx_status_3\/main_7  macrocell36   5327   6577  1073247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_bitclk\/q
Path End       : \UART_Slave:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Slave:BUART:tx_state_2\/clock_0
Path slack     : 1073658p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6166
-------------------------------------   ---- 
End-of-path arrival time (ps)           6166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_bitclk\/q        macrocell26   1250   1250  1073658  RISE       1
\UART_Slave:BUART:tx_state_2\/main_5  macrocell25   4916   6166  1073658  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Slave:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Slave:BUART:pollcount_0\/clock_0
Path slack     : 1073694p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6130
-------------------------------------   ---- 
End-of-path arrival time (ps)           6130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073694  RISE       1
\UART_Slave:BUART:pollcount_0\/main_1        macrocell35   4190   6130  1073694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_bitclk_enable\/q
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1073748p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_bitclk_enable\/q          macrocell32     1250   1250  1072679  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2325   3575  1073748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Slave:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Slave:BUART:pollcount_0\/clock_0
Path slack     : 1073818p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6005
-------------------------------------   ---- 
End-of-path arrival time (ps)           6005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073818  RISE       1
\UART_Slave:BUART:pollcount_0\/main_0        macrocell35   4065   6005  1073818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Slave:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1073843p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q               macrocell28   1250   1250  1067796  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/main_1  macrocell33   4730   5980  1073843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:pollcount_0\/q
Path End       : \UART_Slave:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Slave:BUART:pollcount_1\/clock_0
Path slack     : 1073939p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5884
-------------------------------------   ---- 
End-of-path arrival time (ps)           5884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:pollcount_0\/q       macrocell35   1250   1250  1068947  RISE       1
\UART_Slave:BUART:pollcount_1\/main_4  macrocell34   4634   5884  1073939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_1\/q
Path End       : \UART_Slave:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Slave:BUART:tx_state_2\/clock_0
Path slack     : 1073960p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5864
-------------------------------------   ---- 
End-of-path arrival time (ps)           5864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_1\/q       macrocell23   1250   1250  1067162  RISE       1
\UART_Slave:BUART:tx_state_2\/main_0  macrocell25   4614   5864  1073960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_0\/q
Path End       : \UART_Slave:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Slave:BUART:tx_state_2\/clock_0
Path slack     : 1074001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5822
-------------------------------------   ---- 
End-of-path arrival time (ps)           5822
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_0\/q       macrocell24   1250   1250  1067323  RISE       1
\UART_Slave:BUART:tx_state_2\/main_1  macrocell25   4572   5822  1074001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_3\/q
Path End       : \UART_Slave:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Slave:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074071p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5752
-------------------------------------   ---- 
End-of-path arrival time (ps)           5752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_3\/q               macrocell30   1250   1250  1068141  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/main_2  macrocell33   4502   5752  1074071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Slave:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Slave:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074184p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5640
-------------------------------------   ---- 
End-of-path arrival time (ps)           5640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_ctrl_mark_last\/q        macrocell27   1250   1250  1068309  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/main_0  macrocell33   4390   5640  1074184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_2\/q
Path End       : \UART_Slave:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Slave:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1074206p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_2\/q               macrocell31   1250   1250  1068401  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/main_3  macrocell33   4368   5618  1074206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_stop1_reg\/clock_0              macrocell33         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_2\/q
Path End       : \UART_Slave:BUART:txn\/main_4
Capture Clock  : \UART_Slave:BUART:txn\/clock_0
Path slack     : 1074285p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_2\/q  macrocell25   1250   1250  1065967  RISE       1
\UART_Slave:BUART:txn\/main_4    macrocell22   4289   5539  1074285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_2\/q
Path End       : \UART_Slave:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Slave:BUART:tx_state_0\/clock_0
Path slack     : 1074288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_2\/q       macrocell25   1250   1250  1065967  RISE       1
\UART_Slave:BUART:tx_state_0\/main_4  macrocell24   4285   5535  1074288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_2\/q
Path End       : \UART_Slave:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Slave:BUART:tx_bitclk\/clock_0
Path slack     : 1074288p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_2\/q      macrocell25   1250   1250  1065967  RISE       1
\UART_Slave:BUART:tx_bitclk\/main_3  macrocell26   4285   5535  1074288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_2\/q
Path End       : \UART_Slave:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Slave:BUART:tx_state_1\/clock_0
Path slack     : 1074317p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_2\/q       macrocell25   1250   1250  1065967  RISE       1
\UART_Slave:BUART:tx_state_1\/main_3  macrocell23   4256   5506  1074317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Slave:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Slave:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074601p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073694  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/main_1   macrocell32   3282   5222  1074601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Slave:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Slave:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1074731p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5092
-------------------------------------   ---- 
End-of-path arrival time (ps)           5092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073818  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/main_0   macrocell32   3152   5092  1074731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Slave:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Slave:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1075042p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1075042  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/main_2   macrocell32   2841   4781  1075042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_bitclk_enable\/clock_0                macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Slave:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Slave:BUART:tx_state_2\/clock_0
Path slack     : 1075137p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4687
-------------------------------------   ---- 
End-of-path arrival time (ps)           4687
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075137  RISE       1
\UART_Slave:BUART:tx_state_2\/main_4               macrocell25     4497   4687  1075137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Slave:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075163p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4661
-------------------------------------   ---- 
End-of-path arrival time (ps)           4661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075163  RISE       1
\UART_Slave:BUART:rx_state_0\/main_6         macrocell28   2721   4661  1075163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075163  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_6       macrocell29   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Slave:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075163  RISE       1
\UART_Slave:BUART:rx_state_3\/main_6         macrocell30   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Slave:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1075177p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4646
-------------------------------------   ---- 
End-of-path arrival time (ps)           4646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1075163  RISE       1
\UART_Slave:BUART:rx_state_2\/main_6         macrocell31   2706   4646  1075177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Slave:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075181p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\UART_Slave:BUART:rx_state_0\/main_5         macrocell28   2702   4642  1075181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_5       macrocell29   2698   4638  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Slave:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\UART_Slave:BUART:rx_state_3\/main_5         macrocell30   2698   4638  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Slave:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1075186p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1075181  RISE       1
\UART_Slave:BUART:rx_state_2\/main_5         macrocell31   2698   4638  1075186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075251p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q       macrocell28   1250   1250  1067796  RISE       1
\UART_Slave:BUART:rx_state_0\/main_1  macrocell28   3322   4572  1075251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 1075251p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4572
-------------------------------------   ---- 
End-of-path arrival time (ps)           4572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q        macrocell28   1250   1250  1067796  RISE       1
\UART_Slave:BUART:rx_status_3\/main_1  macrocell36   3322   4572  1075251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_bitclk\/q
Path End       : \UART_Slave:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Slave:BUART:tx_state_0\/clock_0
Path slack     : 1075283p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4541
-------------------------------------   ---- 
End-of-path arrival time (ps)           4541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_bitclk\/q        macrocell26   1250   1250  1073658  RISE       1
\UART_Slave:BUART:tx_state_0\/main_5  macrocell24   3291   4541  1075283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_bitclk\/q
Path End       : \UART_Slave:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Slave:BUART:tx_state_1\/clock_0
Path slack     : 1075292p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_bitclk\/q        macrocell26   1250   1250  1073658  RISE       1
\UART_Slave:BUART:tx_state_1\/main_5  macrocell23   3281   4531  1075292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Slave:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075298p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\UART_Slave:BUART:rx_state_0\/main_7         macrocell28   2585   4525  1075298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1075306p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_7       macrocell29   2578   4518  1075306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Slave:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1075306p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\UART_Slave:BUART:rx_state_3\/main_7         macrocell30   2578   4518  1075306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Slave:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1075306p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1075298  RISE       1
\UART_Slave:BUART:rx_state_2\/main_7         macrocell31   2578   4518  1075306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_bitclk\/q
Path End       : \UART_Slave:BUART:txn\/main_6
Capture Clock  : \UART_Slave:BUART:txn\/clock_0
Path slack     : 1075321p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_bitclk\/q  macrocell26   1250   1250  1073658  RISE       1
\UART_Slave:BUART:txn\/main_6   macrocell22   3253   4503  1075321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Slave:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Slave:BUART:pollcount_1\/clock_0
Path slack     : 1075322p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4502
-------------------------------------   ---- 
End-of-path arrival time (ps)           4502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1073694  RISE       1
\UART_Slave:BUART:pollcount_1\/main_1        macrocell34   2562   4502  1075322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1075504p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q         macrocell28   1250   1250  1067796  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_1  macrocell29   3070   4320  1075504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1075504p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q       macrocell28   1250   1250  1067796  RISE       1
\UART_Slave:BUART:rx_state_3\/main_1  macrocell30   3070   4320  1075504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_0\/q
Path End       : \UART_Slave:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1075504p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_0\/q       macrocell28   1250   1250  1067796  RISE       1
\UART_Slave:BUART:rx_state_2\/main_1  macrocell31   3070   4320  1075504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_1\/q
Path End       : \UART_Slave:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Slave:BUART:tx_state_0\/clock_0
Path slack     : 1075505p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_1\/q       macrocell23   1250   1250  1067162  RISE       1
\UART_Slave:BUART:tx_state_0\/main_0  macrocell24   3068   4318  1075505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_1\/q
Path End       : \UART_Slave:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Slave:BUART:tx_bitclk\/clock_0
Path slack     : 1075505p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_1\/q      macrocell23   1250   1250  1067162  RISE       1
\UART_Slave:BUART:tx_bitclk\/main_0  macrocell26   3068   4318  1075505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_1\/q
Path End       : \UART_Slave:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Slave:BUART:tx_state_1\/clock_0
Path slack     : 1075512p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4311
-------------------------------------   ---- 
End-of-path arrival time (ps)           4311
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_1\/q       macrocell23   1250   1250  1067162  RISE       1
\UART_Slave:BUART:tx_state_1\/main_0  macrocell23   3061   4311  1075512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:pollcount_1\/q
Path End       : \UART_Slave:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075580p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:pollcount_1\/q      macrocell34   1250   1250  1069208  RISE       1
\UART_Slave:BUART:rx_state_0\/main_8  macrocell28   2993   4243  1075580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:pollcount_1\/q
Path End       : \UART_Slave:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 1075580p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4243
-------------------------------------   ---- 
End-of-path arrival time (ps)           4243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:pollcount_1\/q       macrocell34   1250   1250  1069208  RISE       1
\UART_Slave:BUART:rx_status_3\/main_5  macrocell36   2993   4243  1075580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:pollcount_1\/q
Path End       : \UART_Slave:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Slave:BUART:pollcount_1\/clock_0
Path slack     : 1075591p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4232
-------------------------------------   ---- 
End-of-path arrival time (ps)           4232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:pollcount_1\/q       macrocell34   1250   1250  1069208  RISE       1
\UART_Slave:BUART:pollcount_1\/main_2  macrocell34   2982   4232  1075591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_3\/q
Path End       : \UART_Slave:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075596p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_3\/q       macrocell30   1250   1250  1068141  RISE       1
\UART_Slave:BUART:rx_state_0\/main_3  macrocell28   2978   4228  1075596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_3\/q
Path End       : \UART_Slave:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 1075596p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_3\/q        macrocell30   1250   1250  1068141  RISE       1
\UART_Slave:BUART:rx_status_3\/main_3  macrocell36   2978   4228  1075596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_3\/q
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_3\/q         macrocell30   1250   1250  1068141  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_3  macrocell29   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_3\/q
Path End       : \UART_Slave:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_3\/q       macrocell30   1250   1250  1068141  RISE       1
\UART_Slave:BUART:rx_state_3\/main_3  macrocell30   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_3\/q
Path End       : \UART_Slave:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1075602p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4221
-------------------------------------   ---- 
End-of-path arrival time (ps)           4221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_3\/q       macrocell30   1250   1250  1068141  RISE       1
\UART_Slave:BUART:rx_state_2\/main_3  macrocell31   2971   4221  1075602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Slave:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Slave:BUART:pollcount_1\/clock_0
Path slack     : 1075612p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4212
-------------------------------------   ---- 
End-of-path arrival time (ps)           4212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1073818  RISE       1
\UART_Slave:BUART:pollcount_1\/main_0        macrocell34   2272   4212  1075612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_1\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_1\/q
Path End       : \UART_Slave:BUART:txn\/main_1
Capture Clock  : \UART_Slave:BUART:txn\/clock_0
Path slack     : 1075623p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_1\/q  macrocell23   1250   1250  1067162  RISE       1
\UART_Slave:BUART:txn\/main_1    macrocell22   2951   4201  1075623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_0\/q
Path End       : \UART_Slave:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Slave:BUART:tx_state_0\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_0\/q       macrocell24   1250   1250  1067323  RISE       1
\UART_Slave:BUART:tx_state_0\/main_1  macrocell24   2905   4155  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_0\/q
Path End       : \UART_Slave:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Slave:BUART:tx_bitclk\/clock_0
Path slack     : 1075668p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_0\/q      macrocell24   1250   1250  1067323  RISE       1
\UART_Slave:BUART:tx_bitclk\/main_1  macrocell26   2905   4155  1075668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_0\/q
Path End       : \UART_Slave:BUART:txn\/main_2
Capture Clock  : \UART_Slave:BUART:txn\/clock_0
Path slack     : 1075669p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4154
-------------------------------------   ---- 
End-of-path arrival time (ps)           4154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_0\/q  macrocell24   1250   1250  1067323  RISE       1
\UART_Slave:BUART:txn\/main_2    macrocell22   2904   4154  1075669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_0\/q
Path End       : \UART_Slave:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Slave:BUART:tx_state_1\/clock_0
Path slack     : 1075673p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_0\/q       macrocell24   1250   1250  1067323  RISE       1
\UART_Slave:BUART:tx_state_1\/main_1  macrocell23   2900   4150  1075673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1068309  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_0  macrocell29   2811   4061  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Slave:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1068309  RISE       1
\UART_Slave:BUART:rx_state_3\/main_0    macrocell30   2811   4061  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Slave:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1075763p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4061
-------------------------------------   ---- 
End-of-path arrival time (ps)           4061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1068309  RISE       1
\UART_Slave:BUART:rx_state_2\/main_0    macrocell31   2811   4061  1075763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Slave:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1068309  RISE       1
\UART_Slave:BUART:rx_state_0\/main_0    macrocell28   2809   4059  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Slave:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 1075764p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4059
-------------------------------------   ---- 
End-of-path arrival time (ps)           4059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_ctrl_mark_last\/clock_0               macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_ctrl_mark_last\/q  macrocell27   1250   1250  1068309  RISE       1
\UART_Slave:BUART:rx_status_3\/main_0   macrocell36   2809   4059  1075764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_2\/q
Path End       : \UART_Slave:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Slave:BUART:rx_state_0\/clock_0
Path slack     : 1075856p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_2\/q       macrocell31   1250   1250  1068401  RISE       1
\UART_Slave:BUART:rx_state_0\/main_4  macrocell28   2717   3967  1075856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_0\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_2\/q
Path End       : \UART_Slave:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Slave:BUART:rx_status_3\/clock_0
Path slack     : 1075856p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_2\/q        macrocell31   1250   1250  1068401  RISE       1
\UART_Slave:BUART:rx_status_3\/main_4  macrocell36   2717   3967  1075856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_2\/q
Path End       : \UART_Slave:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Slave:BUART:rx_load_fifo\/clock_0
Path slack     : 1075868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_2\/q         macrocell31   1250   1250  1068401  RISE       1
\UART_Slave:BUART:rx_load_fifo\/main_4  macrocell29   2705   3955  1075868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_2\/q
Path End       : \UART_Slave:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Slave:BUART:rx_state_3\/clock_0
Path slack     : 1075868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_2\/q       macrocell31   1250   1250  1068401  RISE       1
\UART_Slave:BUART:rx_state_3\/main_4  macrocell30   2705   3955  1075868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_3\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_state_2\/q
Path End       : \UART_Slave:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1075868p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_state_2\/q       macrocell31   1250   1250  1068401  RISE       1
\UART_Slave:BUART:rx_state_2\/main_4  macrocell31   2705   3955  1075868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:pollcount_0\/q
Path End       : \UART_Slave:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Slave:BUART:pollcount_0\/clock_0
Path slack     : 1075947p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:pollcount_0\/q       macrocell35   1250   1250  1068947  RISE       1
\UART_Slave:BUART:pollcount_0\/main_3  macrocell35   2626   3876  1075947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:pollcount_0\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:txn\/q
Path End       : \UART_Slave:BUART:txn\/main_0
Capture Clock  : \UART_Slave:BUART:txn\/clock_0
Path slack     : 1075995p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3828
-------------------------------------   ---- 
End-of-path arrival time (ps)           3828
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:txn\/q       macrocell22   1250   1250  1075995  RISE       1
\UART_Slave:BUART:txn\/main_0  macrocell22   2578   3828  1075995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_load_fifo\/q
Path End       : \UART_Slave:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Slave:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1076084p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4119
-------------------------------------   ---- 
End-of-path arrival time (ps)           4119
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_load_fifo\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_load_fifo\/q            macrocell29     1250   1250  1070265  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   2869   4119  1076084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Slave:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Slave:BUART:tx_state_1\/clock_0
Path slack     : 1076113p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3710
-------------------------------------   ---- 
End-of-path arrival time (ps)           3710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067763  RISE       1
\UART_Slave:BUART:tx_state_1\/main_2               macrocell23     3520   3710  1076113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Slave:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Slave:BUART:tx_state_0\/clock_0
Path slack     : 1076138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067763  RISE       1
\UART_Slave:BUART:tx_state_0\/main_2               macrocell24     3495   3685  1076138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Slave:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Slave:BUART:tx_bitclk\/clock_0
Path slack     : 1076138p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3685
-------------------------------------   ---- 
End-of-path arrival time (ps)           3685
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1067763  RISE       1
\UART_Slave:BUART:tx_bitclk\/main_2                macrocell26     3495   3685  1076138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_bitclk\/clock_0                       macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:tx_state_2\/q
Path End       : \UART_Slave:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Slave:BUART:tx_state_2\/clock_0
Path slack     : 1076285p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:tx_state_2\/q       macrocell25   1250   1250  1065967  RISE       1
\UART_Slave:BUART:tx_state_2\/main_3  macrocell25   2289   3539  1076285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_2\/clock_0                      macrocell25         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_last\/q
Path End       : \UART_Slave:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Slave:BUART:rx_state_2\/clock_0
Path slack     : 1076316p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3508
-------------------------------------   ---- 
End-of-path arrival time (ps)           3508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_last\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_last\/q          macrocell37   1250   1250  1076316  RISE       1
\UART_Slave:BUART:rx_state_2\/main_9  macrocell31   2258   3508  1076316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_state_2\/clock_0                      macrocell31         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Slave:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Slave:BUART:tx_state_1\/clock_0
Path slack     : 1076812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3011
-------------------------------------   ---- 
End-of-path arrival time (ps)           3011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075137  RISE       1
\UART_Slave:BUART:tx_state_1\/main_4               macrocell23     2821   3011  1076812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:tx_state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Slave:BUART:txn\/main_5
Capture Clock  : \UART_Slave:BUART:txn\/clock_0
Path slack     : 1076816p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3007
-------------------------------------   ---- 
End-of-path arrival time (ps)           3007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1075137  RISE       1
\UART_Slave:BUART:txn\/main_5                      macrocell22     2817   3007  1076816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:txn\/clock_0                             macrocell22         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Slave:BUART:rx_status_3\/q
Path End       : \UART_Slave:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Slave:BUART:sRX:RxSts\/clock
Path slack     : 1077951p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (UART_Slave_IntClock:R#1 vs. UART_Slave_IntClock:R#2)   1083333
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4882
-------------------------------------   ---- 
End-of-path arrival time (ps)           4882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:rx_status_3\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Slave:BUART:rx_status_3\/q       macrocell36    1250   1250  1077951  RISE       1
\UART_Slave:BUART:sRX:RxSts\/status_3  statusicell4   3632   4882  1077951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_Slave:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:sync_2\/out
Path End       : \SPI_Slave:BSPIS:TxStsReg\/status_0
Capture Clock  : \SPI_Slave:BSPIS:TxStsReg\/clock
Path slack     : 9987766p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPI_Slave_IntClock:R#1 vs. SPI_Slave_IntClock:R#2)   10000000
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                        9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11734
-------------------------------------   ----- 
End-of-path arrival time (ps)           11734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:sync_2\/clock                             synccell            0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Slave:BSPIS:sync_2\/out          synccell       1020   1020  9987766  RISE       1
\SPI_Slave:BSPIS:tx_status_0\/main_2  macrocell7     5041   6061  9987766  RISE       1
\SPI_Slave:BSPIS:tx_status_0\/q       macrocell7     3350   9411  9987766  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/status_0   statusicell1   2323  11734  9987766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:sync_1\/out
Path End       : \SPI_Slave:BSPIS:TxStsReg\/status_6
Capture Clock  : \SPI_Slave:BSPIS:TxStsReg\/clock
Path slack     : 9989147p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPI_Slave_IntClock:R#1 vs. SPI_Slave_IntClock:R#2)   10000000
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                        9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10353
-------------------------------------   ----- 
End-of-path arrival time (ps)           10353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:sync_1\/clock                             synccell            0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Slave:BSPIS:sync_1\/out            synccell       1020   1020  9989136  RISE       1
\SPI_Slave:BSPIS:byte_complete\/main_0  macrocell3     3671   4691  9989147  RISE       1
\SPI_Slave:BSPIS:byte_complete\/q       macrocell3     3350   8041  9989147  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/status_6     statusicell1   2312  10353  9989147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:TxStsReg\/clock                           statusicell1        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:sync_3\/out
Path End       : \SPI_Slave:BSPIS:RxStsReg\/status_5
Capture Clock  : \SPI_Slave:BSPIS:RxStsReg\/clock
Path slack     : 9990035p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPI_Slave_IntClock:R#1 vs. SPI_Slave_IntClock:R#2)   10000000
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                        9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9465
-------------------------------------   ---- 
End-of-path arrival time (ps)           9465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:sync_3\/clock                             synccell            0      0  RISE       1

Data path
pin name                                 model name    delay     AT    slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -------  ----  ------
\SPI_Slave:BSPIS:sync_3\/out             synccell       1020   1020  9990035  RISE       1
\SPI_Slave:BSPIS:rx_buf_overrun\/main_0  macrocell4     2791   3811  9990035  RISE       1
\SPI_Slave:BSPIS:rx_buf_overrun\/q       macrocell4     3350   7161  9990035  RISE       1
\SPI_Slave:BSPIS:RxStsReg\/status_5      statusicell2   2304   9465  9990035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:RxStsReg\/clock                           statusicell2        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:sync_1\/out
Path End       : \SPI_Slave:BSPIS:dpcounter_one_reg\/main_0
Capture Clock  : \SPI_Slave:BSPIS:dpcounter_one_reg\/clock_0
Path slack     : 9991799p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPI_Slave_IntClock:R#1 vs. SPI_Slave_IntClock:R#2)   10000000
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:sync_1\/clock                             synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Slave:BSPIS:sync_1\/out                synccell      1020   1020  9989136  RISE       1
\SPI_Slave:BSPIS:dpcounter_one_reg\/main_0  macrocell19   3671   4691  9991799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:dpcounter_one_reg\/clock_0                macrocell19         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI_Slave:BSPIS:sync_3\/out
Path End       : \SPI_Slave:BSPIS:mosi_buf_overrun_fin\/main_0
Capture Clock  : \SPI_Slave:BSPIS:mosi_buf_overrun_fin\/clock_0
Path slack     : 9992656p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (SPI_Slave_IntClock:R#1 vs. SPI_Slave_IntClock:R#2)   10000000
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                        9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:sync_3\/clock                             synccell            0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\SPI_Slave:BSPIS:sync_3\/out                   synccell      1020   1020  9990035  RISE       1
\SPI_Slave:BSPIS:mosi_buf_overrun_fin\/main_0  macrocell20   2814   3834  9992656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\SPI_Slave:BSPIS:mosi_buf_overrun_fin\/clock_0             macrocell20         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

