// Seed: 1265468451
module module_0 (
    input supply1 id_0,
    output logic id_1,
    output supply1 id_2,
    output wand id_3
    , id_6,
    output wire id_4
);
  always @(negedge 1) id_1 <= id_0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4,
    input wire id_5,
    output logic id_6
);
  parameter id_8 = -1;
  always @(posedge "" or -1) begin : LABEL_0
    id_6 = #id_9 id_1;
  end
  module_0 modCall_1 (
      id_2,
      id_6,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
