{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574524263864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574524263869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 10:51:03 2019 " "Processing started: Sat Nov 23 10:51:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574524263869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524263869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub_state_machine -c add_sub_state_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub_state_machine -c add_sub_state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524263869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574524264454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574524264454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab5/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab5/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273158 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab5/src/bcd_to_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab5/src/bcd_to_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_seven_seg-arc " "Found design unit 1: bcd_to_seven_seg-arc" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/bcd_to_seven_seg.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273166 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_seven_seg " "Found entity 1: bcd_to_seven_seg" {  } { { "../../src/bcd_to_seven_seg.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/bcd_to_seven_seg.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab5/src/gen_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab5/src/gen_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_add_sub-arc " "Found design unit 1: gen_add_sub-arc" {  } { { "../../src/gen_add_sub.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/gen_add_sub.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273173 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen_add_sub " "Found entity 1: gen_add_sub" {  } { { "../../src/gen_add_sub.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/gen_add_sub.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab5/src/synchronizer_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab5/src/synchronizer_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer_8bit-beh " "Found design unit 1: synchronizer_8bit-beh" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/synchronizer_8bit.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273176 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer_8bit " "Found entity 1: synchronizer_8bit" {  } { { "../../src/synchronizer_8bit.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/synchronizer_8bit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab5/src/double_dabble.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab5/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble-arc " "Found design unit 1: double_dabble-arc" {  } { { "../../src/double_dabble.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/double_dabble.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273180 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/double_dabble.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/double_dabble.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab5/src/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/briza/documents/github/hdl/lab5/src/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../../src/components.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/briza/documents/github/hdl/lab5/src/add_sub_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/briza/documents/github/hdl/lab5/src/add_sub_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_state_machine-arc " "Found design unit 1: add_sub_state_machine-arc" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273193 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_state_machine " "Found entity 1: add_sub_state_machine" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574524273193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub_state_machine " "Elaborating entity \"add_sub_state_machine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574524273233 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag add_sub_state_machine.vhd(132) " "VHDL Process Statement warning at add_sub_state_machine.vhd(132): inferring latch(es) for signal or variable \"flag\", which holds its previous value in one or more paths through the process" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 132 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a add_sub_state_machine.vhd(153) " "VHDL Process Statement warning at add_sub_state_machine.vhd(153): inferring latch(es) for signal or variable \"a\", which holds its previous value in one or more paths through the process" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "b add_sub_state_machine.vhd(153) " "VHDL Process Statement warning at add_sub_state_machine.vhd(153): inferring latch(es) for signal or variable \"b\", which holds its previous value in one or more paths through the process" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a_padded add_sub_state_machine.vhd(166) " "VHDL Process Statement warning at add_sub_state_machine.vhd(166): signal \"a_padded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b_padded add_sub_state_machine.vhd(168) " "VHDL Process Statement warning at add_sub_state_machine.vhd(168): signal \"b_padded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[0\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[0\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[1\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[1\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[2\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[2\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[3\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[3\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[4\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[4\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[5\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[5\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[6\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[6\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b\[7\] add_sub_state_machine.vhd(153) " "Inferred latch for \"b\[7\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273237 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[0\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273241 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[1\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273241 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[2\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273241 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[3\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273241 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[4\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273241 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[5\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273241 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[6\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273241 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] add_sub_state_machine.vhd(153) " "Inferred latch for \"a\[7\]\" at add_sub_state_machine.vhd(153)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 153 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273245 "|add_sub_state_machine"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag add_sub_state_machine.vhd(132) " "Inferred latch for \"flag\" at add_sub_state_machine.vhd(132)" {  } { { "../../src/add_sub_state_machine.vhd" "" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524273245 "|add_sub_state_machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer_8bit synchronizer_8bit:switch_sync_u " "Elaborating entity \"synchronizer_8bit\" for hierarchy \"synchronizer_8bit:switch_sync_u\"" {  } { { "../../src/add_sub_state_machine.vhd" "switch_sync_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574524273265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:btn_sync_u " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:btn_sync_u\"" {  } { { "../../src/add_sub_state_machine.vhd" "btn_sync_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574524273281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_add_sub gen_add_sub:addsub_u " "Elaborating entity \"gen_add_sub\" for hierarchy \"gen_add_sub:addsub_u\"" {  } { { "../../src/add_sub_state_machine.vhd" "addsub_u" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574524273293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble double_dabble:dd " "Elaborating entity \"double_dabble\" for hierarchy \"double_dabble:dd\"" {  } { { "../../src/add_sub_state_machine.vhd" "dd" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574524273317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_seven_seg bcd_to_seven_seg:ones_display " "Elaborating entity \"bcd_to_seven_seg\" for hierarchy \"bcd_to_seven_seg:ones_display\"" {  } { { "../../src/add_sub_state_machine.vhd" "ones_display" { Text "C:/Users/briza/Documents/GitHub/HDL/lab5/src/add_sub_state_machine.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574524273341 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574524274016 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574524274800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574524274800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574524274868 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574524274868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574524274868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574524274868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574524274900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 10:51:14 2019 " "Processing ended: Sat Nov 23 10:51:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574524274900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574524274900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574524274900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574524274900 ""}
