Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at acl_pop.v(62): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/acl_pop.v Line: 62
Warning (10273): Verilog HDL warning at acl_push.v(147): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/acl_push.v Line: 147
Warning (10273): Verilog HDL warning at lsu_top.v(916): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_top.v Line: 916
Warning (10273): Verilog HDL warning at lsu_top.v(993): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_top.v Line: 993
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(564): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_basic_coalescer.v Line: 564
Warning (10268): Verilog HDL information at lsu_streaming.v(192): always construct contains both blocking and non-blocking assignments File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_streaming.v Line: 192
Warning (10268): Verilog HDL information at lsu_streaming.v(810): always construct contains both blocking and non-blocking assignments File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_streaming.v Line: 810
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1100): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1100
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1101): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1101
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1960): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1960
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1961): object "TIMEOUT_NOT_ALL_BE" differs only in case from object "timeout_not_all_be" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/lsu_bursting_load_stores.v Line: 1961
Info (10281): Verilog HDL Declaration information at hld_lsu_write_data_alignment.sv(123): object "load_enable" differs only in case from object "LOAD_ENABLE" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/hld_lsu_write_data_alignment.sv Line: 123
Info (10281): Verilog HDL Declaration information at acl_ic_host_endpoint.v(35): object "ID" differs only in case from object "id" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/acl_ic_host_endpoint.v Line: 35
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(468): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 468
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(469): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 469
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(525): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 525
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(529): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 529
Warning (10273): Verilog HDL warning at altera_streaming_sld_hub_controller_core.sv(541): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 541
Warning (10268): Verilog HDL information at altera_streaming_sld_hub_controller_core.sv(318): always construct contains both blocking and non-blocking assignments File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 318
Info (10281): Verilog HDL Declaration information at altera_streaming_sld_hub_controller_core.sv(814): object "valid" differs only in case from object "VALID" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 814
Info (10281): Verilog HDL Declaration information at altera_streaming_sld_hub_controller_core.sv(815): object "eop_gen" differs only in case from object "EOP_GEN" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_streaming_sld_hub_controller_core.sv Line: 815
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/soc_system_sld_hub_controller_system_0_link_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_mm_mgmt_wrapper.sv(84): extended using "x" or "z" File: D:/for_help/C5TB_GHRD/soc_system/synthesis/submodules/altera_mm_mgmt_wrapper.sv Line: 84
