
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                      Premise(F2)
	S3= GPR[rS]=a                                               Premise(F3)
	S4= GPR[rT]=b                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= A_MEM.Out=>A_DMMU1.In                                   Premise(F5)
	S8= A_DMMU1.Out=>A_DMMU2.In                                 Premise(F6)
	S9= FU.OutID1=>A_EX.In                                      Premise(F7)
	S10= A_EX.Out=>A_MEM.In                                     Premise(F8)
	S11= A_DMMU2.Out=>A_WB.In                                   Premise(F9)
	S12= A_MEM.Out=>A_WB.In                                     Premise(F10)
	S13= FU.OutID2=>B_EX.In                                     Premise(F11)
	S14= B_MEM.Out=>B_WB.In                                     Premise(F12)
	S15= B_EX.Out=>CMPU.B                                       Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F27)
	S30= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F28)
	S31= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F29)
	S32= FU.Bub_IF=>CU_IF.Bub                                   Premise(F30)
	S33= FU.Halt_IF=>CU_IF.Halt                                 Premise(F31)
	S34= ICache.Hit=>CU_IF.ICacheHit                            Premise(F32)
	S35= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F33)
	S36= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F34)
	S37= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F35)
	S38= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F36)
	S39= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= ConditionReg_WB.Out=>CU_WB.zero                        Premise(F44)
	S47= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F45)
	S48= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F46)
	S49= CMPU.zero=>ConditionReg_MEM.In                         Premise(F47)
	S50= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F48)
	S51= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F49)
	S52= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F50)
	S53= ICache.Hit=>FU.ICacheHit                               Premise(F51)
	S54= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F52)
	S55= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F53)
	S56= IR_EX.Out=>FU.IR_EX                                    Premise(F54)
	S57= IR_ID.Out=>FU.IR_ID                                    Premise(F55)
	S58= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F56)
	S59= IR_MEM.Out=>FU.IR_MEM                                  Premise(F57)
	S60= IR_WB.Out=>FU.IR_WB                                    Premise(F58)
	S61= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F59)
	S62= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F60)
	S63= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F61)
	S64= GPR.Rdata1=>FU.InID1                                   Premise(F62)
	S65= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F63)
	S66= GPR.Rdata2=>FU.InID2                                   Premise(F64)
	S67= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F65)
	S68= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F66)
	S69= A_WB.Out=>FU.InWB                                      Premise(F67)
	S70= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F68)
	S71= IR_ID.Out25_21=>GPR.RReg1                              Premise(F69)
	S72= IR_ID.Out20_16=>GPR.RReg2                              Premise(F70)
	S73= A_WB.Out=>GPR.WData                                    Premise(F71)
	S74= IR_WB.Out15_11=>GPR.WReg                               Premise(F72)
	S75= IMMU.Addr=>IAddrReg.In                                 Premise(F73)
	S76= PC.Out=>ICache.IEA                                     Premise(F74)
	S77= ICache.IEA=addr                                        Path(S6,S76)
	S78= ICache.Hit=ICacheHit(addr)                             ICache-Search(S77)
	S79= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S78,S34)
	S80= FU.ICacheHit=ICacheHit(addr)                           Path(S78,S53)
	S81= PC.Out=>ICache.IEA                                     Premise(F75)
	S82= IMem.MEM8WordOut=>ICache.WData                         Premise(F76)
	S83= ICache.Out=>ICacheReg.In                               Premise(F77)
	S84= PC.Out=>IMMU.IEA                                       Premise(F78)
	S85= IMMU.IEA=addr                                          Path(S6,S84)
	S86= CP0.ASID=>IMMU.PID                                     Premise(F79)
	S87= IMMU.PID=pid                                           Path(S5,S86)
	S88= IMMU.Addr={pid,addr}                                   IMMU-Search(S87,S85)
	S89= IAddrReg.In={pid,addr}                                 Path(S88,S75)
	S90= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S87,S85)
	S91= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S90,S35)
	S92= IAddrReg.Out=>IMem.RAddr                               Premise(F80)
	S93= ICacheReg.Out=>IRMux.CacheData                         Premise(F81)
	S94= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F82)
	S95= IMem.Out=>IRMux.MemData                                Premise(F83)
	S96= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F84)
	S97= IR_MEM.Out=>IR_DMMU1.In                                Premise(F85)
	S98= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F86)
	S99= IR_ID.Out=>IR_EX.In                                    Premise(F87)
	S100= ICache.Out=>IR_ID.In                                  Premise(F88)
	S101= IRMux.Out=>IR_ID.In                                   Premise(F89)
	S102= ICache.Out=>IR_IMMU.In                                Premise(F90)
	S103= IR_EX.Out=>IR_MEM.In                                  Premise(F91)
	S104= IR_DMMU2.Out=>IR_WB.In                                Premise(F92)
	S105= IR_MEM.Out=>IR_WB.In                                  Premise(F93)
	S106= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F94)
	S107= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F95)
	S108= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F96)
	S109= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F97)
	S110= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F98)
	S111= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F99)
	S112= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F100)
	S113= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F101)
	S114= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F102)
	S115= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F103)
	S116= IR_EX.Out31_26=>CU_EX.Op                              Premise(F104)
	S117= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F105)
	S118= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F106)
	S119= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F107)
	S120= IR_ID.Out31_26=>CU_ID.Op                              Premise(F108)
	S121= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F109)
	S122= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F110)
	S123= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F111)
	S124= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F112)
	S125= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F113)
	S126= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F114)
	S127= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F115)
	S128= IR_WB.Out31_26=>CU_WB.Op                              Premise(F116)
	S129= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F117)
	S130= CtrlA_MEM=0                                           Premise(F118)
	S131= CtrlA_DMMU1=0                                         Premise(F119)
	S132= CtrlA_DMMU2=0                                         Premise(F120)
	S133= CtrlA_EX=0                                            Premise(F121)
	S134= CtrlA_WB=0                                            Premise(F122)
	S135= CtrlB_EX=0                                            Premise(F123)
	S136= CtrlB_MEM=0                                           Premise(F124)
	S137= CtrlB_WB=0                                            Premise(F125)
	S138= CtrlICache=0                                          Premise(F126)
	S139= CtrlIMMU=0                                            Premise(F127)
	S140= CtrlConditionReg_WB=0                                 Premise(F128)
	S141= CtrlConditionReg_MEM=0                                Premise(F129)
	S142= CtrlConditionReg_DMMU1=0                              Premise(F130)
	S143= CtrlConditionReg_DMMU2=0                              Premise(F131)
	S144= CtrlIR_DMMU1=0                                        Premise(F132)
	S145= CtrlIR_DMMU2=0                                        Premise(F133)
	S146= CtrlIR_EX=0                                           Premise(F134)
	S147= CtrlIR_ID=0                                           Premise(F135)
	S148= CtrlIR_IMMU=1                                         Premise(F136)
	S149= CtrlIR_MEM=0                                          Premise(F137)
	S150= CtrlIR_WB=0                                           Premise(F138)
	S151= CtrlGPR=0                                             Premise(F139)
	S152= GPR[rS]=a                                             GPR-Hold(S3,S151)
	S153= GPR[rT]=b                                             GPR-Hold(S4,S151)
	S154= CtrlIAddrReg=1                                        Premise(F140)
	S155= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S89,S154)
	S156= CtrlPC=0                                              Premise(F141)
	S157= CtrlPCInc=0                                           Premise(F142)
	S158= PC[Out]=addr                                          PC-Hold(S1,S156,S157)
	S159= CtrlIMem=0                                            Premise(F143)
	S160= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S2,S159)
	S161= CtrlICacheReg=1                                       Premise(F144)
	S162= CtrlASIDIn=0                                          Premise(F145)
	S163= CtrlCP0=0                                             Premise(F146)
	S164= CP0[ASID]=pid                                         CP0-Hold(S0,S163)
	S165= CtrlEPCIn=0                                           Premise(F147)
	S166= CtrlExCodeIn=0                                        Premise(F148)
	S167= CtrlIRMux=0                                           Premise(F149)

IMMU	S168= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S155)
	S169= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S155)
	S170= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S155)
	S171= PC.Out=addr                                           PC-Out(S158)
	S172= CP0.ASID=pid                                          CP0-Read-ASID(S164)
	S173= A_MEM.Out=>A_DMMU1.In                                 Premise(F150)
	S174= A_DMMU1.Out=>A_DMMU2.In                               Premise(F151)
	S175= FU.OutID1=>A_EX.In                                    Premise(F152)
	S176= A_EX.Out=>A_MEM.In                                    Premise(F153)
	S177= A_DMMU2.Out=>A_WB.In                                  Premise(F154)
	S178= A_MEM.Out=>A_WB.In                                    Premise(F155)
	S179= FU.OutID2=>B_EX.In                                    Premise(F156)
	S180= B_MEM.Out=>B_WB.In                                    Premise(F157)
	S181= B_EX.Out=>CMPU.B                                      Premise(F158)
	S182= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F159)
	S183= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F160)
	S184= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F161)
	S185= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F162)
	S186= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F163)
	S187= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F164)
	S188= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F165)
	S189= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F166)
	S190= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F167)
	S191= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F168)
	S192= FU.Bub_ID=>CU_ID.Bub                                  Premise(F169)
	S193= FU.Halt_ID=>CU_ID.Halt                                Premise(F170)
	S194= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F171)
	S195= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F172)
	S196= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F173)
	S197= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F174)
	S198= FU.Bub_IF=>CU_IF.Bub                                  Premise(F175)
	S199= FU.Halt_IF=>CU_IF.Halt                                Premise(F176)
	S200= ICache.Hit=>CU_IF.ICacheHit                           Premise(F177)
	S201= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F178)
	S202= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F179)
	S203= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F180)
	S204= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F181)
	S205= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F182)
	S206= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F183)
	S207= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F184)
	S208= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F185)
	S209= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F186)
	S210= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F187)
	S211= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F188)
	S212= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F189)
	S213= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F190)
	S214= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F191)
	S215= CMPU.zero=>ConditionReg_MEM.In                        Premise(F192)
	S216= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F193)
	S217= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F194)
	S218= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F195)
	S219= ICache.Hit=>FU.ICacheHit                              Premise(F196)
	S220= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F197)
	S221= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F198)
	S222= IR_EX.Out=>FU.IR_EX                                   Premise(F199)
	S223= IR_ID.Out=>FU.IR_ID                                   Premise(F200)
	S224= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F201)
	S225= IR_MEM.Out=>FU.IR_MEM                                 Premise(F202)
	S226= IR_WB.Out=>FU.IR_WB                                   Premise(F203)
	S227= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F204)
	S228= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F205)
	S229= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F206)
	S230= GPR.Rdata1=>FU.InID1                                  Premise(F207)
	S231= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F208)
	S232= GPR.Rdata2=>FU.InID2                                  Premise(F209)
	S233= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F210)
	S234= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F211)
	S235= A_WB.Out=>FU.InWB                                     Premise(F212)
	S236= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F213)
	S237= IR_ID.Out25_21=>GPR.RReg1                             Premise(F214)
	S238= IR_ID.Out20_16=>GPR.RReg2                             Premise(F215)
	S239= A_WB.Out=>GPR.WData                                   Premise(F216)
	S240= IR_WB.Out15_11=>GPR.WReg                              Premise(F217)
	S241= IMMU.Addr=>IAddrReg.In                                Premise(F218)
	S242= PC.Out=>ICache.IEA                                    Premise(F219)
	S243= ICache.IEA=addr                                       Path(S171,S242)
	S244= ICache.Hit=ICacheHit(addr)                            ICache-Search(S243)
	S245= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S244,S200)
	S246= FU.ICacheHit=ICacheHit(addr)                          Path(S244,S219)
	S247= PC.Out=>ICache.IEA                                    Premise(F220)
	S248= IMem.MEM8WordOut=>ICache.WData                        Premise(F221)
	S249= ICache.Out=>ICacheReg.In                              Premise(F222)
	S250= PC.Out=>IMMU.IEA                                      Premise(F223)
	S251= IMMU.IEA=addr                                         Path(S171,S250)
	S252= CP0.ASID=>IMMU.PID                                    Premise(F224)
	S253= IMMU.PID=pid                                          Path(S172,S252)
	S254= IMMU.Addr={pid,addr}                                  IMMU-Search(S253,S251)
	S255= IAddrReg.In={pid,addr}                                Path(S254,S241)
	S256= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S253,S251)
	S257= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S256,S201)
	S258= IAddrReg.Out=>IMem.RAddr                              Premise(F225)
	S259= IMem.RAddr={pid,addr}                                 Path(S168,S258)
	S260= IMem.Out={0,rS,rT,rD,0,10}                            IMem-Read(S259,S160)
	S261= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S259,S160)
	S262= ICache.WData=IMemGet8Word({pid,addr})                 Path(S261,S248)
	S263= ICacheReg.Out=>IRMux.CacheData                        Premise(F226)
	S264= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F227)
	S265= IMem.Out=>IRMux.MemData                               Premise(F228)
	S266= IRMux.MemData={0,rS,rT,rD,0,10}                       Path(S260,S265)
	S267= IRMux.Out={0,rS,rT,rD,0,10}                           IRMux-Select2(S266)
	S268= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F229)
	S269= IR_MEM.Out=>IR_DMMU1.In                               Premise(F230)
	S270= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F231)
	S271= IR_ID.Out=>IR_EX.In                                   Premise(F232)
	S272= ICache.Out=>IR_ID.In                                  Premise(F233)
	S273= IRMux.Out=>IR_ID.In                                   Premise(F234)
	S274= IR_ID.In={0,rS,rT,rD,0,10}                            Path(S267,S273)
	S275= ICache.Out=>IR_IMMU.In                                Premise(F235)
	S276= IR_EX.Out=>IR_MEM.In                                  Premise(F236)
	S277= IR_DMMU2.Out=>IR_WB.In                                Premise(F237)
	S278= IR_MEM.Out=>IR_WB.In                                  Premise(F238)
	S279= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F239)
	S280= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F240)
	S281= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F241)
	S282= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F242)
	S283= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F243)
	S284= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F244)
	S285= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F245)
	S286= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F246)
	S287= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F247)
	S288= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F248)
	S289= IR_EX.Out31_26=>CU_EX.Op                              Premise(F249)
	S290= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F250)
	S291= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F251)
	S292= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F252)
	S293= IR_ID.Out31_26=>CU_ID.Op                              Premise(F253)
	S294= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F254)
	S295= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F255)
	S296= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F256)
	S297= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F257)
	S298= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F258)
	S299= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F259)
	S300= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F260)
	S301= IR_WB.Out31_26=>CU_WB.Op                              Premise(F261)
	S302= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F262)
	S303= CtrlA_MEM=0                                           Premise(F263)
	S304= CtrlA_DMMU1=0                                         Premise(F264)
	S305= CtrlA_DMMU2=0                                         Premise(F265)
	S306= CtrlA_EX=0                                            Premise(F266)
	S307= CtrlA_WB=0                                            Premise(F267)
	S308= CtrlB_EX=0                                            Premise(F268)
	S309= CtrlB_MEM=0                                           Premise(F269)
	S310= CtrlB_WB=0                                            Premise(F270)
	S311= CtrlICache=1                                          Premise(F271)
	S312= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S243,S262,S311)
	S313= CtrlIMMU=0                                            Premise(F272)
	S314= CtrlConditionReg_WB=0                                 Premise(F273)
	S315= CtrlConditionReg_MEM=0                                Premise(F274)
	S316= CtrlConditionReg_DMMU1=0                              Premise(F275)
	S317= CtrlConditionReg_DMMU2=0                              Premise(F276)
	S318= CtrlIR_DMMU1=0                                        Premise(F277)
	S319= CtrlIR_DMMU2=0                                        Premise(F278)
	S320= CtrlIR_EX=0                                           Premise(F279)
	S321= CtrlIR_ID=1                                           Premise(F280)
	S322= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Write(S274,S321)
	S323= CtrlIR_IMMU=0                                         Premise(F281)
	S324= CtrlIR_MEM=0                                          Premise(F282)
	S325= CtrlIR_WB=0                                           Premise(F283)
	S326= CtrlGPR=0                                             Premise(F284)
	S327= GPR[rS]=a                                             GPR-Hold(S152,S326)
	S328= GPR[rT]=b                                             GPR-Hold(S153,S326)
	S329= CtrlIAddrReg=0                                        Premise(F285)
	S330= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S155,S329)
	S331= CtrlPC=0                                              Premise(F286)
	S332= CtrlPCInc=1                                           Premise(F287)
	S333= PC[Out]=addr+4                                        PC-Inc(S158,S331,S332)
	S334= PC[CIA]=addr                                          PC-Inc(S158,S331,S332)
	S335= CtrlIMem=0                                            Premise(F288)
	S336= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S160,S335)
	S337= CtrlICacheReg=0                                       Premise(F289)
	S338= CtrlASIDIn=0                                          Premise(F290)
	S339= CtrlCP0=0                                             Premise(F291)
	S340= CP0[ASID]=pid                                         CP0-Hold(S164,S339)
	S341= CtrlEPCIn=0                                           Premise(F292)
	S342= CtrlExCodeIn=0                                        Premise(F293)
	S343= CtrlIRMux=0                                           Premise(F294)

ID	S344= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S322)
	S345= IR_ID.Out31_26=0                                      IR-Out(S322)
	S346= IR_ID.Out25_21=rS                                     IR-Out(S322)
	S347= IR_ID.Out20_16=rT                                     IR-Out(S322)
	S348= IR_ID.Out15_11=rD                                     IR-Out(S322)
	S349= IR_ID.Out10_6=0                                       IR-Out(S322)
	S350= IR_ID.Out5_0=10                                       IR-Out(S322)
	S351= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S330)
	S352= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S330)
	S353= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S330)
	S354= PC.Out=addr+4                                         PC-Out(S333)
	S355= PC.CIA=addr                                           PC-Out(S334)
	S356= PC.CIA31_28=addr[31:28]                               PC-Out(S334)
	S357= CP0.ASID=pid                                          CP0-Read-ASID(S340)
	S358= A_MEM.Out=>A_DMMU1.In                                 Premise(F295)
	S359= A_DMMU1.Out=>A_DMMU2.In                               Premise(F296)
	S360= FU.OutID1=>A_EX.In                                    Premise(F297)
	S361= A_EX.Out=>A_MEM.In                                    Premise(F298)
	S362= A_DMMU2.Out=>A_WB.In                                  Premise(F299)
	S363= A_MEM.Out=>A_WB.In                                    Premise(F300)
	S364= FU.OutID2=>B_EX.In                                    Premise(F301)
	S365= B_MEM.Out=>B_WB.In                                    Premise(F302)
	S366= B_EX.Out=>CMPU.B                                      Premise(F303)
	S367= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F304)
	S368= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F305)
	S369= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F306)
	S370= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F307)
	S371= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F308)
	S372= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F309)
	S373= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F310)
	S374= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F311)
	S375= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F312)
	S376= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F313)
	S377= FU.Bub_ID=>CU_ID.Bub                                  Premise(F314)
	S378= FU.Halt_ID=>CU_ID.Halt                                Premise(F315)
	S379= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F316)
	S380= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F317)
	S381= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F318)
	S382= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F319)
	S383= FU.Bub_IF=>CU_IF.Bub                                  Premise(F320)
	S384= FU.Halt_IF=>CU_IF.Halt                                Premise(F321)
	S385= ICache.Hit=>CU_IF.ICacheHit                           Premise(F322)
	S386= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F323)
	S387= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F324)
	S388= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F325)
	S389= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F326)
	S390= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F327)
	S391= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F328)
	S392= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F329)
	S393= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F330)
	S394= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F331)
	S395= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F332)
	S396= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F333)
	S397= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F334)
	S398= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F335)
	S399= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F336)
	S400= CMPU.zero=>ConditionReg_MEM.In                        Premise(F337)
	S401= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F338)
	S402= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F339)
	S403= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F340)
	S404= ICache.Hit=>FU.ICacheHit                              Premise(F341)
	S405= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F342)
	S406= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F343)
	S407= IR_EX.Out=>FU.IR_EX                                   Premise(F344)
	S408= IR_ID.Out=>FU.IR_ID                                   Premise(F345)
	S409= FU.IR_ID={0,rS,rT,rD,0,10}                            Path(S344,S408)
	S410= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F346)
	S411= IR_MEM.Out=>FU.IR_MEM                                 Premise(F347)
	S412= IR_WB.Out=>FU.IR_WB                                   Premise(F348)
	S413= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F349)
	S414= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F350)
	S415= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F351)
	S416= GPR.Rdata1=>FU.InID1                                  Premise(F352)
	S417= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F353)
	S418= FU.InID1_RReg=rS                                      Path(S346,S417)
	S419= GPR.Rdata2=>FU.InID2                                  Premise(F354)
	S420= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F355)
	S421= FU.InID2_RReg=rT                                      Path(S347,S420)
	S422= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F356)
	S423= A_WB.Out=>FU.InWB                                     Premise(F357)
	S424= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F358)
	S425= IR_ID.Out25_21=>GPR.RReg1                             Premise(F359)
	S426= GPR.RReg1=rS                                          Path(S346,S425)
	S427= GPR.Rdata1=a                                          GPR-Read(S426,S327)
	S428= FU.InID1=a                                            Path(S427,S416)
	S429= FU.OutID1=FU(a)                                       FU-Forward(S428)
	S430= A_EX.In=FU(a)                                         Path(S429,S360)
	S431= IR_ID.Out20_16=>GPR.RReg2                             Premise(F360)
	S432= GPR.RReg2=rT                                          Path(S347,S431)
	S433= GPR.Rdata2=b                                          GPR-Read(S432,S328)
	S434= FU.InID2=b                                            Path(S433,S419)
	S435= FU.OutID2=FU(b)                                       FU-Forward(S434)
	S436= B_EX.In=FU(b)                                         Path(S435,S364)
	S437= A_WB.Out=>GPR.WData                                   Premise(F361)
	S438= IR_WB.Out15_11=>GPR.WReg                              Premise(F362)
	S439= IMMU.Addr=>IAddrReg.In                                Premise(F363)
	S440= PC.Out=>ICache.IEA                                    Premise(F364)
	S441= ICache.IEA=addr+4                                     Path(S354,S440)
	S442= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S441)
	S443= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S442,S385)
	S444= FU.ICacheHit=ICacheHit(addr+4)                        Path(S442,S404)
	S445= PC.Out=>ICache.IEA                                    Premise(F365)
	S446= IMem.MEM8WordOut=>ICache.WData                        Premise(F366)
	S447= ICache.Out=>ICacheReg.In                              Premise(F367)
	S448= PC.Out=>IMMU.IEA                                      Premise(F368)
	S449= IMMU.IEA=addr+4                                       Path(S354,S448)
	S450= CP0.ASID=>IMMU.PID                                    Premise(F369)
	S451= IMMU.PID=pid                                          Path(S357,S450)
	S452= IMMU.Addr={pid,addr+4}                                IMMU-Search(S451,S449)
	S453= IAddrReg.In={pid,addr+4}                              Path(S452,S439)
	S454= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S451,S449)
	S455= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S454,S386)
	S456= IAddrReg.Out=>IMem.RAddr                              Premise(F370)
	S457= IMem.RAddr={pid,addr}                                 Path(S351,S456)
	S458= IMem.Out={0,rS,rT,rD,0,10}                            IMem-Read(S457,S336)
	S459= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S457,S336)
	S460= ICache.WData=IMemGet8Word({pid,addr})                 Path(S459,S446)
	S461= ICacheReg.Out=>IRMux.CacheData                        Premise(F371)
	S462= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F372)
	S463= IMem.Out=>IRMux.MemData                               Premise(F373)
	S464= IRMux.MemData={0,rS,rT,rD,0,10}                       Path(S458,S463)
	S465= IRMux.Out={0,rS,rT,rD,0,10}                           IRMux-Select2(S464)
	S466= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F374)
	S467= IR_MEM.Out=>IR_DMMU1.In                               Premise(F375)
	S468= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F376)
	S469= IR_ID.Out=>IR_EX.In                                   Premise(F377)
	S470= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S344,S469)
	S471= ICache.Out=>IR_ID.In                                  Premise(F378)
	S472= IRMux.Out=>IR_ID.In                                   Premise(F379)
	S473= IR_ID.In={0,rS,rT,rD,0,10}                            Path(S465,S472)
	S474= ICache.Out=>IR_IMMU.In                                Premise(F380)
	S475= IR_EX.Out=>IR_MEM.In                                  Premise(F381)
	S476= IR_DMMU2.Out=>IR_WB.In                                Premise(F382)
	S477= IR_MEM.Out=>IR_WB.In                                  Premise(F383)
	S478= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F384)
	S479= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F385)
	S480= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F386)
	S481= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F387)
	S482= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F388)
	S483= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F389)
	S484= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F390)
	S485= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F391)
	S486= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F392)
	S487= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F393)
	S488= IR_EX.Out31_26=>CU_EX.Op                              Premise(F394)
	S489= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F395)
	S490= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F396)
	S491= CU_ID.IRFunc1=rT                                      Path(S347,S490)
	S492= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F397)
	S493= CU_ID.IRFunc2=rS                                      Path(S346,S492)
	S494= IR_ID.Out31_26=>CU_ID.Op                              Premise(F398)
	S495= CU_ID.Op=0                                            Path(S345,S494)
	S496= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F399)
	S497= CU_ID.IRFunc=10                                       Path(S350,S496)
	S498= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F400)
	S499= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F401)
	S500= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F402)
	S501= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F403)
	S502= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F404)
	S503= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F405)
	S504= IR_WB.Out31_26=>CU_WB.Op                              Premise(F406)
	S505= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F407)
	S506= CtrlA_MEM=0                                           Premise(F408)
	S507= CtrlA_DMMU1=0                                         Premise(F409)
	S508= CtrlA_DMMU2=0                                         Premise(F410)
	S509= CtrlA_EX=1                                            Premise(F411)
	S510= [A_EX]=FU(a)                                          A_EX-Write(S430,S509)
	S511= CtrlA_WB=0                                            Premise(F412)
	S512= CtrlB_EX=1                                            Premise(F413)
	S513= [B_EX]=FU(b)                                          B_EX-Write(S436,S512)
	S514= CtrlB_MEM=0                                           Premise(F414)
	S515= CtrlB_WB=0                                            Premise(F415)
	S516= CtrlICache=0                                          Premise(F416)
	S517= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S312,S516)
	S518= CtrlIMMU=0                                            Premise(F417)
	S519= CtrlConditionReg_WB=0                                 Premise(F418)
	S520= CtrlConditionReg_MEM=0                                Premise(F419)
	S521= CtrlConditionReg_DMMU1=0                              Premise(F420)
	S522= CtrlConditionReg_DMMU2=0                              Premise(F421)
	S523= CtrlIR_DMMU1=0                                        Premise(F422)
	S524= CtrlIR_DMMU2=0                                        Premise(F423)
	S525= CtrlIR_EX=1                                           Premise(F424)
	S526= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Write(S470,S525)
	S527= CtrlIR_ID=0                                           Premise(F425)
	S528= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S322,S527)
	S529= CtrlIR_IMMU=0                                         Premise(F426)
	S530= CtrlIR_MEM=0                                          Premise(F427)
	S531= CtrlIR_WB=0                                           Premise(F428)
	S532= CtrlGPR=0                                             Premise(F429)
	S533= GPR[rS]=a                                             GPR-Hold(S327,S532)
	S534= GPR[rT]=b                                             GPR-Hold(S328,S532)
	S535= CtrlIAddrReg=0                                        Premise(F430)
	S536= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S330,S535)
	S537= CtrlPC=0                                              Premise(F431)
	S538= CtrlPCInc=0                                           Premise(F432)
	S539= PC[CIA]=addr                                          PC-Hold(S334,S538)
	S540= PC[Out]=addr+4                                        PC-Hold(S333,S537,S538)
	S541= CtrlIMem=0                                            Premise(F433)
	S542= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S336,S541)
	S543= CtrlICacheReg=0                                       Premise(F434)
	S544= CtrlASIDIn=0                                          Premise(F435)
	S545= CtrlCP0=0                                             Premise(F436)
	S546= CP0[ASID]=pid                                         CP0-Hold(S340,S545)
	S547= CtrlEPCIn=0                                           Premise(F437)
	S548= CtrlExCodeIn=0                                        Premise(F438)
	S549= CtrlIRMux=0                                           Premise(F439)

EX	S550= A_EX.Out=FU(a)                                        A_EX-Out(S510)
	S551= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S510)
	S552= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S510)
	S553= B_EX.Out=FU(b)                                        B_EX-Out(S513)
	S554= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S513)
	S555= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S513)
	S556= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S526)
	S557= IR_EX.Out31_26=0                                      IR_EX-Out(S526)
	S558= IR_EX.Out25_21=rS                                     IR_EX-Out(S526)
	S559= IR_EX.Out20_16=rT                                     IR_EX-Out(S526)
	S560= IR_EX.Out15_11=rD                                     IR_EX-Out(S526)
	S561= IR_EX.Out10_6=0                                       IR_EX-Out(S526)
	S562= IR_EX.Out5_0=10                                       IR_EX-Out(S526)
	S563= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S528)
	S564= IR_ID.Out31_26=0                                      IR-Out(S528)
	S565= IR_ID.Out25_21=rS                                     IR-Out(S528)
	S566= IR_ID.Out20_16=rT                                     IR-Out(S528)
	S567= IR_ID.Out15_11=rD                                     IR-Out(S528)
	S568= IR_ID.Out10_6=0                                       IR-Out(S528)
	S569= IR_ID.Out5_0=10                                       IR-Out(S528)
	S570= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S536)
	S571= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S536)
	S572= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S536)
	S573= PC.CIA=addr                                           PC-Out(S539)
	S574= PC.CIA31_28=addr[31:28]                               PC-Out(S539)
	S575= PC.Out=addr+4                                         PC-Out(S540)
	S576= CP0.ASID=pid                                          CP0-Read-ASID(S546)
	S577= A_MEM.Out=>A_DMMU1.In                                 Premise(F440)
	S578= A_DMMU1.Out=>A_DMMU2.In                               Premise(F441)
	S579= FU.OutID1=>A_EX.In                                    Premise(F442)
	S580= A_EX.Out=>A_MEM.In                                    Premise(F443)
	S581= A_MEM.In=FU(a)                                        Path(S550,S580)
	S582= A_DMMU2.Out=>A_WB.In                                  Premise(F444)
	S583= A_MEM.Out=>A_WB.In                                    Premise(F445)
	S584= FU.OutID2=>B_EX.In                                    Premise(F446)
	S585= B_MEM.Out=>B_WB.In                                    Premise(F447)
	S586= CMPU.A=32'b0                                          Premise(F448)
	S587= B_EX.Out=>CMPU.B                                      Premise(F449)
	S588= CMPU.B=FU(b)                                          Path(S553,S587)
	S589= CMPU.Func=6'b000011                                   Premise(F450)
	S590= CMPU.Out=CompareS(32'b0,FU(b))                        CMPU-CMPS(S586,S588)
	S591= CMPU.zero=CompareS(32'b0,FU(b))                       CMPU-CMPS(S586,S588)
	S592= CMPU.gt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S586,S588)
	S593= CMPU.lt=CompareS(32'b0,FU(b))                         CMPU-CMPS(S586,S588)
	S594= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F451)
	S595= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F452)
	S596= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F453)
	S597= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F454)
	S598= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F455)
	S599= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F456)
	S600= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F457)
	S601= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F458)
	S602= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F459)
	S603= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F460)
	S604= FU.Bub_ID=>CU_ID.Bub                                  Premise(F461)
	S605= FU.Halt_ID=>CU_ID.Halt                                Premise(F462)
	S606= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F463)
	S607= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F464)
	S608= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F465)
	S609= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F466)
	S610= FU.Bub_IF=>CU_IF.Bub                                  Premise(F467)
	S611= FU.Halt_IF=>CU_IF.Halt                                Premise(F468)
	S612= ICache.Hit=>CU_IF.ICacheHit                           Premise(F469)
	S613= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F470)
	S614= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F471)
	S615= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F472)
	S616= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F473)
	S617= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F474)
	S618= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F475)
	S619= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F476)
	S620= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F477)
	S621= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F478)
	S622= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F479)
	S623= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F480)
	S624= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F481)
	S625= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F482)
	S626= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F483)
	S627= CMPU.zero=>ConditionReg_MEM.In                        Premise(F484)
	S628= ConditionReg_MEM.In=CompareS(32'b0,FU(b))             Path(S591,S627)
	S629= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F485)
	S630= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F486)
	S631= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F487)
	S632= ICache.Hit=>FU.ICacheHit                              Premise(F488)
	S633= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F489)
	S634= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F490)
	S635= IR_EX.Out=>FU.IR_EX                                   Premise(F491)
	S636= FU.IR_EX={0,rS,rT,rD,0,10}                            Path(S556,S635)
	S637= IR_ID.Out=>FU.IR_ID                                   Premise(F492)
	S638= FU.IR_ID={0,rS,rT,rD,0,10}                            Path(S563,S637)
	S639= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F493)
	S640= IR_MEM.Out=>FU.IR_MEM                                 Premise(F494)
	S641= IR_WB.Out=>FU.IR_WB                                   Premise(F495)
	S642= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F496)
	S643= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F497)
	S644= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F498)
	S645= FU.InEX_WReg=rD                                       Path(S560,S644)
	S646= GPR.Rdata1=>FU.InID1                                  Premise(F499)
	S647= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F500)
	S648= FU.InID1_RReg=rS                                      Path(S565,S647)
	S649= GPR.Rdata2=>FU.InID2                                  Premise(F501)
	S650= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F502)
	S651= FU.InID2_RReg=rT                                      Path(S566,S650)
	S652= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F503)
	S653= A_WB.Out=>FU.InWB                                     Premise(F504)
	S654= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F505)
	S655= IR_ID.Out25_21=>GPR.RReg1                             Premise(F506)
	S656= GPR.RReg1=rS                                          Path(S565,S655)
	S657= GPR.Rdata1=a                                          GPR-Read(S656,S533)
	S658= FU.InID1=a                                            Path(S657,S646)
	S659= FU.OutID1=FU(a)                                       FU-Forward(S658)
	S660= A_EX.In=FU(a)                                         Path(S659,S579)
	S661= IR_ID.Out20_16=>GPR.RReg2                             Premise(F507)
	S662= GPR.RReg2=rT                                          Path(S566,S661)
	S663= GPR.Rdata2=b                                          GPR-Read(S662,S534)
	S664= FU.InID2=b                                            Path(S663,S649)
	S665= FU.OutID2=FU(b)                                       FU-Forward(S664)
	S666= B_EX.In=FU(b)                                         Path(S665,S584)
	S667= A_WB.Out=>GPR.WData                                   Premise(F508)
	S668= IR_WB.Out15_11=>GPR.WReg                              Premise(F509)
	S669= IMMU.Addr=>IAddrReg.In                                Premise(F510)
	S670= PC.Out=>ICache.IEA                                    Premise(F511)
	S671= ICache.IEA=addr+4                                     Path(S575,S670)
	S672= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S671)
	S673= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S672,S612)
	S674= FU.ICacheHit=ICacheHit(addr+4)                        Path(S672,S632)
	S675= PC.Out=>ICache.IEA                                    Premise(F512)
	S676= IMem.MEM8WordOut=>ICache.WData                        Premise(F513)
	S677= ICache.Out=>ICacheReg.In                              Premise(F514)
	S678= PC.Out=>IMMU.IEA                                      Premise(F515)
	S679= IMMU.IEA=addr+4                                       Path(S575,S678)
	S680= CP0.ASID=>IMMU.PID                                    Premise(F516)
	S681= IMMU.PID=pid                                          Path(S576,S680)
	S682= IMMU.Addr={pid,addr+4}                                IMMU-Search(S681,S679)
	S683= IAddrReg.In={pid,addr+4}                              Path(S682,S669)
	S684= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S681,S679)
	S685= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S684,S613)
	S686= IAddrReg.Out=>IMem.RAddr                              Premise(F517)
	S687= IMem.RAddr={pid,addr}                                 Path(S570,S686)
	S688= IMem.Out={0,rS,rT,rD,0,10}                            IMem-Read(S687,S542)
	S689= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S687,S542)
	S690= ICache.WData=IMemGet8Word({pid,addr})                 Path(S689,S676)
	S691= ICacheReg.Out=>IRMux.CacheData                        Premise(F518)
	S692= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F519)
	S693= IMem.Out=>IRMux.MemData                               Premise(F520)
	S694= IRMux.MemData={0,rS,rT,rD,0,10}                       Path(S688,S693)
	S695= IRMux.Out={0,rS,rT,rD,0,10}                           IRMux-Select2(S694)
	S696= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F521)
	S697= IR_MEM.Out=>IR_DMMU1.In                               Premise(F522)
	S698= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F523)
	S699= IR_ID.Out=>IR_EX.In                                   Premise(F524)
	S700= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S563,S699)
	S701= ICache.Out=>IR_ID.In                                  Premise(F525)
	S702= IRMux.Out=>IR_ID.In                                   Premise(F526)
	S703= IR_ID.In={0,rS,rT,rD,0,10}                            Path(S695,S702)
	S704= ICache.Out=>IR_IMMU.In                                Premise(F527)
	S705= IR_EX.Out=>IR_MEM.In                                  Premise(F528)
	S706= IR_MEM.In={0,rS,rT,rD,0,10}                           Path(S556,S705)
	S707= IR_DMMU2.Out=>IR_WB.In                                Premise(F529)
	S708= IR_MEM.Out=>IR_WB.In                                  Premise(F530)
	S709= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F531)
	S710= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F532)
	S711= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F533)
	S712= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F534)
	S713= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F535)
	S714= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F536)
	S715= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F537)
	S716= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F538)
	S717= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F539)
	S718= CU_EX.IRFunc1=rT                                      Path(S559,S717)
	S719= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F540)
	S720= CU_EX.IRFunc2=rS                                      Path(S558,S719)
	S721= IR_EX.Out31_26=>CU_EX.Op                              Premise(F541)
	S722= CU_EX.Op=0                                            Path(S557,S721)
	S723= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F542)
	S724= CU_EX.IRFunc=10                                       Path(S562,S723)
	S725= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F543)
	S726= CU_ID.IRFunc1=rT                                      Path(S566,S725)
	S727= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F544)
	S728= CU_ID.IRFunc2=rS                                      Path(S565,S727)
	S729= IR_ID.Out31_26=>CU_ID.Op                              Premise(F545)
	S730= CU_ID.Op=0                                            Path(S564,S729)
	S731= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F546)
	S732= CU_ID.IRFunc=10                                       Path(S569,S731)
	S733= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F547)
	S734= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F548)
	S735= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F549)
	S736= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F550)
	S737= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F551)
	S738= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F552)
	S739= IR_WB.Out31_26=>CU_WB.Op                              Premise(F553)
	S740= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F554)
	S741= CtrlA_MEM=1                                           Premise(F555)
	S742= [A_MEM]=FU(a)                                         A_MEM-Write(S581,S741)
	S743= CtrlA_DMMU1=0                                         Premise(F556)
	S744= CtrlA_DMMU2=0                                         Premise(F557)
	S745= CtrlA_EX=0                                            Premise(F558)
	S746= [A_EX]=FU(a)                                          A_EX-Hold(S510,S745)
	S747= CtrlA_WB=0                                            Premise(F559)
	S748= CtrlB_EX=0                                            Premise(F560)
	S749= [B_EX]=FU(b)                                          B_EX-Hold(S513,S748)
	S750= CtrlB_MEM=0                                           Premise(F561)
	S751= CtrlB_WB=0                                            Premise(F562)
	S752= CtrlICache=0                                          Premise(F563)
	S753= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S517,S752)
	S754= CtrlIMMU=0                                            Premise(F564)
	S755= CtrlConditionReg_WB=0                                 Premise(F565)
	S756= CtrlConditionReg_MEM=1                                Premise(F566)
	S757= [ConditionReg_MEM]=CompareS(32'b0,FU(b))              ConditionReg_MEM-Write(S628,S756)
	S758= CtrlConditionReg_DMMU1=0                              Premise(F567)
	S759= CtrlConditionReg_DMMU2=0                              Premise(F568)
	S760= CtrlIR_DMMU1=0                                        Premise(F569)
	S761= CtrlIR_DMMU2=0                                        Premise(F570)
	S762= CtrlIR_EX=0                                           Premise(F571)
	S763= [IR_EX]={0,rS,rT,rD,0,10}                             IR_EX-Hold(S526,S762)
	S764= CtrlIR_ID=0                                           Premise(F572)
	S765= [IR_ID]={0,rS,rT,rD,0,10}                             IR_ID-Hold(S528,S764)
	S766= CtrlIR_IMMU=0                                         Premise(F573)
	S767= CtrlIR_MEM=1                                          Premise(F574)
	S768= [IR_MEM]={0,rS,rT,rD,0,10}                            IR_MEM-Write(S706,S767)
	S769= CtrlIR_WB=0                                           Premise(F575)
	S770= CtrlGPR=0                                             Premise(F576)
	S771= GPR[rS]=a                                             GPR-Hold(S533,S770)
	S772= GPR[rT]=b                                             GPR-Hold(S534,S770)
	S773= CtrlIAddrReg=0                                        Premise(F577)
	S774= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S536,S773)
	S775= CtrlPC=0                                              Premise(F578)
	S776= CtrlPCInc=0                                           Premise(F579)
	S777= PC[CIA]=addr                                          PC-Hold(S539,S776)
	S778= PC[Out]=addr+4                                        PC-Hold(S540,S775,S776)
	S779= CtrlIMem=0                                            Premise(F580)
	S780= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                    IMem-Hold(S542,S779)
	S781= CtrlICacheReg=0                                       Premise(F581)
	S782= CtrlASIDIn=0                                          Premise(F582)
	S783= CtrlCP0=0                                             Premise(F583)
	S784= CP0[ASID]=pid                                         CP0-Hold(S546,S783)
	S785= CtrlEPCIn=0                                           Premise(F584)
	S786= CtrlExCodeIn=0                                        Premise(F585)
	S787= CtrlIRMux=0                                           Premise(F586)

MEM	S788= A_MEM.Out=FU(a)                                       A_MEM-Out(S742)
	S789= A_MEM.Out1_0={FU(a)}[1:0]                             A_MEM-Out(S742)
	S790= A_MEM.Out4_0={FU(a)}[4:0]                             A_MEM-Out(S742)
	S791= A_EX.Out=FU(a)                                        A_EX-Out(S746)
	S792= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S746)
	S793= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S746)
	S794= B_EX.Out=FU(b)                                        B_EX-Out(S749)
	S795= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S749)
	S796= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S749)
	S797= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))            ConditionReg_MEM-Out(S757)
	S798= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_MEM-Out(S757)
	S799= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_MEM-Out(S757)
	S800= IR_EX.Out={0,rS,rT,rD,0,10}                           IR_EX-Out(S763)
	S801= IR_EX.Out31_26=0                                      IR_EX-Out(S763)
	S802= IR_EX.Out25_21=rS                                     IR_EX-Out(S763)
	S803= IR_EX.Out20_16=rT                                     IR_EX-Out(S763)
	S804= IR_EX.Out15_11=rD                                     IR_EX-Out(S763)
	S805= IR_EX.Out10_6=0                                       IR_EX-Out(S763)
	S806= IR_EX.Out5_0=10                                       IR_EX-Out(S763)
	S807= IR_ID.Out={0,rS,rT,rD,0,10}                           IR-Out(S765)
	S808= IR_ID.Out31_26=0                                      IR-Out(S765)
	S809= IR_ID.Out25_21=rS                                     IR-Out(S765)
	S810= IR_ID.Out20_16=rT                                     IR-Out(S765)
	S811= IR_ID.Out15_11=rD                                     IR-Out(S765)
	S812= IR_ID.Out10_6=0                                       IR-Out(S765)
	S813= IR_ID.Out5_0=10                                       IR-Out(S765)
	S814= IR_MEM.Out={0,rS,rT,rD,0,10}                          IR_MEM-Out(S768)
	S815= IR_MEM.Out31_26=0                                     IR_MEM-Out(S768)
	S816= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S768)
	S817= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S768)
	S818= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S768)
	S819= IR_MEM.Out10_6=0                                      IR_MEM-Out(S768)
	S820= IR_MEM.Out5_0=10                                      IR_MEM-Out(S768)
	S821= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S774)
	S822= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S774)
	S823= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S774)
	S824= PC.CIA=addr                                           PC-Out(S777)
	S825= PC.CIA31_28=addr[31:28]                               PC-Out(S777)
	S826= PC.Out=addr+4                                         PC-Out(S778)
	S827= CP0.ASID=pid                                          CP0-Read-ASID(S784)
	S828= A_MEM.Out=>A_DMMU1.In                                 Premise(F587)
	S829= A_DMMU1.In=FU(a)                                      Path(S788,S828)
	S830= A_DMMU1.Out=>A_DMMU2.In                               Premise(F588)
	S831= FU.OutID1=>A_EX.In                                    Premise(F589)
	S832= A_EX.Out=>A_MEM.In                                    Premise(F590)
	S833= A_MEM.In=FU(a)                                        Path(S791,S832)
	S834= A_DMMU2.Out=>A_WB.In                                  Premise(F591)
	S835= A_MEM.Out=>A_WB.In                                    Premise(F592)
	S836= A_WB.In=FU(a)                                         Path(S788,S835)
	S837= FU.OutID2=>B_EX.In                                    Premise(F593)
	S838= B_MEM.Out=>B_WB.In                                    Premise(F594)
	S839= B_EX.Out=>CMPU.B                                      Premise(F595)
	S840= CMPU.B=FU(b)                                          Path(S794,S839)
	S841= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F596)
	S842= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F597)
	S843= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F598)
	S844= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F599)
	S845= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F600)
	S846= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F601)
	S847= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F602)
	S848= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F603)
	S849= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F604)
	S850= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F605)
	S851= FU.Bub_ID=>CU_ID.Bub                                  Premise(F606)
	S852= FU.Halt_ID=>CU_ID.Halt                                Premise(F607)
	S853= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F608)
	S854= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F609)
	S855= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F610)
	S856= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F611)
	S857= FU.Bub_IF=>CU_IF.Bub                                  Premise(F612)
	S858= FU.Halt_IF=>CU_IF.Halt                                Premise(F613)
	S859= ICache.Hit=>CU_IF.ICacheHit                           Premise(F614)
	S860= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F615)
	S861= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F616)
	S862= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F617)
	S863= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F618)
	S864= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F619)
	S865= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F620)
	S866= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F621)
	S867= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F622)
	S868= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F623)
	S869= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F624)
	S870= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F625)
	S871= ConditionReg_WB.Out=>CU_WB.zero                       Premise(F626)
	S872= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F627)
	S873= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))           Path(S797,S872)
	S874= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F628)
	S875= CMPU.zero=>ConditionReg_MEM.In                        Premise(F629)
	S876= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F630)
	S877= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F631)
	S878= ConditionReg_WB.In=CompareS(32'b0,FU(b))              Path(S797,S877)
	S879= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F632)
	S880= ICache.Hit=>FU.ICacheHit                              Premise(F633)
	S881= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F634)
	S882= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F635)
	S883= IR_EX.Out=>FU.IR_EX                                   Premise(F636)
	S884= FU.IR_EX={0,rS,rT,rD,0,10}                            Path(S800,S883)
	S885= IR_ID.Out=>FU.IR_ID                                   Premise(F637)
	S886= FU.IR_ID={0,rS,rT,rD,0,10}                            Path(S807,S885)
	S887= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F638)
	S888= IR_MEM.Out=>FU.IR_MEM                                 Premise(F639)
	S889= FU.IR_MEM={0,rS,rT,rD,0,10}                           Path(S814,S888)
	S890= IR_WB.Out=>FU.IR_WB                                   Premise(F640)
	S891= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F641)
	S892= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F642)
	S893= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F643)
	S894= FU.InEX_WReg=rD                                       Path(S804,S893)
	S895= GPR.Rdata1=>FU.InID1                                  Premise(F644)
	S896= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F645)
	S897= FU.InID1_RReg=rS                                      Path(S809,S896)
	S898= GPR.Rdata2=>FU.InID2                                  Premise(F646)
	S899= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F647)
	S900= FU.InID2_RReg=rT                                      Path(S810,S899)
	S901= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F648)
	S902= FU.InMEM_WReg=rD                                      Path(S818,S901)
	S903= A_WB.Out=>FU.InWB                                     Premise(F649)
	S904= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F650)
	S905= IR_ID.Out25_21=>GPR.RReg1                             Premise(F651)
	S906= GPR.RReg1=rS                                          Path(S809,S905)
	S907= GPR.Rdata1=a                                          GPR-Read(S906,S771)
	S908= FU.InID1=a                                            Path(S907,S895)
	S909= FU.OutID1=FU(a)                                       FU-Forward(S908)
	S910= A_EX.In=FU(a)                                         Path(S909,S831)
	S911= IR_ID.Out20_16=>GPR.RReg2                             Premise(F652)
	S912= GPR.RReg2=rT                                          Path(S810,S911)
	S913= GPR.Rdata2=b                                          GPR-Read(S912,S772)
	S914= FU.InID2=b                                            Path(S913,S898)
	S915= FU.OutID2=FU(b)                                       FU-Forward(S914)
	S916= B_EX.In=FU(b)                                         Path(S915,S837)
	S917= A_WB.Out=>GPR.WData                                   Premise(F653)
	S918= IR_WB.Out15_11=>GPR.WReg                              Premise(F654)
	S919= IMMU.Addr=>IAddrReg.In                                Premise(F655)
	S920= PC.Out=>ICache.IEA                                    Premise(F656)
	S921= ICache.IEA=addr+4                                     Path(S826,S920)
	S922= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S921)
	S923= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S922,S859)
	S924= FU.ICacheHit=ICacheHit(addr+4)                        Path(S922,S880)
	S925= PC.Out=>ICache.IEA                                    Premise(F657)
	S926= IMem.MEM8WordOut=>ICache.WData                        Premise(F658)
	S927= ICache.Out=>ICacheReg.In                              Premise(F659)
	S928= PC.Out=>IMMU.IEA                                      Premise(F660)
	S929= IMMU.IEA=addr+4                                       Path(S826,S928)
	S930= CP0.ASID=>IMMU.PID                                    Premise(F661)
	S931= IMMU.PID=pid                                          Path(S827,S930)
	S932= IMMU.Addr={pid,addr+4}                                IMMU-Search(S931,S929)
	S933= IAddrReg.In={pid,addr+4}                              Path(S932,S919)
	S934= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S931,S929)
	S935= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S934,S860)
	S936= IAddrReg.Out=>IMem.RAddr                              Premise(F662)
	S937= IMem.RAddr={pid,addr}                                 Path(S821,S936)
	S938= IMem.Out={0,rS,rT,rD,0,10}                            IMem-Read(S937,S780)
	S939= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S937,S780)
	S940= ICache.WData=IMemGet8Word({pid,addr})                 Path(S939,S926)
	S941= ICacheReg.Out=>IRMux.CacheData                        Premise(F663)
	S942= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F664)
	S943= IMem.Out=>IRMux.MemData                               Premise(F665)
	S944= IRMux.MemData={0,rS,rT,rD,0,10}                       Path(S938,S943)
	S945= IRMux.Out={0,rS,rT,rD,0,10}                           IRMux-Select2(S944)
	S946= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F666)
	S947= IR_MEM.Out=>IR_DMMU1.In                               Premise(F667)
	S948= IR_DMMU1.In={0,rS,rT,rD,0,10}                         Path(S814,S947)
	S949= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F668)
	S950= IR_ID.Out=>IR_EX.In                                   Premise(F669)
	S951= IR_EX.In={0,rS,rT,rD,0,10}                            Path(S807,S950)
	S952= ICache.Out=>IR_ID.In                                  Premise(F670)
	S953= IRMux.Out=>IR_ID.In                                   Premise(F671)
	S954= IR_ID.In={0,rS,rT,rD,0,10}                            Path(S945,S953)
	S955= ICache.Out=>IR_IMMU.In                                Premise(F672)
	S956= IR_EX.Out=>IR_MEM.In                                  Premise(F673)
	S957= IR_MEM.In={0,rS,rT,rD,0,10}                           Path(S800,S956)
	S958= IR_DMMU2.Out=>IR_WB.In                                Premise(F674)
	S959= IR_MEM.Out=>IR_WB.In                                  Premise(F675)
	S960= IR_WB.In={0,rS,rT,rD,0,10}                            Path(S814,S959)
	S961= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F676)
	S962= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F677)
	S963= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F678)
	S964= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F679)
	S965= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F680)
	S966= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F681)
	S967= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F682)
	S968= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F683)
	S969= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F684)
	S970= CU_EX.IRFunc1=rT                                      Path(S803,S969)
	S971= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F685)
	S972= CU_EX.IRFunc2=rS                                      Path(S802,S971)
	S973= IR_EX.Out31_26=>CU_EX.Op                              Premise(F686)
	S974= CU_EX.Op=0                                            Path(S801,S973)
	S975= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F687)
	S976= CU_EX.IRFunc=10                                       Path(S806,S975)
	S977= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F688)
	S978= CU_ID.IRFunc1=rT                                      Path(S810,S977)
	S979= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F689)
	S980= CU_ID.IRFunc2=rS                                      Path(S809,S979)
	S981= IR_ID.Out31_26=>CU_ID.Op                              Premise(F690)
	S982= CU_ID.Op=0                                            Path(S808,S981)
	S983= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F691)
	S984= CU_ID.IRFunc=10                                       Path(S813,S983)
	S985= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F692)
	S986= CU_MEM.IRFunc1=rT                                     Path(S817,S985)
	S987= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F693)
	S988= CU_MEM.IRFunc2=rS                                     Path(S816,S987)
	S989= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F694)
	S990= CU_MEM.Op=0                                           Path(S815,S989)
	S991= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F695)
	S992= CU_MEM.IRFunc=10                                      Path(S820,S991)
	S993= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F696)
	S994= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F697)
	S995= IR_WB.Out31_26=>CU_WB.Op                              Premise(F698)
	S996= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F699)
	S997= CtrlA_MEM=0                                           Premise(F700)
	S998= [A_MEM]=FU(a)                                         A_MEM-Hold(S742,S997)
	S999= CtrlA_DMMU1=1                                         Premise(F701)
	S1000= [A_DMMU1]=FU(a)                                      A_DMMU1-Write(S829,S999)
	S1001= CtrlA_DMMU2=0                                        Premise(F702)
	S1002= CtrlA_EX=0                                           Premise(F703)
	S1003= [A_EX]=FU(a)                                         A_EX-Hold(S746,S1002)
	S1004= CtrlA_WB=1                                           Premise(F704)
	S1005= [A_WB]=FU(a)                                         A_WB-Write(S836,S1004)
	S1006= CtrlB_EX=0                                           Premise(F705)
	S1007= [B_EX]=FU(b)                                         B_EX-Hold(S749,S1006)
	S1008= CtrlB_MEM=0                                          Premise(F706)
	S1009= CtrlB_WB=1                                           Premise(F707)
	S1010= CtrlICache=0                                         Premise(F708)
	S1011= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S753,S1010)
	S1012= CtrlIMMU=0                                           Premise(F709)
	S1013= CtrlConditionReg_WB=1                                Premise(F710)
	S1014= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Write(S878,S1013)
	S1015= CtrlConditionReg_MEM=0                               Premise(F711)
	S1016= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S757,S1015)
	S1017= CtrlConditionReg_DMMU1=1                             Premise(F712)
	S1018= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Write(S873,S1017)
	S1019= CtrlConditionReg_DMMU2=0                             Premise(F713)
	S1020= CtrlIR_DMMU1=1                                       Premise(F714)
	S1021= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Write(S948,S1020)
	S1022= CtrlIR_DMMU2=0                                       Premise(F715)
	S1023= CtrlIR_EX=0                                          Premise(F716)
	S1024= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S763,S1023)
	S1025= CtrlIR_ID=0                                          Premise(F717)
	S1026= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S765,S1025)
	S1027= CtrlIR_IMMU=0                                        Premise(F718)
	S1028= CtrlIR_MEM=0                                         Premise(F719)
	S1029= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S768,S1028)
	S1030= CtrlIR_WB=1                                          Premise(F720)
	S1031= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Write(S960,S1030)
	S1032= CtrlGPR=0                                            Premise(F721)
	S1033= GPR[rS]=a                                            GPR-Hold(S771,S1032)
	S1034= GPR[rT]=b                                            GPR-Hold(S772,S1032)
	S1035= CtrlIAddrReg=0                                       Premise(F722)
	S1036= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S774,S1035)
	S1037= CtrlPC=0                                             Premise(F723)
	S1038= CtrlPCInc=0                                          Premise(F724)
	S1039= PC[CIA]=addr                                         PC-Hold(S777,S1038)
	S1040= PC[Out]=addr+4                                       PC-Hold(S778,S1037,S1038)
	S1041= CtrlIMem=0                                           Premise(F725)
	S1042= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S780,S1041)
	S1043= CtrlICacheReg=0                                      Premise(F726)
	S1044= CtrlASIDIn=0                                         Premise(F727)
	S1045= CtrlCP0=0                                            Premise(F728)
	S1046= CP0[ASID]=pid                                        CP0-Hold(S784,S1045)
	S1047= CtrlEPCIn=0                                          Premise(F729)
	S1048= CtrlExCodeIn=0                                       Premise(F730)
	S1049= CtrlIRMux=0                                          Premise(F731)

DMMU1	S1050= A_MEM.Out=FU(a)                                      A_MEM-Out(S998)
	S1051= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S998)
	S1052= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S998)
	S1053= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1000)
	S1054= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1000)
	S1055= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1000)
	S1056= A_EX.Out=FU(a)                                       A_EX-Out(S1003)
	S1057= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1003)
	S1058= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1003)
	S1059= A_WB.Out=FU(a)                                       A_WB-Out(S1005)
	S1060= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1005)
	S1061= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1005)
	S1062= B_EX.Out=FU(b)                                       B_EX-Out(S1007)
	S1063= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1007)
	S1064= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1007)
	S1065= ConditionReg_WB.Out=CompareS(32'b0,FU(b))            ConditionReg_WB-Out(S1014)
	S1066= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_WB-Out(S1014)
	S1067= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_WB-Out(S1014)
	S1068= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))           ConditionReg_MEM-Out(S1016)
	S1069= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0] ConditionReg_MEM-Out(S1016)
	S1070= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0] ConditionReg_MEM-Out(S1016)
	S1071= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU1-Out(S1018)
	S1072= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S1018)
	S1073= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S1018)
	S1074= IR_DMMU1.Out={0,rS,rT,rD,0,10}                       IR_DMMU1-Out(S1021)
	S1075= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1021)
	S1076= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1021)
	S1077= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1021)
	S1078= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1021)
	S1079= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1021)
	S1080= IR_DMMU1.Out5_0=10                                   IR_DMMU1-Out(S1021)
	S1081= IR_EX.Out={0,rS,rT,rD,0,10}                          IR_EX-Out(S1024)
	S1082= IR_EX.Out31_26=0                                     IR_EX-Out(S1024)
	S1083= IR_EX.Out25_21=rS                                    IR_EX-Out(S1024)
	S1084= IR_EX.Out20_16=rT                                    IR_EX-Out(S1024)
	S1085= IR_EX.Out15_11=rD                                    IR_EX-Out(S1024)
	S1086= IR_EX.Out10_6=0                                      IR_EX-Out(S1024)
	S1087= IR_EX.Out5_0=10                                      IR_EX-Out(S1024)
	S1088= IR_ID.Out={0,rS,rT,rD,0,10}                          IR-Out(S1026)
	S1089= IR_ID.Out31_26=0                                     IR-Out(S1026)
	S1090= IR_ID.Out25_21=rS                                    IR-Out(S1026)
	S1091= IR_ID.Out20_16=rT                                    IR-Out(S1026)
	S1092= IR_ID.Out15_11=rD                                    IR-Out(S1026)
	S1093= IR_ID.Out10_6=0                                      IR-Out(S1026)
	S1094= IR_ID.Out5_0=10                                      IR-Out(S1026)
	S1095= IR_MEM.Out={0,rS,rT,rD,0,10}                         IR_MEM-Out(S1029)
	S1096= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1029)
	S1097= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1029)
	S1098= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1029)
	S1099= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1029)
	S1100= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1029)
	S1101= IR_MEM.Out5_0=10                                     IR_MEM-Out(S1029)
	S1102= IR_WB.Out={0,rS,rT,rD,0,10}                          IR-Out(S1031)
	S1103= IR_WB.Out31_26=0                                     IR-Out(S1031)
	S1104= IR_WB.Out25_21=rS                                    IR-Out(S1031)
	S1105= IR_WB.Out20_16=rT                                    IR-Out(S1031)
	S1106= IR_WB.Out15_11=rD                                    IR-Out(S1031)
	S1107= IR_WB.Out10_6=0                                      IR-Out(S1031)
	S1108= IR_WB.Out5_0=10                                      IR-Out(S1031)
	S1109= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1036)
	S1110= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1036)
	S1111= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1036)
	S1112= PC.CIA=addr                                          PC-Out(S1039)
	S1113= PC.CIA31_28=addr[31:28]                              PC-Out(S1039)
	S1114= PC.Out=addr+4                                        PC-Out(S1040)
	S1115= CP0.ASID=pid                                         CP0-Read-ASID(S1046)
	S1116= A_MEM.Out=>A_DMMU1.In                                Premise(F732)
	S1117= A_DMMU1.In=FU(a)                                     Path(S1050,S1116)
	S1118= A_DMMU1.Out=>A_DMMU2.In                              Premise(F733)
	S1119= A_DMMU2.In=FU(a)                                     Path(S1053,S1118)
	S1120= FU.OutID1=>A_EX.In                                   Premise(F734)
	S1121= A_EX.Out=>A_MEM.In                                   Premise(F735)
	S1122= A_MEM.In=FU(a)                                       Path(S1056,S1121)
	S1123= A_DMMU2.Out=>A_WB.In                                 Premise(F736)
	S1124= A_MEM.Out=>A_WB.In                                   Premise(F737)
	S1125= A_WB.In=FU(a)                                        Path(S1050,S1124)
	S1126= FU.OutID2=>B_EX.In                                   Premise(F738)
	S1127= B_MEM.Out=>B_WB.In                                   Premise(F739)
	S1128= B_EX.Out=>CMPU.B                                     Premise(F740)
	S1129= CMPU.B=FU(b)                                         Path(S1062,S1128)
	S1130= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F741)
	S1131= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F742)
	S1132= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F743)
	S1133= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F744)
	S1134= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F745)
	S1135= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F746)
	S1136= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F747)
	S1137= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F748)
	S1138= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F749)
	S1139= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F750)
	S1140= FU.Bub_ID=>CU_ID.Bub                                 Premise(F751)
	S1141= FU.Halt_ID=>CU_ID.Halt                               Premise(F752)
	S1142= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F753)
	S1143= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F754)
	S1144= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F755)
	S1145= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F756)
	S1146= FU.Bub_IF=>CU_IF.Bub                                 Premise(F757)
	S1147= FU.Halt_IF=>CU_IF.Halt                               Premise(F758)
	S1148= ICache.Hit=>CU_IF.ICacheHit                          Premise(F759)
	S1149= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F760)
	S1150= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F761)
	S1151= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F762)
	S1152= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F763)
	S1153= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F764)
	S1154= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F765)
	S1155= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F766)
	S1156= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F767)
	S1157= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F768)
	S1158= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F769)
	S1159= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F770)
	S1160= ConditionReg_WB.Out=>CU_WB.zero                      Premise(F771)
	S1161= CU_WB.zero=CompareS(32'b0,FU(b))                     Path(S1065,S1160)
	S1162= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F772)
	S1163= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))          Path(S1068,S1162)
	S1164= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F773)
	S1165= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))          Path(S1071,S1164)
	S1166= CMPU.zero=>ConditionReg_MEM.In                       Premise(F774)
	S1167= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F775)
	S1168= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F776)
	S1169= ConditionReg_WB.In=CompareS(32'b0,FU(b))             Path(S1068,S1168)
	S1170= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F777)
	S1171= ICache.Hit=>FU.ICacheHit                             Premise(F778)
	S1172= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F779)
	S1173= FU.IR_DMMU1={0,rS,rT,rD,0,10}                        Path(S1074,S1172)
	S1174= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F780)
	S1175= IR_EX.Out=>FU.IR_EX                                  Premise(F781)
	S1176= FU.IR_EX={0,rS,rT,rD,0,10}                           Path(S1081,S1175)
	S1177= IR_ID.Out=>FU.IR_ID                                  Premise(F782)
	S1178= FU.IR_ID={0,rS,rT,rD,0,10}                           Path(S1088,S1177)
	S1179= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F783)
	S1180= IR_MEM.Out=>FU.IR_MEM                                Premise(F784)
	S1181= FU.IR_MEM={0,rS,rT,rD,0,10}                          Path(S1095,S1180)
	S1182= IR_WB.Out=>FU.IR_WB                                  Premise(F785)
	S1183= FU.IR_WB={0,rS,rT,rD,0,10}                           Path(S1102,S1182)
	S1184= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F786)
	S1185= FU.InDMMU1_WReg=rD                                   Path(S1078,S1184)
	S1186= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F787)
	S1187= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F788)
	S1188= FU.InEX_WReg=rD                                      Path(S1085,S1187)
	S1189= GPR.Rdata1=>FU.InID1                                 Premise(F789)
	S1190= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F790)
	S1191= FU.InID1_RReg=rS                                     Path(S1090,S1190)
	S1192= GPR.Rdata2=>FU.InID2                                 Premise(F791)
	S1193= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F792)
	S1194= FU.InID2_RReg=rT                                     Path(S1091,S1193)
	S1195= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F793)
	S1196= FU.InMEM_WReg=rD                                     Path(S1099,S1195)
	S1197= A_WB.Out=>FU.InWB                                    Premise(F794)
	S1198= FU.InWB=FU(a)                                        Path(S1059,S1197)
	S1199= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F795)
	S1200= FU.InWB_WReg=rD                                      Path(S1106,S1199)
	S1201= IR_ID.Out25_21=>GPR.RReg1                            Premise(F796)
	S1202= GPR.RReg1=rS                                         Path(S1090,S1201)
	S1203= GPR.Rdata1=a                                         GPR-Read(S1202,S1033)
	S1204= FU.InID1=a                                           Path(S1203,S1189)
	S1205= FU.OutID1=FU(a)                                      FU-Forward(S1204)
	S1206= A_EX.In=FU(a)                                        Path(S1205,S1120)
	S1207= IR_ID.Out20_16=>GPR.RReg2                            Premise(F797)
	S1208= GPR.RReg2=rT                                         Path(S1091,S1207)
	S1209= GPR.Rdata2=b                                         GPR-Read(S1208,S1034)
	S1210= FU.InID2=b                                           Path(S1209,S1192)
	S1211= FU.OutID2=FU(b)                                      FU-Forward(S1210)
	S1212= B_EX.In=FU(b)                                        Path(S1211,S1126)
	S1213= A_WB.Out=>GPR.WData                                  Premise(F798)
	S1214= GPR.WData=FU(a)                                      Path(S1059,S1213)
	S1215= IR_WB.Out15_11=>GPR.WReg                             Premise(F799)
	S1216= GPR.WReg=rD                                          Path(S1106,S1215)
	S1217= IMMU.Addr=>IAddrReg.In                               Premise(F800)
	S1218= PC.Out=>ICache.IEA                                   Premise(F801)
	S1219= ICache.IEA=addr+4                                    Path(S1114,S1218)
	S1220= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1219)
	S1221= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1220,S1148)
	S1222= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1220,S1171)
	S1223= PC.Out=>ICache.IEA                                   Premise(F802)
	S1224= IMem.MEM8WordOut=>ICache.WData                       Premise(F803)
	S1225= ICache.Out=>ICacheReg.In                             Premise(F804)
	S1226= PC.Out=>IMMU.IEA                                     Premise(F805)
	S1227= IMMU.IEA=addr+4                                      Path(S1114,S1226)
	S1228= CP0.ASID=>IMMU.PID                                   Premise(F806)
	S1229= IMMU.PID=pid                                         Path(S1115,S1228)
	S1230= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1229,S1227)
	S1231= IAddrReg.In={pid,addr+4}                             Path(S1230,S1217)
	S1232= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1229,S1227)
	S1233= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1232,S1149)
	S1234= IAddrReg.Out=>IMem.RAddr                             Premise(F807)
	S1235= IMem.RAddr={pid,addr}                                Path(S1109,S1234)
	S1236= IMem.Out={0,rS,rT,rD,0,10}                           IMem-Read(S1235,S1042)
	S1237= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1235,S1042)
	S1238= ICache.WData=IMemGet8Word({pid,addr})                Path(S1237,S1224)
	S1239= ICacheReg.Out=>IRMux.CacheData                       Premise(F808)
	S1240= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F809)
	S1241= IMem.Out=>IRMux.MemData                              Premise(F810)
	S1242= IRMux.MemData={0,rS,rT,rD,0,10}                      Path(S1236,S1241)
	S1243= IRMux.Out={0,rS,rT,rD,0,10}                          IRMux-Select2(S1242)
	S1244= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F811)
	S1245= IR_MEM.Out=>IR_DMMU1.In                              Premise(F812)
	S1246= IR_DMMU1.In={0,rS,rT,rD,0,10}                        Path(S1095,S1245)
	S1247= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F813)
	S1248= IR_DMMU2.In={0,rS,rT,rD,0,10}                        Path(S1074,S1247)
	S1249= IR_ID.Out=>IR_EX.In                                  Premise(F814)
	S1250= IR_EX.In={0,rS,rT,rD,0,10}                           Path(S1088,S1249)
	S1251= ICache.Out=>IR_ID.In                                 Premise(F815)
	S1252= IRMux.Out=>IR_ID.In                                  Premise(F816)
	S1253= IR_ID.In={0,rS,rT,rD,0,10}                           Path(S1243,S1252)
	S1254= ICache.Out=>IR_IMMU.In                               Premise(F817)
	S1255= IR_EX.Out=>IR_MEM.In                                 Premise(F818)
	S1256= IR_MEM.In={0,rS,rT,rD,0,10}                          Path(S1081,S1255)
	S1257= IR_DMMU2.Out=>IR_WB.In                               Premise(F819)
	S1258= IR_MEM.Out=>IR_WB.In                                 Premise(F820)
	S1259= IR_WB.In={0,rS,rT,rD,0,10}                           Path(S1095,S1258)
	S1260= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F821)
	S1261= CU_DMMU1.IRFunc1=rT                                  Path(S1077,S1260)
	S1262= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F822)
	S1263= CU_DMMU1.IRFunc2=rS                                  Path(S1076,S1262)
	S1264= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F823)
	S1265= CU_DMMU1.Op=0                                        Path(S1075,S1264)
	S1266= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F824)
	S1267= CU_DMMU1.IRFunc=10                                   Path(S1080,S1266)
	S1268= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F825)
	S1269= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F826)
	S1270= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F827)
	S1271= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F828)
	S1272= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F829)
	S1273= CU_EX.IRFunc1=rT                                     Path(S1084,S1272)
	S1274= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F830)
	S1275= CU_EX.IRFunc2=rS                                     Path(S1083,S1274)
	S1276= IR_EX.Out31_26=>CU_EX.Op                             Premise(F831)
	S1277= CU_EX.Op=0                                           Path(S1082,S1276)
	S1278= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F832)
	S1279= CU_EX.IRFunc=10                                      Path(S1087,S1278)
	S1280= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F833)
	S1281= CU_ID.IRFunc1=rT                                     Path(S1091,S1280)
	S1282= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F834)
	S1283= CU_ID.IRFunc2=rS                                     Path(S1090,S1282)
	S1284= IR_ID.Out31_26=>CU_ID.Op                             Premise(F835)
	S1285= CU_ID.Op=0                                           Path(S1089,S1284)
	S1286= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F836)
	S1287= CU_ID.IRFunc=10                                      Path(S1094,S1286)
	S1288= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F837)
	S1289= CU_MEM.IRFunc1=rT                                    Path(S1098,S1288)
	S1290= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F838)
	S1291= CU_MEM.IRFunc2=rS                                    Path(S1097,S1290)
	S1292= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F839)
	S1293= CU_MEM.Op=0                                          Path(S1096,S1292)
	S1294= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F840)
	S1295= CU_MEM.IRFunc=10                                     Path(S1101,S1294)
	S1296= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F841)
	S1297= CU_WB.IRFunc1=rT                                     Path(S1105,S1296)
	S1298= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F842)
	S1299= CU_WB.IRFunc2=rS                                     Path(S1104,S1298)
	S1300= IR_WB.Out31_26=>CU_WB.Op                             Premise(F843)
	S1301= CU_WB.Op=0                                           Path(S1103,S1300)
	S1302= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F844)
	S1303= CU_WB.IRFunc=10                                      Path(S1108,S1302)
	S1304= CtrlA_MEM=0                                          Premise(F845)
	S1305= [A_MEM]=FU(a)                                        A_MEM-Hold(S998,S1304)
	S1306= CtrlA_DMMU1=0                                        Premise(F846)
	S1307= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1000,S1306)
	S1308= CtrlA_DMMU2=1                                        Premise(F847)
	S1309= [A_DMMU2]=FU(a)                                      A_DMMU2-Write(S1119,S1308)
	S1310= CtrlA_EX=0                                           Premise(F848)
	S1311= [A_EX]=FU(a)                                         A_EX-Hold(S1003,S1310)
	S1312= CtrlA_WB=0                                           Premise(F849)
	S1313= [A_WB]=FU(a)                                         A_WB-Hold(S1005,S1312)
	S1314= CtrlB_EX=0                                           Premise(F850)
	S1315= [B_EX]=FU(b)                                         B_EX-Hold(S1007,S1314)
	S1316= CtrlB_MEM=0                                          Premise(F851)
	S1317= CtrlB_WB=0                                           Premise(F852)
	S1318= CtrlICache=0                                         Premise(F853)
	S1319= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1011,S1318)
	S1320= CtrlIMMU=0                                           Premise(F854)
	S1321= CtrlConditionReg_WB=0                                Premise(F855)
	S1322= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Hold(S1014,S1321)
	S1323= CtrlConditionReg_MEM=0                               Premise(F856)
	S1324= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S1016,S1323)
	S1325= CtrlConditionReg_DMMU1=0                             Premise(F857)
	S1326= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S1018,S1325)
	S1327= CtrlConditionReg_DMMU2=1                             Premise(F858)
	S1328= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Write(S1165,S1327)
	S1329= CtrlIR_DMMU1=0                                       Premise(F859)
	S1330= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S1021,S1329)
	S1331= CtrlIR_DMMU2=1                                       Premise(F860)
	S1332= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Write(S1248,S1331)
	S1333= CtrlIR_EX=0                                          Premise(F861)
	S1334= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S1024,S1333)
	S1335= CtrlIR_ID=0                                          Premise(F862)
	S1336= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S1026,S1335)
	S1337= CtrlIR_IMMU=0                                        Premise(F863)
	S1338= CtrlIR_MEM=0                                         Premise(F864)
	S1339= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S1029,S1338)
	S1340= CtrlIR_WB=0                                          Premise(F865)
	S1341= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Hold(S1031,S1340)
	S1342= CtrlGPR=0                                            Premise(F866)
	S1343= GPR[rS]=a                                            GPR-Hold(S1033,S1342)
	S1344= GPR[rT]=b                                            GPR-Hold(S1034,S1342)
	S1345= CtrlIAddrReg=0                                       Premise(F867)
	S1346= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1036,S1345)
	S1347= CtrlPC=0                                             Premise(F868)
	S1348= CtrlPCInc=0                                          Premise(F869)
	S1349= PC[CIA]=addr                                         PC-Hold(S1039,S1348)
	S1350= PC[Out]=addr+4                                       PC-Hold(S1040,S1347,S1348)
	S1351= CtrlIMem=0                                           Premise(F870)
	S1352= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S1042,S1351)
	S1353= CtrlICacheReg=0                                      Premise(F871)
	S1354= CtrlASIDIn=0                                         Premise(F872)
	S1355= CtrlCP0=0                                            Premise(F873)
	S1356= CP0[ASID]=pid                                        CP0-Hold(S1046,S1355)
	S1357= CtrlEPCIn=0                                          Premise(F874)
	S1358= CtrlExCodeIn=0                                       Premise(F875)
	S1359= CtrlIRMux=0                                          Premise(F876)

DMMU2	S1360= A_MEM.Out=FU(a)                                      A_MEM-Out(S1305)
	S1361= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S1305)
	S1362= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S1305)
	S1363= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1307)
	S1364= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1307)
	S1365= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1307)
	S1366= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S1309)
	S1367= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S1309)
	S1368= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S1309)
	S1369= A_EX.Out=FU(a)                                       A_EX-Out(S1311)
	S1370= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1311)
	S1371= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1311)
	S1372= A_WB.Out=FU(a)                                       A_WB-Out(S1313)
	S1373= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1313)
	S1374= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1313)
	S1375= B_EX.Out=FU(b)                                       B_EX-Out(S1315)
	S1376= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1315)
	S1377= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1315)
	S1378= ConditionReg_WB.Out=CompareS(32'b0,FU(b))            ConditionReg_WB-Out(S1322)
	S1379= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_WB-Out(S1322)
	S1380= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_WB-Out(S1322)
	S1381= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))           ConditionReg_MEM-Out(S1324)
	S1382= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0] ConditionReg_MEM-Out(S1324)
	S1383= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0] ConditionReg_MEM-Out(S1324)
	S1384= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU1-Out(S1326)
	S1385= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S1326)
	S1386= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S1326)
	S1387= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU2-Out(S1328)
	S1388= ConditionReg_DMMU2.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU2-Out(S1328)
	S1389= ConditionReg_DMMU2.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU2-Out(S1328)
	S1390= IR_DMMU1.Out={0,rS,rT,rD,0,10}                       IR_DMMU1-Out(S1330)
	S1391= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1330)
	S1392= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1330)
	S1393= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1330)
	S1394= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1330)
	S1395= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1330)
	S1396= IR_DMMU1.Out5_0=10                                   IR_DMMU1-Out(S1330)
	S1397= IR_DMMU2.Out={0,rS,rT,rD,0,10}                       IR_DMMU2-Out(S1332)
	S1398= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1332)
	S1399= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1332)
	S1400= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1332)
	S1401= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1332)
	S1402= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1332)
	S1403= IR_DMMU2.Out5_0=10                                   IR_DMMU2-Out(S1332)
	S1404= IR_EX.Out={0,rS,rT,rD,0,10}                          IR_EX-Out(S1334)
	S1405= IR_EX.Out31_26=0                                     IR_EX-Out(S1334)
	S1406= IR_EX.Out25_21=rS                                    IR_EX-Out(S1334)
	S1407= IR_EX.Out20_16=rT                                    IR_EX-Out(S1334)
	S1408= IR_EX.Out15_11=rD                                    IR_EX-Out(S1334)
	S1409= IR_EX.Out10_6=0                                      IR_EX-Out(S1334)
	S1410= IR_EX.Out5_0=10                                      IR_EX-Out(S1334)
	S1411= IR_ID.Out={0,rS,rT,rD,0,10}                          IR-Out(S1336)
	S1412= IR_ID.Out31_26=0                                     IR-Out(S1336)
	S1413= IR_ID.Out25_21=rS                                    IR-Out(S1336)
	S1414= IR_ID.Out20_16=rT                                    IR-Out(S1336)
	S1415= IR_ID.Out15_11=rD                                    IR-Out(S1336)
	S1416= IR_ID.Out10_6=0                                      IR-Out(S1336)
	S1417= IR_ID.Out5_0=10                                      IR-Out(S1336)
	S1418= IR_MEM.Out={0,rS,rT,rD,0,10}                         IR_MEM-Out(S1339)
	S1419= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1339)
	S1420= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1339)
	S1421= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1339)
	S1422= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1339)
	S1423= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1339)
	S1424= IR_MEM.Out5_0=10                                     IR_MEM-Out(S1339)
	S1425= IR_WB.Out={0,rS,rT,rD,0,10}                          IR-Out(S1341)
	S1426= IR_WB.Out31_26=0                                     IR-Out(S1341)
	S1427= IR_WB.Out25_21=rS                                    IR-Out(S1341)
	S1428= IR_WB.Out20_16=rT                                    IR-Out(S1341)
	S1429= IR_WB.Out15_11=rD                                    IR-Out(S1341)
	S1430= IR_WB.Out10_6=0                                      IR-Out(S1341)
	S1431= IR_WB.Out5_0=10                                      IR-Out(S1341)
	S1432= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1346)
	S1433= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1346)
	S1434= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1346)
	S1435= PC.CIA=addr                                          PC-Out(S1349)
	S1436= PC.CIA31_28=addr[31:28]                              PC-Out(S1349)
	S1437= PC.Out=addr+4                                        PC-Out(S1350)
	S1438= CP0.ASID=pid                                         CP0-Read-ASID(S1356)
	S1439= A_MEM.Out=>A_DMMU1.In                                Premise(F877)
	S1440= A_DMMU1.In=FU(a)                                     Path(S1360,S1439)
	S1441= A_DMMU1.Out=>A_DMMU2.In                              Premise(F878)
	S1442= A_DMMU2.In=FU(a)                                     Path(S1363,S1441)
	S1443= FU.OutID1=>A_EX.In                                   Premise(F879)
	S1444= A_EX.Out=>A_MEM.In                                   Premise(F880)
	S1445= A_MEM.In=FU(a)                                       Path(S1369,S1444)
	S1446= A_DMMU2.Out=>A_WB.In                                 Premise(F881)
	S1447= A_WB.In=FU(a)                                        Path(S1366,S1446)
	S1448= A_MEM.Out=>A_WB.In                                   Premise(F882)
	S1449= FU.OutID2=>B_EX.In                                   Premise(F883)
	S1450= B_MEM.Out=>B_WB.In                                   Premise(F884)
	S1451= B_EX.Out=>CMPU.B                                     Premise(F885)
	S1452= CMPU.B=FU(b)                                         Path(S1375,S1451)
	S1453= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F886)
	S1454= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F887)
	S1455= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F888)
	S1456= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F889)
	S1457= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F890)
	S1458= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F891)
	S1459= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F892)
	S1460= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F893)
	S1461= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F894)
	S1462= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F895)
	S1463= FU.Bub_ID=>CU_ID.Bub                                 Premise(F896)
	S1464= FU.Halt_ID=>CU_ID.Halt                               Premise(F897)
	S1465= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F898)
	S1466= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F899)
	S1467= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F900)
	S1468= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F901)
	S1469= FU.Bub_IF=>CU_IF.Bub                                 Premise(F902)
	S1470= FU.Halt_IF=>CU_IF.Halt                               Premise(F903)
	S1471= ICache.Hit=>CU_IF.ICacheHit                          Premise(F904)
	S1472= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F905)
	S1473= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F906)
	S1474= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F907)
	S1475= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F908)
	S1476= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F909)
	S1477= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F910)
	S1478= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F911)
	S1479= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F912)
	S1480= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F913)
	S1481= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F914)
	S1482= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F915)
	S1483= ConditionReg_WB.Out=>CU_WB.zero                      Premise(F916)
	S1484= CU_WB.zero=CompareS(32'b0,FU(b))                     Path(S1378,S1483)
	S1485= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F917)
	S1486= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))          Path(S1381,S1485)
	S1487= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F918)
	S1488= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))          Path(S1384,S1487)
	S1489= CMPU.zero=>ConditionReg_MEM.In                       Premise(F919)
	S1490= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F920)
	S1491= ConditionReg_WB.In=CompareS(32'b0,FU(b))             Path(S1387,S1490)
	S1492= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F921)
	S1493= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F922)
	S1494= ICache.Hit=>FU.ICacheHit                             Premise(F923)
	S1495= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F924)
	S1496= FU.IR_DMMU1={0,rS,rT,rD,0,10}                        Path(S1390,S1495)
	S1497= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F925)
	S1498= FU.IR_DMMU2={0,rS,rT,rD,0,10}                        Path(S1397,S1497)
	S1499= IR_EX.Out=>FU.IR_EX                                  Premise(F926)
	S1500= FU.IR_EX={0,rS,rT,rD,0,10}                           Path(S1404,S1499)
	S1501= IR_ID.Out=>FU.IR_ID                                  Premise(F927)
	S1502= FU.IR_ID={0,rS,rT,rD,0,10}                           Path(S1411,S1501)
	S1503= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F928)
	S1504= IR_MEM.Out=>FU.IR_MEM                                Premise(F929)
	S1505= FU.IR_MEM={0,rS,rT,rD,0,10}                          Path(S1418,S1504)
	S1506= IR_WB.Out=>FU.IR_WB                                  Premise(F930)
	S1507= FU.IR_WB={0,rS,rT,rD,0,10}                           Path(S1425,S1506)
	S1508= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F931)
	S1509= FU.InDMMU1_WReg=rD                                   Path(S1394,S1508)
	S1510= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F932)
	S1511= FU.InDMMU2_WReg=rD                                   Path(S1401,S1510)
	S1512= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F933)
	S1513= FU.InEX_WReg=rD                                      Path(S1408,S1512)
	S1514= GPR.Rdata1=>FU.InID1                                 Premise(F934)
	S1515= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F935)
	S1516= FU.InID1_RReg=rS                                     Path(S1413,S1515)
	S1517= GPR.Rdata2=>FU.InID2                                 Premise(F936)
	S1518= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F937)
	S1519= FU.InID2_RReg=rT                                     Path(S1414,S1518)
	S1520= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F938)
	S1521= FU.InMEM_WReg=rD                                     Path(S1422,S1520)
	S1522= A_WB.Out=>FU.InWB                                    Premise(F939)
	S1523= FU.InWB=FU(a)                                        Path(S1372,S1522)
	S1524= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F940)
	S1525= FU.InWB_WReg=rD                                      Path(S1429,S1524)
	S1526= IR_ID.Out25_21=>GPR.RReg1                            Premise(F941)
	S1527= GPR.RReg1=rS                                         Path(S1413,S1526)
	S1528= GPR.Rdata1=a                                         GPR-Read(S1527,S1343)
	S1529= FU.InID1=a                                           Path(S1528,S1514)
	S1530= FU.OutID1=FU(a)                                      FU-Forward(S1529)
	S1531= A_EX.In=FU(a)                                        Path(S1530,S1443)
	S1532= IR_ID.Out20_16=>GPR.RReg2                            Premise(F942)
	S1533= GPR.RReg2=rT                                         Path(S1414,S1532)
	S1534= GPR.Rdata2=b                                         GPR-Read(S1533,S1344)
	S1535= FU.InID2=b                                           Path(S1534,S1517)
	S1536= FU.OutID2=FU(b)                                      FU-Forward(S1535)
	S1537= B_EX.In=FU(b)                                        Path(S1536,S1449)
	S1538= A_WB.Out=>GPR.WData                                  Premise(F943)
	S1539= GPR.WData=FU(a)                                      Path(S1372,S1538)
	S1540= IR_WB.Out15_11=>GPR.WReg                             Premise(F944)
	S1541= GPR.WReg=rD                                          Path(S1429,S1540)
	S1542= IMMU.Addr=>IAddrReg.In                               Premise(F945)
	S1543= PC.Out=>ICache.IEA                                   Premise(F946)
	S1544= ICache.IEA=addr+4                                    Path(S1437,S1543)
	S1545= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1544)
	S1546= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1545,S1471)
	S1547= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1545,S1494)
	S1548= PC.Out=>ICache.IEA                                   Premise(F947)
	S1549= IMem.MEM8WordOut=>ICache.WData                       Premise(F948)
	S1550= ICache.Out=>ICacheReg.In                             Premise(F949)
	S1551= PC.Out=>IMMU.IEA                                     Premise(F950)
	S1552= IMMU.IEA=addr+4                                      Path(S1437,S1551)
	S1553= CP0.ASID=>IMMU.PID                                   Premise(F951)
	S1554= IMMU.PID=pid                                         Path(S1438,S1553)
	S1555= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1554,S1552)
	S1556= IAddrReg.In={pid,addr+4}                             Path(S1555,S1542)
	S1557= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1554,S1552)
	S1558= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1557,S1472)
	S1559= IAddrReg.Out=>IMem.RAddr                             Premise(F952)
	S1560= IMem.RAddr={pid,addr}                                Path(S1432,S1559)
	S1561= IMem.Out={0,rS,rT,rD,0,10}                           IMem-Read(S1560,S1352)
	S1562= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1560,S1352)
	S1563= ICache.WData=IMemGet8Word({pid,addr})                Path(S1562,S1549)
	S1564= ICacheReg.Out=>IRMux.CacheData                       Premise(F953)
	S1565= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F954)
	S1566= IMem.Out=>IRMux.MemData                              Premise(F955)
	S1567= IRMux.MemData={0,rS,rT,rD,0,10}                      Path(S1561,S1566)
	S1568= IRMux.Out={0,rS,rT,rD,0,10}                          IRMux-Select2(S1567)
	S1569= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F956)
	S1570= IR_MEM.Out=>IR_DMMU1.In                              Premise(F957)
	S1571= IR_DMMU1.In={0,rS,rT,rD,0,10}                        Path(S1418,S1570)
	S1572= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F958)
	S1573= IR_DMMU2.In={0,rS,rT,rD,0,10}                        Path(S1390,S1572)
	S1574= IR_ID.Out=>IR_EX.In                                  Premise(F959)
	S1575= IR_EX.In={0,rS,rT,rD,0,10}                           Path(S1411,S1574)
	S1576= ICache.Out=>IR_ID.In                                 Premise(F960)
	S1577= IRMux.Out=>IR_ID.In                                  Premise(F961)
	S1578= IR_ID.In={0,rS,rT,rD,0,10}                           Path(S1568,S1577)
	S1579= ICache.Out=>IR_IMMU.In                               Premise(F962)
	S1580= IR_EX.Out=>IR_MEM.In                                 Premise(F963)
	S1581= IR_MEM.In={0,rS,rT,rD,0,10}                          Path(S1404,S1580)
	S1582= IR_DMMU2.Out=>IR_WB.In                               Premise(F964)
	S1583= IR_WB.In={0,rS,rT,rD,0,10}                           Path(S1397,S1582)
	S1584= IR_MEM.Out=>IR_WB.In                                 Premise(F965)
	S1585= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F966)
	S1586= CU_DMMU1.IRFunc1=rT                                  Path(S1393,S1585)
	S1587= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F967)
	S1588= CU_DMMU1.IRFunc2=rS                                  Path(S1392,S1587)
	S1589= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F968)
	S1590= CU_DMMU1.Op=0                                        Path(S1391,S1589)
	S1591= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F969)
	S1592= CU_DMMU1.IRFunc=10                                   Path(S1396,S1591)
	S1593= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F970)
	S1594= CU_DMMU2.IRFunc1=rT                                  Path(S1400,S1593)
	S1595= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F971)
	S1596= CU_DMMU2.IRFunc2=rS                                  Path(S1399,S1595)
	S1597= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F972)
	S1598= CU_DMMU2.Op=0                                        Path(S1398,S1597)
	S1599= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F973)
	S1600= CU_DMMU2.IRFunc=10                                   Path(S1403,S1599)
	S1601= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F974)
	S1602= CU_EX.IRFunc1=rT                                     Path(S1407,S1601)
	S1603= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F975)
	S1604= CU_EX.IRFunc2=rS                                     Path(S1406,S1603)
	S1605= IR_EX.Out31_26=>CU_EX.Op                             Premise(F976)
	S1606= CU_EX.Op=0                                           Path(S1405,S1605)
	S1607= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F977)
	S1608= CU_EX.IRFunc=10                                      Path(S1410,S1607)
	S1609= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F978)
	S1610= CU_ID.IRFunc1=rT                                     Path(S1414,S1609)
	S1611= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F979)
	S1612= CU_ID.IRFunc2=rS                                     Path(S1413,S1611)
	S1613= IR_ID.Out31_26=>CU_ID.Op                             Premise(F980)
	S1614= CU_ID.Op=0                                           Path(S1412,S1613)
	S1615= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F981)
	S1616= CU_ID.IRFunc=10                                      Path(S1417,S1615)
	S1617= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F982)
	S1618= CU_MEM.IRFunc1=rT                                    Path(S1421,S1617)
	S1619= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F983)
	S1620= CU_MEM.IRFunc2=rS                                    Path(S1420,S1619)
	S1621= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F984)
	S1622= CU_MEM.Op=0                                          Path(S1419,S1621)
	S1623= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F985)
	S1624= CU_MEM.IRFunc=10                                     Path(S1424,S1623)
	S1625= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F986)
	S1626= CU_WB.IRFunc1=rT                                     Path(S1428,S1625)
	S1627= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F987)
	S1628= CU_WB.IRFunc2=rS                                     Path(S1427,S1627)
	S1629= IR_WB.Out31_26=>CU_WB.Op                             Premise(F988)
	S1630= CU_WB.Op=0                                           Path(S1426,S1629)
	S1631= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F989)
	S1632= CU_WB.IRFunc=10                                      Path(S1431,S1631)
	S1633= CtrlA_MEM=0                                          Premise(F990)
	S1634= [A_MEM]=FU(a)                                        A_MEM-Hold(S1305,S1633)
	S1635= CtrlA_DMMU1=0                                        Premise(F991)
	S1636= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1307,S1635)
	S1637= CtrlA_DMMU2=0                                        Premise(F992)
	S1638= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1309,S1637)
	S1639= CtrlA_EX=0                                           Premise(F993)
	S1640= [A_EX]=FU(a)                                         A_EX-Hold(S1311,S1639)
	S1641= CtrlA_WB=1                                           Premise(F994)
	S1642= [A_WB]=FU(a)                                         A_WB-Write(S1447,S1641)
	S1643= CtrlB_EX=0                                           Premise(F995)
	S1644= [B_EX]=FU(b)                                         B_EX-Hold(S1315,S1643)
	S1645= CtrlB_MEM=0                                          Premise(F996)
	S1646= CtrlB_WB=0                                           Premise(F997)
	S1647= CtrlICache=0                                         Premise(F998)
	S1648= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1319,S1647)
	S1649= CtrlIMMU=0                                           Premise(F999)
	S1650= CtrlConditionReg_WB=1                                Premise(F1000)
	S1651= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Write(S1491,S1650)
	S1652= CtrlConditionReg_MEM=0                               Premise(F1001)
	S1653= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S1324,S1652)
	S1654= CtrlConditionReg_DMMU1=0                             Premise(F1002)
	S1655= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S1326,S1654)
	S1656= CtrlConditionReg_DMMU2=0                             Premise(F1003)
	S1657= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Hold(S1328,S1656)
	S1658= CtrlIR_DMMU1=0                                       Premise(F1004)
	S1659= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S1330,S1658)
	S1660= CtrlIR_DMMU2=0                                       Premise(F1005)
	S1661= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Hold(S1332,S1660)
	S1662= CtrlIR_EX=0                                          Premise(F1006)
	S1663= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S1334,S1662)
	S1664= CtrlIR_ID=0                                          Premise(F1007)
	S1665= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S1336,S1664)
	S1666= CtrlIR_IMMU=0                                        Premise(F1008)
	S1667= CtrlIR_MEM=0                                         Premise(F1009)
	S1668= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S1339,S1667)
	S1669= CtrlIR_WB=1                                          Premise(F1010)
	S1670= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Write(S1583,S1669)
	S1671= CtrlGPR=0                                            Premise(F1011)
	S1672= GPR[rS]=a                                            GPR-Hold(S1343,S1671)
	S1673= GPR[rT]=b                                            GPR-Hold(S1344,S1671)
	S1674= CtrlIAddrReg=0                                       Premise(F1012)
	S1675= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1346,S1674)
	S1676= CtrlPC=0                                             Premise(F1013)
	S1677= CtrlPCInc=0                                          Premise(F1014)
	S1678= PC[CIA]=addr                                         PC-Hold(S1349,S1677)
	S1679= PC[Out]=addr+4                                       PC-Hold(S1350,S1676,S1677)
	S1680= CtrlIMem=0                                           Premise(F1015)
	S1681= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S1352,S1680)
	S1682= CtrlICacheReg=0                                      Premise(F1016)
	S1683= CtrlASIDIn=0                                         Premise(F1017)
	S1684= CtrlCP0=0                                            Premise(F1018)
	S1685= CP0[ASID]=pid                                        CP0-Hold(S1356,S1684)
	S1686= CtrlEPCIn=0                                          Premise(F1019)
	S1687= CtrlExCodeIn=0                                       Premise(F1020)
	S1688= CtrlIRMux=0                                          Premise(F1021)

WB	S1689= A_MEM.Out=FU(a)                                      A_MEM-Out(S1634)
	S1690= A_MEM.Out1_0={FU(a)}[1:0]                            A_MEM-Out(S1634)
	S1691= A_MEM.Out4_0={FU(a)}[4:0]                            A_MEM-Out(S1634)
	S1692= A_DMMU1.Out=FU(a)                                    A_DMMU1-Out(S1636)
	S1693= A_DMMU1.Out1_0={FU(a)}[1:0]                          A_DMMU1-Out(S1636)
	S1694= A_DMMU1.Out4_0={FU(a)}[4:0]                          A_DMMU1-Out(S1636)
	S1695= A_DMMU2.Out=FU(a)                                    A_DMMU2-Out(S1638)
	S1696= A_DMMU2.Out1_0={FU(a)}[1:0]                          A_DMMU2-Out(S1638)
	S1697= A_DMMU2.Out4_0={FU(a)}[4:0]                          A_DMMU2-Out(S1638)
	S1698= A_EX.Out=FU(a)                                       A_EX-Out(S1640)
	S1699= A_EX.Out1_0={FU(a)}[1:0]                             A_EX-Out(S1640)
	S1700= A_EX.Out4_0={FU(a)}[4:0]                             A_EX-Out(S1640)
	S1701= A_WB.Out=FU(a)                                       A_WB-Out(S1642)
	S1702= A_WB.Out1_0={FU(a)}[1:0]                             A_WB-Out(S1642)
	S1703= A_WB.Out4_0={FU(a)}[4:0]                             A_WB-Out(S1642)
	S1704= B_EX.Out=FU(b)                                       B_EX-Out(S1644)
	S1705= B_EX.Out1_0={FU(b)}[1:0]                             B_EX-Out(S1644)
	S1706= B_EX.Out4_0={FU(b)}[4:0]                             B_EX-Out(S1644)
	S1707= ConditionReg_WB.Out=CompareS(32'b0,FU(b))            ConditionReg_WB-Out(S1651)
	S1708= ConditionReg_WB.Out1_0={CompareS(32'b0,FU(b))}[1:0]  ConditionReg_WB-Out(S1651)
	S1709= ConditionReg_WB.Out4_0={CompareS(32'b0,FU(b))}[4:0]  ConditionReg_WB-Out(S1651)
	S1710= ConditionReg_MEM.Out=CompareS(32'b0,FU(b))           ConditionReg_MEM-Out(S1653)
	S1711= ConditionReg_MEM.Out1_0={CompareS(32'b0,FU(b))}[1:0] ConditionReg_MEM-Out(S1653)
	S1712= ConditionReg_MEM.Out4_0={CompareS(32'b0,FU(b))}[4:0] ConditionReg_MEM-Out(S1653)
	S1713= ConditionReg_DMMU1.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU1-Out(S1655)
	S1714= ConditionReg_DMMU1.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU1-Out(S1655)
	S1715= ConditionReg_DMMU1.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU1-Out(S1655)
	S1716= ConditionReg_DMMU2.Out=CompareS(32'b0,FU(b))         ConditionReg_DMMU2-Out(S1657)
	S1717= ConditionReg_DMMU2.Out1_0={CompareS(32'b0,FU(b))}[1:0]ConditionReg_DMMU2-Out(S1657)
	S1718= ConditionReg_DMMU2.Out4_0={CompareS(32'b0,FU(b))}[4:0]ConditionReg_DMMU2-Out(S1657)
	S1719= IR_DMMU1.Out={0,rS,rT,rD,0,10}                       IR_DMMU1-Out(S1659)
	S1720= IR_DMMU1.Out31_26=0                                  IR_DMMU1-Out(S1659)
	S1721= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1659)
	S1722= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1659)
	S1723= IR_DMMU1.Out15_11=rD                                 IR_DMMU1-Out(S1659)
	S1724= IR_DMMU1.Out10_6=0                                   IR_DMMU1-Out(S1659)
	S1725= IR_DMMU1.Out5_0=10                                   IR_DMMU1-Out(S1659)
	S1726= IR_DMMU2.Out={0,rS,rT,rD,0,10}                       IR_DMMU2-Out(S1661)
	S1727= IR_DMMU2.Out31_26=0                                  IR_DMMU2-Out(S1661)
	S1728= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1661)
	S1729= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1661)
	S1730= IR_DMMU2.Out15_11=rD                                 IR_DMMU2-Out(S1661)
	S1731= IR_DMMU2.Out10_6=0                                   IR_DMMU2-Out(S1661)
	S1732= IR_DMMU2.Out5_0=10                                   IR_DMMU2-Out(S1661)
	S1733= IR_EX.Out={0,rS,rT,rD,0,10}                          IR_EX-Out(S1663)
	S1734= IR_EX.Out31_26=0                                     IR_EX-Out(S1663)
	S1735= IR_EX.Out25_21=rS                                    IR_EX-Out(S1663)
	S1736= IR_EX.Out20_16=rT                                    IR_EX-Out(S1663)
	S1737= IR_EX.Out15_11=rD                                    IR_EX-Out(S1663)
	S1738= IR_EX.Out10_6=0                                      IR_EX-Out(S1663)
	S1739= IR_EX.Out5_0=10                                      IR_EX-Out(S1663)
	S1740= IR_ID.Out={0,rS,rT,rD,0,10}                          IR-Out(S1665)
	S1741= IR_ID.Out31_26=0                                     IR-Out(S1665)
	S1742= IR_ID.Out25_21=rS                                    IR-Out(S1665)
	S1743= IR_ID.Out20_16=rT                                    IR-Out(S1665)
	S1744= IR_ID.Out15_11=rD                                    IR-Out(S1665)
	S1745= IR_ID.Out10_6=0                                      IR-Out(S1665)
	S1746= IR_ID.Out5_0=10                                      IR-Out(S1665)
	S1747= IR_MEM.Out={0,rS,rT,rD,0,10}                         IR_MEM-Out(S1668)
	S1748= IR_MEM.Out31_26=0                                    IR_MEM-Out(S1668)
	S1749= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1668)
	S1750= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1668)
	S1751= IR_MEM.Out15_11=rD                                   IR_MEM-Out(S1668)
	S1752= IR_MEM.Out10_6=0                                     IR_MEM-Out(S1668)
	S1753= IR_MEM.Out5_0=10                                     IR_MEM-Out(S1668)
	S1754= IR_WB.Out={0,rS,rT,rD,0,10}                          IR-Out(S1670)
	S1755= IR_WB.Out31_26=0                                     IR-Out(S1670)
	S1756= IR_WB.Out25_21=rS                                    IR-Out(S1670)
	S1757= IR_WB.Out20_16=rT                                    IR-Out(S1670)
	S1758= IR_WB.Out15_11=rD                                    IR-Out(S1670)
	S1759= IR_WB.Out10_6=0                                      IR-Out(S1670)
	S1760= IR_WB.Out5_0=10                                      IR-Out(S1670)
	S1761= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1675)
	S1762= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1675)
	S1763= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1675)
	S1764= PC.CIA=addr                                          PC-Out(S1678)
	S1765= PC.CIA31_28=addr[31:28]                              PC-Out(S1678)
	S1766= PC.Out=addr+4                                        PC-Out(S1679)
	S1767= CP0.ASID=pid                                         CP0-Read-ASID(S1685)
	S1768= A_MEM.Out=>A_DMMU1.In                                Premise(F1022)
	S1769= A_DMMU1.In=FU(a)                                     Path(S1689,S1768)
	S1770= A_DMMU1.Out=>A_DMMU2.In                              Premise(F1023)
	S1771= A_DMMU2.In=FU(a)                                     Path(S1692,S1770)
	S1772= FU.OutID1=>A_EX.In                                   Premise(F1024)
	S1773= A_EX.Out=>A_MEM.In                                   Premise(F1025)
	S1774= A_MEM.In=FU(a)                                       Path(S1698,S1773)
	S1775= A_DMMU2.Out=>A_WB.In                                 Premise(F1026)
	S1776= A_WB.In=FU(a)                                        Path(S1695,S1775)
	S1777= A_MEM.Out=>A_WB.In                                   Premise(F1027)
	S1778= FU.OutID2=>B_EX.In                                   Premise(F1028)
	S1779= B_MEM.Out=>B_WB.In                                   Premise(F1029)
	S1780= B_EX.Out=>CMPU.B                                     Premise(F1030)
	S1781= CMPU.B=FU(b)                                         Path(S1704,S1780)
	S1782= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1031)
	S1783= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1032)
	S1784= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1033)
	S1785= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1034)
	S1786= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1035)
	S1787= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1036)
	S1788= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1037)
	S1789= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1038)
	S1790= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1039)
	S1791= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1040)
	S1792= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1041)
	S1793= FU.Halt_ID=>CU_ID.Halt                               Premise(F1042)
	S1794= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1043)
	S1795= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1044)
	S1796= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1045)
	S1797= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1046)
	S1798= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1047)
	S1799= FU.Halt_IF=>CU_IF.Halt                               Premise(F1048)
	S1800= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1049)
	S1801= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1050)
	S1802= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1051)
	S1803= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1052)
	S1804= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1053)
	S1805= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1054)
	S1806= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1055)
	S1807= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1056)
	S1808= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1057)
	S1809= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1058)
	S1810= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1059)
	S1811= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1060)
	S1812= ConditionReg_WB.Out=>CU_WB.zero                      Premise(F1061)
	S1813= CU_WB.zero=CompareS(32'b0,FU(b))                     Path(S1707,S1812)
	S1814= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In          Premise(F1062)
	S1815= ConditionReg_DMMU1.In=CompareS(32'b0,FU(b))          Path(S1710,S1814)
	S1816= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In        Premise(F1063)
	S1817= ConditionReg_DMMU2.In=CompareS(32'b0,FU(b))          Path(S1713,S1816)
	S1818= CMPU.zero=>ConditionReg_MEM.In                       Premise(F1064)
	S1819= ConditionReg_DMMU2.Out=>ConditionReg_WB.In           Premise(F1065)
	S1820= ConditionReg_WB.In=CompareS(32'b0,FU(b))             Path(S1716,S1819)
	S1821= ConditionReg_MEM.Out=>ConditionReg_WB.In             Premise(F1066)
	S1822= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1067)
	S1823= ICache.Hit=>FU.ICacheHit                             Premise(F1068)
	S1824= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1069)
	S1825= FU.IR_DMMU1={0,rS,rT,rD,0,10}                        Path(S1719,S1824)
	S1826= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1070)
	S1827= FU.IR_DMMU2={0,rS,rT,rD,0,10}                        Path(S1726,S1826)
	S1828= IR_EX.Out=>FU.IR_EX                                  Premise(F1071)
	S1829= FU.IR_EX={0,rS,rT,rD,0,10}                           Path(S1733,S1828)
	S1830= IR_ID.Out=>FU.IR_ID                                  Premise(F1072)
	S1831= FU.IR_ID={0,rS,rT,rD,0,10}                           Path(S1740,S1830)
	S1832= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1073)
	S1833= IR_MEM.Out=>FU.IR_MEM                                Premise(F1074)
	S1834= FU.IR_MEM={0,rS,rT,rD,0,10}                          Path(S1747,S1833)
	S1835= IR_WB.Out=>FU.IR_WB                                  Premise(F1075)
	S1836= FU.IR_WB={0,rS,rT,rD,0,10}                           Path(S1754,S1835)
	S1837= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                   Premise(F1076)
	S1838= FU.InDMMU1_WReg=rD                                   Path(S1723,S1837)
	S1839= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                   Premise(F1077)
	S1840= FU.InDMMU2_WReg=rD                                   Path(S1730,S1839)
	S1841= IR_EX.Out15_11=>FU.InEX_WReg                         Premise(F1078)
	S1842= FU.InEX_WReg=rD                                      Path(S1737,S1841)
	S1843= GPR.Rdata1=>FU.InID1                                 Premise(F1079)
	S1844= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1080)
	S1845= FU.InID1_RReg=rS                                     Path(S1742,S1844)
	S1846= GPR.Rdata2=>FU.InID2                                 Premise(F1081)
	S1847= IR_ID.Out20_16=>FU.InID2_RReg                        Premise(F1082)
	S1848= FU.InID2_RReg=rT                                     Path(S1743,S1847)
	S1849= IR_MEM.Out15_11=>FU.InMEM_WReg                       Premise(F1083)
	S1850= FU.InMEM_WReg=rD                                     Path(S1751,S1849)
	S1851= A_WB.Out=>FU.InWB                                    Premise(F1084)
	S1852= FU.InWB=FU(a)                                        Path(S1701,S1851)
	S1853= IR_WB.Out15_11=>FU.InWB_WReg                         Premise(F1085)
	S1854= FU.InWB_WReg=rD                                      Path(S1758,S1853)
	S1855= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1086)
	S1856= GPR.RReg1=rS                                         Path(S1742,S1855)
	S1857= GPR.Rdata1=a                                         GPR-Read(S1856,S1672)
	S1858= FU.InID1=a                                           Path(S1857,S1843)
	S1859= FU.OutID1=FU(a)                                      FU-Forward(S1858)
	S1860= A_EX.In=FU(a)                                        Path(S1859,S1772)
	S1861= IR_ID.Out20_16=>GPR.RReg2                            Premise(F1087)
	S1862= GPR.RReg2=rT                                         Path(S1743,S1861)
	S1863= GPR.Rdata2=b                                         GPR-Read(S1862,S1673)
	S1864= FU.InID2=b                                           Path(S1863,S1846)
	S1865= FU.OutID2=FU(b)                                      FU-Forward(S1864)
	S1866= B_EX.In=FU(b)                                        Path(S1865,S1778)
	S1867= A_WB.Out=>GPR.WData                                  Premise(F1088)
	S1868= GPR.WData=FU(a)                                      Path(S1701,S1867)
	S1869= IR_WB.Out15_11=>GPR.WReg                             Premise(F1089)
	S1870= GPR.WReg=rD                                          Path(S1758,S1869)
	S1871= IMMU.Addr=>IAddrReg.In                               Premise(F1090)
	S1872= PC.Out=>ICache.IEA                                   Premise(F1091)
	S1873= ICache.IEA=addr+4                                    Path(S1766,S1872)
	S1874= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1873)
	S1875= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1874,S1800)
	S1876= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1874,S1823)
	S1877= PC.Out=>ICache.IEA                                   Premise(F1092)
	S1878= IMem.MEM8WordOut=>ICache.WData                       Premise(F1093)
	S1879= ICache.Out=>ICacheReg.In                             Premise(F1094)
	S1880= PC.Out=>IMMU.IEA                                     Premise(F1095)
	S1881= IMMU.IEA=addr+4                                      Path(S1766,S1880)
	S1882= CP0.ASID=>IMMU.PID                                   Premise(F1096)
	S1883= IMMU.PID=pid                                         Path(S1767,S1882)
	S1884= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1883,S1881)
	S1885= IAddrReg.In={pid,addr+4}                             Path(S1884,S1871)
	S1886= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1883,S1881)
	S1887= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1886,S1801)
	S1888= IAddrReg.Out=>IMem.RAddr                             Premise(F1097)
	S1889= IMem.RAddr={pid,addr}                                Path(S1761,S1888)
	S1890= IMem.Out={0,rS,rT,rD,0,10}                           IMem-Read(S1889,S1681)
	S1891= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1889,S1681)
	S1892= ICache.WData=IMemGet8Word({pid,addr})                Path(S1891,S1878)
	S1893= ICacheReg.Out=>IRMux.CacheData                       Premise(F1098)
	S1894= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1099)
	S1895= IMem.Out=>IRMux.MemData                              Premise(F1100)
	S1896= IRMux.MemData={0,rS,rT,rD,0,10}                      Path(S1890,S1895)
	S1897= IRMux.Out={0,rS,rT,rD,0,10}                          IRMux-Select2(S1896)
	S1898= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1101)
	S1899= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1102)
	S1900= IR_DMMU1.In={0,rS,rT,rD,0,10}                        Path(S1747,S1899)
	S1901= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1103)
	S1902= IR_DMMU2.In={0,rS,rT,rD,0,10}                        Path(S1719,S1901)
	S1903= IR_ID.Out=>IR_EX.In                                  Premise(F1104)
	S1904= IR_EX.In={0,rS,rT,rD,0,10}                           Path(S1740,S1903)
	S1905= ICache.Out=>IR_ID.In                                 Premise(F1105)
	S1906= IRMux.Out=>IR_ID.In                                  Premise(F1106)
	S1907= IR_ID.In={0,rS,rT,rD,0,10}                           Path(S1897,S1906)
	S1908= ICache.Out=>IR_IMMU.In                               Premise(F1107)
	S1909= IR_EX.Out=>IR_MEM.In                                 Premise(F1108)
	S1910= IR_MEM.In={0,rS,rT,rD,0,10}                          Path(S1733,S1909)
	S1911= IR_DMMU2.Out=>IR_WB.In                               Premise(F1109)
	S1912= IR_WB.In={0,rS,rT,rD,0,10}                           Path(S1726,S1911)
	S1913= IR_MEM.Out=>IR_WB.In                                 Premise(F1110)
	S1914= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1111)
	S1915= CU_DMMU1.IRFunc1=rT                                  Path(S1722,S1914)
	S1916= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1112)
	S1917= CU_DMMU1.IRFunc2=rS                                  Path(S1721,S1916)
	S1918= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1113)
	S1919= CU_DMMU1.Op=0                                        Path(S1720,S1918)
	S1920= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1114)
	S1921= CU_DMMU1.IRFunc=10                                   Path(S1725,S1920)
	S1922= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1115)
	S1923= CU_DMMU2.IRFunc1=rT                                  Path(S1729,S1922)
	S1924= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1116)
	S1925= CU_DMMU2.IRFunc2=rS                                  Path(S1728,S1924)
	S1926= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1117)
	S1927= CU_DMMU2.Op=0                                        Path(S1727,S1926)
	S1928= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1118)
	S1929= CU_DMMU2.IRFunc=10                                   Path(S1732,S1928)
	S1930= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1119)
	S1931= CU_EX.IRFunc1=rT                                     Path(S1736,S1930)
	S1932= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1120)
	S1933= CU_EX.IRFunc2=rS                                     Path(S1735,S1932)
	S1934= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1121)
	S1935= CU_EX.Op=0                                           Path(S1734,S1934)
	S1936= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1122)
	S1937= CU_EX.IRFunc=10                                      Path(S1739,S1936)
	S1938= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1123)
	S1939= CU_ID.IRFunc1=rT                                     Path(S1743,S1938)
	S1940= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1124)
	S1941= CU_ID.IRFunc2=rS                                     Path(S1742,S1940)
	S1942= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1125)
	S1943= CU_ID.Op=0                                           Path(S1741,S1942)
	S1944= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1126)
	S1945= CU_ID.IRFunc=10                                      Path(S1746,S1944)
	S1946= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1127)
	S1947= CU_MEM.IRFunc1=rT                                    Path(S1750,S1946)
	S1948= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1128)
	S1949= CU_MEM.IRFunc2=rS                                    Path(S1749,S1948)
	S1950= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1129)
	S1951= CU_MEM.Op=0                                          Path(S1748,S1950)
	S1952= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1130)
	S1953= CU_MEM.IRFunc=10                                     Path(S1753,S1952)
	S1954= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1131)
	S1955= CU_WB.IRFunc1=rT                                     Path(S1757,S1954)
	S1956= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1132)
	S1957= CU_WB.IRFunc2=rS                                     Path(S1756,S1956)
	S1958= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1133)
	S1959= CU_WB.Op=0                                           Path(S1755,S1958)
	S1960= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1134)
	S1961= CU_WB.IRFunc=10                                      Path(S1760,S1960)
	S1962= CtrlA_MEM=0                                          Premise(F1135)
	S1963= [A_MEM]=FU(a)                                        A_MEM-Hold(S1634,S1962)
	S1964= CtrlA_DMMU1=0                                        Premise(F1136)
	S1965= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1636,S1964)
	S1966= CtrlA_DMMU2=0                                        Premise(F1137)
	S1967= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1638,S1966)
	S1968= CtrlA_EX=0                                           Premise(F1138)
	S1969= [A_EX]=FU(a)                                         A_EX-Hold(S1640,S1968)
	S1970= CtrlA_WB=0                                           Premise(F1139)
	S1971= [A_WB]=FU(a)                                         A_WB-Hold(S1642,S1970)
	S1972= CtrlB_EX=0                                           Premise(F1140)
	S1973= [B_EX]=FU(b)                                         B_EX-Hold(S1644,S1972)
	S1974= CtrlB_MEM=0                                          Premise(F1141)
	S1975= CtrlB_WB=0                                           Premise(F1142)
	S1976= CtrlICache=0                                         Premise(F1143)
	S1977= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1648,S1976)
	S1978= CtrlIMMU=0                                           Premise(F1144)
	S1979= CtrlConditionReg_WB=0                                Premise(F1145)
	S1980= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Hold(S1651,S1979)
	S1981= CtrlConditionReg_MEM=0                               Premise(F1146)
	S1982= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S1653,S1981)
	S1983= CtrlConditionReg_DMMU1=0                             Premise(F1147)
	S1984= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S1655,S1983)
	S1985= CtrlConditionReg_DMMU2=0                             Premise(F1148)
	S1986= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Hold(S1657,S1985)
	S1987= CtrlIR_DMMU1=0                                       Premise(F1149)
	S1988= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S1659,S1987)
	S1989= CtrlIR_DMMU2=0                                       Premise(F1150)
	S1990= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Hold(S1661,S1989)
	S1991= CtrlIR_EX=0                                          Premise(F1151)
	S1992= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S1663,S1991)
	S1993= CtrlIR_ID=0                                          Premise(F1152)
	S1994= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S1665,S1993)
	S1995= CtrlIR_IMMU=0                                        Premise(F1153)
	S1996= CtrlIR_MEM=0                                         Premise(F1154)
	S1997= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S1668,S1996)
	S1998= CtrlIR_WB=0                                          Premise(F1155)
	S1999= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Hold(S1670,S1998)
	S2000= CtrlGPR=0                                            Premise(F1156)
	S2001= GPR[rS]=a                                            GPR-Hold(S1672,S2000)
	S2002= GPR[rT]=b                                            GPR-Hold(S1673,S2000)
	S2003= CtrlIAddrReg=0                                       Premise(F1157)
	S2004= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1675,S2003)
	S2005= CtrlPC=0                                             Premise(F1158)
	S2006= CtrlPCInc=0                                          Premise(F1159)
	S2007= PC[CIA]=addr                                         PC-Hold(S1678,S2006)
	S2008= PC[Out]=addr+4                                       PC-Hold(S1679,S2005,S2006)
	S2009= CtrlIMem=0                                           Premise(F1160)
	S2010= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S1681,S2009)
	S2011= CtrlICacheReg=0                                      Premise(F1161)
	S2012= CtrlASIDIn=0                                         Premise(F1162)
	S2013= CtrlCP0=0                                            Premise(F1163)
	S2014= CP0[ASID]=pid                                        CP0-Hold(S1685,S2013)
	S2015= CtrlEPCIn=0                                          Premise(F1164)
	S2016= CtrlExCodeIn=0                                       Premise(F1165)
	S2017= CtrlIRMux=0                                          Premise(F1166)

POST	S1963= [A_MEM]=FU(a)                                        A_MEM-Hold(S1634,S1962)
	S1965= [A_DMMU1]=FU(a)                                      A_DMMU1-Hold(S1636,S1964)
	S1967= [A_DMMU2]=FU(a)                                      A_DMMU2-Hold(S1638,S1966)
	S1969= [A_EX]=FU(a)                                         A_EX-Hold(S1640,S1968)
	S1971= [A_WB]=FU(a)                                         A_WB-Hold(S1642,S1970)
	S1973= [B_EX]=FU(b)                                         B_EX-Hold(S1644,S1972)
	S1977= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1648,S1976)
	S1980= [ConditionReg_WB]=CompareS(32'b0,FU(b))              ConditionReg_WB-Hold(S1651,S1979)
	S1982= [ConditionReg_MEM]=CompareS(32'b0,FU(b))             ConditionReg_MEM-Hold(S1653,S1981)
	S1984= [ConditionReg_DMMU1]=CompareS(32'b0,FU(b))           ConditionReg_DMMU1-Hold(S1655,S1983)
	S1986= [ConditionReg_DMMU2]=CompareS(32'b0,FU(b))           ConditionReg_DMMU2-Hold(S1657,S1985)
	S1988= [IR_DMMU1]={0,rS,rT,rD,0,10}                         IR_DMMU1-Hold(S1659,S1987)
	S1990= [IR_DMMU2]={0,rS,rT,rD,0,10}                         IR_DMMU2-Hold(S1661,S1989)
	S1992= [IR_EX]={0,rS,rT,rD,0,10}                            IR_EX-Hold(S1663,S1991)
	S1994= [IR_ID]={0,rS,rT,rD,0,10}                            IR_ID-Hold(S1665,S1993)
	S1997= [IR_MEM]={0,rS,rT,rD,0,10}                           IR_MEM-Hold(S1668,S1996)
	S1999= [IR_WB]={0,rS,rT,rD,0,10}                            IR_WB-Hold(S1670,S1998)
	S2001= GPR[rS]=a                                            GPR-Hold(S1672,S2000)
	S2002= GPR[rT]=b                                            GPR-Hold(S1673,S2000)
	S2004= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1675,S2003)
	S2007= PC[CIA]=addr                                         PC-Hold(S1678,S2006)
	S2008= PC[Out]=addr+4                                       PC-Hold(S1679,S2005,S2006)
	S2010= IMem[{pid,addr}]={0,rS,rT,rD,0,10}                   IMem-Hold(S1681,S2009)
	S2014= CP0[ASID]=pid                                        CP0-Hold(S1685,S2013)

