Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 22:01:55 2024
| Host         : DESKTOP-4L3TTEM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MIPS_timing_summary_routed.rpt -pb MIPS_timing_summary_routed.pb -rpx MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           32          
TIMING-18  Warning   Missing input or output delay   7           
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (120)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (120)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/counter_instance/counter_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/rx_uart_instance/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/rx_uart_instance/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/rx_uart_instance/s_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/rx_uart_instance/s_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/rx_uart_instance/s_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart/rx_uart_instance/s_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.235      -93.319                    148                14046        0.013        0.000                      0                14046        9.500        0.000                       0                  4785  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.235      -93.319                    148                14006        0.013        0.000                      0                14006        9.500        0.000                       0                  4785  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.750        0.000                      0                   40       10.578        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          148  Failing Endpoints,  Worst Slack       -2.235ns,  Total Violation      -93.319ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.252ns  (logic 2.068ns (16.879%)  route 10.184ns (83.121%))
  Logic Levels:           13  (LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 r  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.751    16.641    etapaDECODE/latchidex/o_takeBranch_reg_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.765 r  etapaDECODE/latchidex/pc[13]_i_2/O
                         net (fo=1, routed)           0.593    17.358    etapaFETCH/latchIFID/pc_reg[13]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124    17.482 r  etapaFETCH/latchIFID/pc[13]_i_1/O
                         net (fo=1, routed)           0.000    17.482    etapaFETCH/program_counter/D[13]
    SLICE_X38Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.518    14.941    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X38Y54         FDRE (Setup_fdre_C_D)        0.082    15.246    etapaFETCH/program_counter/pc_reg[13]
  -------------------------------------------------------------------
                         required time                         15.246    
                         arrival time                         -17.482    
  -------------------------------------------------------------------
                         slack                                 -2.235    

Slack (VIOLATED) :        -2.233ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.253ns  (logic 2.068ns (16.877%)  route 10.185ns (83.123%))
  Logic Levels:           13  (LUT4=5 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 r  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.754    16.644    etapaDECODE/latchidex/o_takeBranch_reg_0
    SLICE_X38Y55         LUT4 (Prop_lut4_I3_O)        0.124    16.768 r  etapaDECODE/latchidex/pc[26]_i_2/O
                         net (fo=1, routed)           0.591    17.359    etapaFETCH/latchIFID/pc_reg[26]
    SLICE_X38Y54         LUT5 (Prop_lut5_I0_O)        0.124    17.483 r  etapaFETCH/latchIFID/pc[26]_i_1/O
                         net (fo=1, routed)           0.000    17.483    etapaFETCH/program_counter/D[26]
    SLICE_X38Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.518    14.941    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.200    
                         clock uncertainty           -0.035    15.164    
    SLICE_X38Y54         FDRE (Setup_fdre_C_D)        0.086    15.250    etapaFETCH/program_counter/pc_reg[26]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -17.483    
  -------------------------------------------------------------------
                         slack                                 -2.233    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.183ns  (logic 2.068ns (16.975%)  route 10.115ns (83.025%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 f  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.415    16.305    etapaFETCH/latchIFID/takeBranch_EXMEM
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.429 r  etapaFETCH/latchIFID/pc[31]_i_5/O
                         net (fo=32, routed)          0.860    17.288    etapaFETCH/latchIFID/pc[31]_i_5_n_0
    SLICE_X43Y54         LUT5 (Prop_lut5_I3_O)        0.124    17.412 r  etapaFETCH/latchIFID/pc[9]_i_1/O
                         net (fo=1, routed)           0.000    17.412    etapaFETCH/program_counter/D[9]
    SLICE_X43Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.515    14.938    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.035    15.196    etapaFETCH/program_counter/pc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -17.412    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.216ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.180ns  (logic 2.068ns (16.978%)  route 10.112ns (83.022%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 f  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.415    16.305    etapaFETCH/latchIFID/takeBranch_EXMEM
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.429 r  etapaFETCH/latchIFID/pc[31]_i_5/O
                         net (fo=32, routed)          0.857    17.286    etapaFETCH/latchIFID/pc[31]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I3_O)        0.124    17.410 r  etapaFETCH/latchIFID/pc[6]_i_1/O
                         net (fo=1, routed)           0.000    17.410    etapaFETCH/program_counter/D[6]
    SLICE_X47Y56         FDRE                                         r  etapaFETCH/program_counter/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.513    14.936    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  etapaFETCH/program_counter/pc_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X47Y56         FDRE (Setup_fdre_C_D)        0.035    15.194    etapaFETCH/program_counter/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -17.410    
  -------------------------------------------------------------------
                         slack                                 -2.216    

Slack (VIOLATED) :        -2.198ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.165ns  (logic 2.068ns (17.000%)  route 10.097ns (83.000%))
  Logic Levels:           13  (LUT4=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 f  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.415    16.305    etapaFETCH/latchIFID/takeBranch_EXMEM
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.429 r  etapaFETCH/latchIFID/pc[31]_i_5/O
                         net (fo=32, routed)          0.842    17.271    etapaFETCH/latchIFID/pc[31]_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I3_O)        0.124    17.395 r  etapaFETCH/latchIFID/pc[25]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.395    etapaFETCH/program_counter/D[25]
    SLICE_X43Y53         FDRE                                         r  etapaFETCH/program_counter/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.515    14.938    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  etapaFETCH/program_counter/pc_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.035    15.196    etapaFETCH/program_counter/pc_reg[25]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -17.395    
  -------------------------------------------------------------------
                         slack                                 -2.198    

Slack (VIOLATED) :        -2.182ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.148ns  (logic 2.068ns (17.024%)  route 10.080ns (82.976%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 f  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.415    16.305    etapaFETCH/latchIFID/takeBranch_EXMEM
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.429 r  etapaFETCH/latchIFID/pc[31]_i_5/O
                         net (fo=32, routed)          0.825    17.253    etapaFETCH/latchIFID/pc[31]_i_5_n_0
    SLICE_X43Y56         LUT5 (Prop_lut5_I3_O)        0.124    17.377 r  etapaFETCH/latchIFID/pc[14]_i_1/O
                         net (fo=1, routed)           0.000    17.377    etapaFETCH/program_counter/D[14]
    SLICE_X43Y56         FDRE                                         r  etapaFETCH/program_counter/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.515    14.938    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  etapaFETCH/program_counter/pc_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.034    15.195    etapaFETCH/program_counter/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -17.377    
  -------------------------------------------------------------------
                         slack                                 -2.182    

Slack (VIOLATED) :        -2.178ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.144ns  (logic 2.068ns (17.029%)  route 10.076ns (82.971%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 f  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.420    16.310    etapaFETCH/latchIFID/takeBranch_EXMEM
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.434 r  etapaFETCH/latchIFID/pc[31]_i_4/O
                         net (fo=29, routed)          0.816    17.250    etapaFETCH/latchIFID/pc[31]_i_4_n_0
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124    17.374 r  etapaFETCH/latchIFID/pc[16]_i_1/O
                         net (fo=1, routed)           0.000    17.374    etapaFETCH/program_counter/D[16]
    SLICE_X44Y55         FDRE                                         r  etapaFETCH/program_counter/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.515    14.938    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  etapaFETCH/program_counter/pc_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X44Y55         FDRE (Setup_fdre_C_D)        0.035    15.196    etapaFETCH/program_counter/pc_reg[16]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -17.374    
  -------------------------------------------------------------------
                         slack                                 -2.178    

Slack (VIOLATED) :        -2.148ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.166ns  (logic 2.068ns (16.998%)  route 10.098ns (83.002%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 f  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.420    16.310    etapaFETCH/latchIFID/takeBranch_EXMEM
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.434 r  etapaFETCH/latchIFID/pc[31]_i_4/O
                         net (fo=29, routed)          0.838    17.272    etapaFETCH/latchIFID/pc[31]_i_4_n_0
    SLICE_X38Y52         LUT5 (Prop_lut5_I1_O)        0.124    17.396 r  etapaFETCH/latchIFID/pc[2]_i_1/O
                         net (fo=1, routed)           0.000    17.396    etapaFETCH/program_counter/D[2]
    SLICE_X38Y52         FDRE                                         r  etapaFETCH/program_counter/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.519    14.942    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X38Y52         FDRE                                         r  etapaFETCH/program_counter/pc_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X38Y52         FDRE (Setup_fdre_C_D)        0.082    15.247    etapaFETCH/program_counter/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                 -2.148    

Slack (VIOLATED) :        -2.129ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.092ns  (logic 2.068ns (17.102%)  route 10.024ns (82.898%))
  Logic Levels:           13  (LUT4=5 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 14.938 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 r  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.752    16.641    etapaDECODE/latchidex/o_takeBranch_reg_0
    SLICE_X43Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.765 r  etapaDECODE/latchidex/pc[23]_i_2/O
                         net (fo=1, routed)           0.433    17.198    etapaFETCH/latchIFID/pc_reg[23]
    SLICE_X43Y54         LUT6 (Prop_lut6_I3_O)        0.124    17.322 r  etapaFETCH/latchIFID/pc[23]_i_1_comp/O
                         net (fo=1, routed)           0.000    17.322    etapaFETCH/program_counter/D[23]
    SLICE_X43Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.515    14.938    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  etapaFETCH/program_counter/pc_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.197    
                         clock uncertainty           -0.035    15.161    
    SLICE_X43Y54         FDRE (Setup_fdre_C_D)        0.032    15.193    etapaFETCH/program_counter/pc_reg[23]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                                 -2.129    

Slack (VIOLATED) :        -2.125ns  (required time - arrival time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaFETCH/program_counter/pc_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.092ns  (logic 2.068ns (17.102%)  route 10.024ns (82.898%))
  Logic Levels:           13  (LUT4=4 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.230ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.627     5.230    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.456     5.686 r  etapaDECODE/latchidex/o_instruction_reg[17]/Q
                         net (fo=5, routed)           0.675     6.360    etapaDECODE/latchidex/o_instruction_reg[25]_0[17]
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.124     6.484 f  etapaDECODE/latchidex/o_result[30]_i_34/O
                         net (fo=3, routed)           0.626     7.111    etapaEXECUTE/ex_mem/i__carry__3_i_12
    SLICE_X48Y63         LUT4 (Prop_lut4_I2_O)        0.124     7.235 r  etapaEXECUTE/ex_mem/o_result[30]_i_22/O
                         net (fo=32, routed)          0.856     8.090    etapaDECODE/latchidex/forward_b_sel[0]
    SLICE_X50Y63         LUT5 (Prop_lut5_I2_O)        0.124     8.214 f  etapaDECODE/latchidex/i__carry__5_i_16/O
                         net (fo=5, routed)           1.059     9.273    etapaDECODE/latchidex/operando_b[17]
    SLICE_X46Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.397 f  etapaDECODE/latchidex/o_result[8]_i_16/O
                         net (fo=1, routed)           0.680    10.077    etapaDECODE/latchidex/o_result[8]_i_16_n_0
    SLICE_X46Y64         LUT6 (Prop_lut6_I0_O)        0.124    10.201 f  etapaDECODE/latchidex/o_result[8]_i_9/O
                         net (fo=58, routed)          1.294    11.496    etapaMEM/latch/o_result_reg[8]
    SLICE_X34Y60         LUT4 (Prop_lut4_I1_O)        0.124    11.620 f  etapaMEM/latch/o_result[30]_i_28/O
                         net (fo=2, routed)           0.577    12.197    etapaMEM/latch/o_result[30]_i_28_n_0
    SLICE_X36Y60         LUT6 (Prop_lut6_I2_O)        0.124    12.321 r  etapaMEM/latch/o_result[30]_i_13/O
                         net (fo=2, routed)           0.732    13.053    etapaMEM/latch/o_result[30]_i_13_n_0
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.177 f  etapaMEM/latch/o_result[30]_i_3/O
                         net (fo=1, routed)           0.758    13.935    etapaDECODE/latchidex/o_result_reg[30]
    SLICE_X35Y56         LUT6 (Prop_lut6_I1_O)        0.124    14.059 r  etapaDECODE/latchidex/o_result[30]_i_1/O
                         net (fo=2, routed)           0.649    14.708    etapaDECODE/latchidex/D[29]
    SLICE_X35Y56         LUT6 (Prop_lut6_I0_O)        0.124    14.832 r  etapaDECODE/latchidex/pc[31]_i_11_rewire_comp/O
                         net (fo=1, routed)           0.934    15.766    etapaDECODE/latchidex/pc[31]_i_11_n_0
    SLICE_X36Y56         LUT6 (Prop_lut6_I0_O)        0.124    15.890 f  etapaDECODE/latchidex/pc[31]_i_6_comp/O
                         net (fo=37, routed)          0.420    16.310    etapaFETCH/latchIFID/takeBranch_EXMEM
    SLICE_X37Y55         LUT6 (Prop_lut6_I1_O)        0.124    16.434 r  etapaFETCH/latchIFID/pc[31]_i_4/O
                         net (fo=29, routed)          0.764    17.198    etapaFETCH/latchIFID/pc[31]_i_4_n_0
    SLICE_X36Y55         LUT5 (Prop_lut5_I1_O)        0.124    17.322 r  etapaFETCH/latchIFID/pc[22]_i_1/O
                         net (fo=1, routed)           0.000    17.322    etapaFETCH/program_counter/D[22]
    SLICE_X36Y55         FDRE                                         r  etapaFETCH/program_counter/pc_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.519    14.942    etapaFETCH/program_counter/clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  etapaFETCH/program_counter/pc_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X36Y55         FDRE (Setup_fdre_C_D)        0.032    15.197    etapaFETCH/program_counter/pc_reg[22]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -17.322    
  -------------------------------------------------------------------
                         slack                                 -2.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 udd/read_send_word_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udd/read_send_word_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.375ns  (logic 0.191ns (50.876%)  route 0.184ns (49.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 11.993 - 10.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.560    11.479    udd/clk_IBUF_BUFG
    SLICE_X52Y65         FDRE                                         r  udd/read_send_word_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDRE (Prop_fdre_C_Q)         0.146    11.625 r  udd/read_send_word_reg[13]/Q
                         net (fo=1, routed)           0.184    11.810    udd/read_send_word_reg_n_0_[13]
    SLICE_X51Y66         LUT5 (Prop_lut5_I1_O)        0.045    11.855 r  udd/read_send_word[21]_i_1/O
                         net (fo=1, routed)           0.000    11.855    udd/read_send_word[21]_i_1_n_0
    SLICE_X51Y66         FDRE                                         r  udd/read_send_word_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.828    11.993    udd/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  udd/read_send_word_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.742    
    SLICE_X51Y66         FDRE (Hold_fdre_C_D)         0.099    11.841    udd/read_send_word_reg[21]
  -------------------------------------------------------------------
                         required time                        -11.841    
                         arrival time                          11.855    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 udd/read_send_word_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udd/o_send_byte_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.898%)  route 0.239ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 11.994 - 10.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.560    11.479    udd/clk_IBUF_BUFG
    SLICE_X51Y66         FDRE                                         r  udd/read_send_word_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y66         FDRE (Prop_fdre_C_Q)         0.146    11.625 r  udd/read_send_word_reg[29]/Q
                         net (fo=1, routed)           0.239    11.865    udd/p_0_in__2[5]
    SLICE_X54Y63         FDRE                                         r  udd/o_send_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.829    11.994    udd/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  udd/o_send_byte_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.743    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.056    11.799    udd/o_send_byte_reg[5]
  -------------------------------------------------------------------
                         required time                        -11.799    
                         arrival time                          11.865    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 udd/read_send_word_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udd/o_send_byte_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.402ns  (logic 0.167ns (41.517%)  route 0.235ns (58.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 11.994 - 10.000 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 11.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.563    11.482    udd/clk_IBUF_BUFG
    SLICE_X50Y61         FDRE                                         r  udd/read_send_word_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.167    11.649 r  udd/read_send_word_reg[31]/Q
                         net (fo=1, routed)           0.235    11.885    udd/p_0_in__2[7]
    SLICE_X54Y63         FDRE                                         r  udd/o_send_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.829    11.994    udd/clk_IBUF_BUFG
    SLICE_X54Y63         FDRE                                         r  udd/o_send_byte_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.743    
    SLICE_X54Y63         FDRE (Hold_fdre_C_D)         0.067    11.810    udd/o_send_byte_reg[7]
  -------------------------------------------------------------------
                         required time                        -11.810    
                         arrival time                          11.885    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 etapaMEM/latch/o_read_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaDECODE/rf/registers_reg[30][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.164%)  route 0.255ns (60.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.561     1.480    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X50Y65         FDCE                                         r  etapaMEM/latch/o_read_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  etapaMEM/latch/o_read_data_reg[20]/Q
                         net (fo=34, routed)          0.255     1.899    etapaDECODE/rf/registers_reg[2][31]_0[20]
    SLICE_X52Y71         FDRE                                         r  etapaDECODE/rf/registers_reg[30][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.822     1.987    etapaDECODE/rf/clk_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  etapaDECODE/rf/registers_reg[30][20]/C
                         clock pessimism             -0.250     1.736    
    SLICE_X52Y71         FDRE (Hold_fdre_C_D)         0.070     1.806    etapaDECODE/rf/registers_reg[30][20]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 udd/read_send_word_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udd/read_send_word_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.459ns  (logic 0.191ns (41.629%)  route 0.268ns (58.371%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 11.483 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.564    11.483    udd/clk_IBUF_BUFG
    SLICE_X51Y59         FDRE                                         r  udd/read_send_word_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.146    11.629 r  udd/read_send_word_reg[17]/Q
                         net (fo=1, routed)           0.268    11.897    udd/read_send_word_reg_n_0_[17]
    SLICE_X52Y59         LUT5 (Prop_lut5_I1_O)        0.045    11.942 r  udd/read_send_word[25]_i_1/O
                         net (fo=1, routed)           0.000    11.942    udd/read_send_word[25]_i_1_n_0
    SLICE_X52Y59         FDRE                                         r  udd/read_send_word_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.833    11.998    udd/clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  udd/read_send_word_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.747    
    SLICE_X52Y59         FDRE (Hold_fdre_C_D)         0.098    11.845    udd/read_send_word_reg[25]
  -------------------------------------------------------------------
                         required time                        -11.845    
                         arrival time                          11.942    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 udd/read_send_word_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udd/read_send_word_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.481ns  (logic 0.191ns (39.704%)  route 0.290ns (60.296%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 11.994 - 10.000 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 11.479 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.560    11.479    udd/clk_IBUF_BUFG
    SLICE_X49Y67         FDRE                                         r  udd/read_send_word_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.146    11.625 r  udd/read_send_word_reg[16]/Q
                         net (fo=1, routed)           0.290    11.915    udd/read_send_word_reg_n_0_[16]
    SLICE_X53Y64         LUT5 (Prop_lut5_I1_O)        0.045    11.960 r  udd/read_send_word[24]_i_1/O
                         net (fo=1, routed)           0.000    11.960    udd/read_send_word[24]_i_1_n_0
    SLICE_X53Y64         FDRE                                         r  udd/read_send_word_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.829    11.994    udd/clk_IBUF_BUFG
    SLICE_X53Y64         FDRE                                         r  udd/read_send_word_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.743    
    SLICE_X53Y64         FDRE (Hold_fdre_C_D)         0.098    11.841    udd/read_send_word_reg[24]
  -------------------------------------------------------------------
                         required time                        -11.841    
                         arrival time                          11.960    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 etapaDECODE/latchidex/o_dato2_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaEXECUTE/ex_mem/o_dato2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.529%)  route 0.323ns (63.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.560     1.479    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X52Y63         FDRE                                         r  etapaDECODE/latchidex/o_dato2_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y63         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  etapaDECODE/latchidex/o_dato2_reg[26]/Q
                         net (fo=1, routed)           0.323     1.944    etapaDECODE/latchidex/dato2_IDEX[26]
    SLICE_X50Y63         LUT6 (Prop_lut6_I1_O)        0.045     1.989 r  etapaDECODE/latchidex/o_dato2[26]_i_1/O
                         net (fo=1, routed)           0.000     1.989    etapaEXECUTE/ex_mem/i_dato2[26]
    SLICE_X50Y63         FDRE                                         r  etapaEXECUTE/ex_mem/o_dato2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.830     1.995    etapaEXECUTE/ex_mem/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  etapaEXECUTE/ex_mem/o_dato2_reg[26]/C
                         clock pessimism             -0.250     1.744    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.121     1.865    etapaEXECUTE/ex_mem/o_dato2_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 etapaDECODE/latchidex/o_dato2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaEXECUTE/ex_mem/o_dato2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.561     1.480    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X49Y66         FDRE                                         r  etapaDECODE/latchidex/o_dato2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  etapaDECODE/latchidex/o_dato2_reg[31]/Q
                         net (fo=1, routed)           0.058     1.680    etapaDECODE/latchidex/dato2_IDEX[31]
    SLICE_X48Y66         LUT6 (Prop_lut6_I1_O)        0.045     1.725 r  etapaDECODE/latchidex/o_dato2[31]_i_1/O
                         net (fo=1, routed)           0.000     1.725    etapaEXECUTE/ex_mem/i_dato2[31]
    SLICE_X48Y66         FDRE                                         r  etapaEXECUTE/ex_mem/o_dato2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.830     1.995    etapaEXECUTE/ex_mem/clk_IBUF_BUFG
    SLICE_X48Y66         FDRE                                         r  etapaEXECUTE/ex_mem/o_dato2_reg[31]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.091     1.584    etapaEXECUTE/ex_mem/o_dato2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 etapaDECODE/latchidex/o_instruction_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaEXECUTE/ex_mem/o_writeRegister_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.252%)  route 0.091ns (32.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.561     1.480    etapaDECODE/latchidex/clk_IBUF_BUFG
    SLICE_X51Y63         FDRE                                         r  etapaDECODE/latchidex/o_instruction_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  etapaDECODE/latchidex/o_instruction_reg[18]/Q
                         net (fo=5, routed)           0.091     1.712    etapaDECODE/latchidex/o_instruction_reg[25]_0[18]
    SLICE_X50Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.757 r  etapaDECODE/latchidex/mux_writereg1/o_writeRegister[2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    etapaEXECUTE/ex_mem/i_writeRegister[2]
    SLICE_X50Y63         FDRE                                         r  etapaEXECUTE/ex_mem/o_writeRegister_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.830     1.995    etapaEXECUTE/ex_mem/clk_IBUF_BUFG
    SLICE_X50Y63         FDRE                                         r  etapaEXECUTE/ex_mem/o_writeRegister_reg[2]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X50Y63         FDRE (Hold_fdre_C_D)         0.121     1.614    etapaEXECUTE/ex_mem/o_writeRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 udd/read_call_flag_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            udd/o_block_reg_inv/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@10.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.465ns  (logic 0.212ns (45.575%)  route 0.253ns (54.425%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns = ( 12.002 - 10.000 ) 
    Source Clock Delay      (SCD):    1.553ns = ( 11.553 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.633    11.553    udd/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  udd/read_call_flag_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.167    11.720 f  udd/read_call_flag_reg/Q
                         net (fo=13, routed)          0.253    11.973    udd/read_call_flag_reg_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I1_O)        0.045    12.018 r  udd/o_block_inv_i_1/O
                         net (fo=1, routed)           0.000    12.018    udd/o_block_inv_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  udd/o_block_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.837    12.002    udd/clk_IBUF_BUFG
    SLICE_X46Y53         FDRE                                         r  udd/o_block_reg_inv/C  (IS_INVERTED)
                         clock pessimism             -0.250    11.751    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.124    11.875    udd/o_block_reg_inv
  -------------------------------------------------------------------
                         required time                        -11.875    
                         arrival time                          12.018    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y57    etapaDECODE/latchidex/o_ALUOp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X35Y67    etapaDECODE/latchidex/o_ALUOp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y53    etapaDECODE/latchidex/o_ALUOp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X39Y57    etapaDECODE/latchidex/o_ALUOp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y59    etapaDECODE/latchidex/o_GPR31_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y71    etapaDECODE/latchidex/o_dato2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y65    etapaDECODE/latchidex/o_dato2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X30Y65    etapaDECODE/latchidex/o_dato2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X51Y67    etapaDECODE/latchidex/o_dato2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y57    etapaDECODE/latchidex/o_ALUOp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y57    etapaDECODE/latchidex/o_ALUOp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y67    etapaDECODE/latchidex/o_ALUOp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y67    etapaDECODE/latchidex/o_ALUOp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53    etapaDECODE/latchidex/o_ALUOp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53    etapaDECODE/latchidex/o_ALUOp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y57    etapaDECODE/latchidex/o_ALUOp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y57    etapaDECODE/latchidex/o_ALUOp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y59    etapaDECODE/latchidex/o_GPR31_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y59    etapaDECODE/latchidex/o_GPR31_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y57    etapaDECODE/latchidex/o_ALUOp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y57    etapaDECODE/latchidex/o_ALUOp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y67    etapaDECODE/latchidex/o_ALUOp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X35Y67    etapaDECODE/latchidex/o_ALUOp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53    etapaDECODE/latchidex/o_ALUOp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y53    etapaDECODE/latchidex/o_ALUOp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y57    etapaDECODE/latchidex/o_ALUOp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X39Y57    etapaDECODE/latchidex/o_ALUOp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y59    etapaDECODE/latchidex/o_GPR31_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y59    etapaDECODE/latchidex/o_GPR31_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.578ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.514ns  (logic 0.524ns (9.503%)  route 4.990ns (90.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        4.990    20.927    etapaMEM/latch/reset_out_debug
    SLICE_X48Y65         FDCE                                         f  etapaMEM/latch/o_read_data_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  etapaMEM/latch/o_read_data_reg[16]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X48Y65         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_read_data_reg[16]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -20.927    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.514ns  (logic 0.524ns (9.503%)  route 4.990ns (90.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        4.990    20.927    etapaMEM/latch/reset_out_debug
    SLICE_X48Y65         FDCE                                         f  etapaMEM/latch/o_read_data_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  etapaMEM/latch/o_read_data_reg[17]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X48Y65         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_read_data_reg[17]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -20.927    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.514ns  (logic 0.524ns (9.503%)  route 4.990ns (90.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        4.990    20.927    etapaMEM/latch/reset_out_debug
    SLICE_X48Y65         FDCE                                         f  etapaMEM/latch/o_read_data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  etapaMEM/latch/o_read_data_reg[24]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X48Y65         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_read_data_reg[24]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -20.927    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             3.750ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        5.514ns  (logic 0.524ns (9.503%)  route 4.990ns (90.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        4.990    20.927    etapaMEM/latch/reset_out_debug
    SLICE_X48Y65         FDCE                                         f  etapaMEM/latch/o_read_data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y65         FDCE                                         r  etapaMEM/latch/o_read_data_reg[25]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X48Y65         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_read_data_reg[25]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -20.927    
  -------------------------------------------------------------------
                         slack                                  3.750    

Slack (MET) :             4.668ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        4.640ns  (logic 0.524ns (11.292%)  route 4.116ns (88.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        4.116    20.053    etapaMEM/latch/reset_out_debug
    SLICE_X46Y63         FDCE                                         f  etapaMEM/latch/o_read_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.508    24.931    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X46Y63         FDCE                                         r  etapaMEM/latch/o_read_data_reg[5]/C
                         clock pessimism              0.187    25.118    
                         clock uncertainty           -0.035    25.082    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.361    24.721    etapaMEM/latch/o_read_data_reg[5]
  -------------------------------------------------------------------
                         required time                         24.721    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                  4.668    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        4.640ns  (logic 0.524ns (11.292%)  route 4.116ns (88.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 24.931 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        4.116    20.053    etapaMEM/latch/reset_out_debug
    SLICE_X46Y63         FDCE                                         f  etapaMEM/latch/o_read_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.508    24.931    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X46Y63         FDCE                                         r  etapaMEM/latch/o_read_data_reg[4]/C
                         clock pessimism              0.187    25.118    
                         clock uncertainty           -0.035    25.082    
    SLICE_X46Y63         FDCE (Recov_fdce_C_CLR)     -0.319    24.763    etapaMEM/latch/o_read_data_reg[4]
  -------------------------------------------------------------------
                         required time                         24.763    
                         arrival time                         -20.053    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        3.868ns  (logic 0.524ns (13.545%)  route 3.344ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        3.344    19.281    etapaMEM/latch/reset_out_debug
    SLICE_X51Y62         FDCE                                         f  etapaMEM/latch/o_read_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X51Y62         FDCE                                         r  etapaMEM/latch/o_read_data_reg[26]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_read_data_reg[26]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -19.281    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        3.868ns  (logic 0.524ns (13.545%)  route 3.344ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        3.344    19.281    etapaMEM/latch/reset_out_debug
    SLICE_X51Y62         FDCE                                         f  etapaMEM/latch/o_read_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X51Y62         FDCE                                         r  etapaMEM/latch/o_read_data_reg[27]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_read_data_reg[27]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -19.281    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_regWrite_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        3.868ns  (logic 0.524ns (13.545%)  route 3.344ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        3.344    19.281    etapaMEM/latch/reset_out_debug
    SLICE_X51Y62         FDCE                                         f  etapaMEM/latch/o_regWrite_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X51Y62         FDCE                                         r  etapaMEM/latch/o_regWrite_reg/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_regWrite_reg
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -19.281    
  -------------------------------------------------------------------
                         slack                                  5.395    

Slack (MET) :             5.395ns  (required time - arrival time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_writeRegister_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        3.868ns  (logic 0.524ns (13.545%)  route 3.344ns (86.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 24.930 - 20.000 ) 
    Source Clock Delay      (SCD):    5.413ns = ( 15.413 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810    15.413    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.524    15.937 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        3.344    19.281    etapaMEM/latch/reset_out_debug
    SLICE_X51Y62         FDCE                                         f  etapaMEM/latch/o_writeRegister_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.507    24.930    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X51Y62         FDCE                                         r  etapaMEM/latch/o_writeRegister_reg[1]/C
                         clock pessimism              0.187    25.117    
                         clock uncertainty           -0.035    25.081    
    SLICE_X51Y62         FDCE (Recov_fdce_C_CLR)     -0.405    24.676    etapaMEM/latch/o_writeRegister_reg[1]
  -------------------------------------------------------------------
                         required time                         24.676    
                         arrival time                         -19.281    
  -------------------------------------------------------------------
                         slack                                  5.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.578ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_writeRegister_reg[0]_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.719ns  (logic 0.167ns (23.219%)  route 0.552ns (76.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.552    12.273    etapaMEM/latch/reset_out_debug
    SLICE_X45Y59         FDCE                                         f  etapaMEM/latch/o_writeRegister_reg[0]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.837     2.002    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X45Y59         FDCE                                         r  etapaMEM/latch/o_writeRegister_reg[0]_replica/C
                         clock pessimism             -0.250     1.751    
                         clock uncertainty            0.035     1.787    
    SLICE_X45Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.695    etapaMEM/latch/o_writeRegister_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                          12.273    
  -------------------------------------------------------------------
                         slack                                 10.578    

Slack (MET) :             10.599ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.736ns  (logic 0.167ns (22.694%)  route 0.569ns (77.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.569    12.290    etapaMEM/latch/reset_out_debug
    SLICE_X45Y63         FDCE                                         f  etapaMEM/latch/o_read_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.833     1.998    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X45Y63         FDCE                                         r  etapaMEM/latch/o_read_data_reg[0]/C
                         clock pessimism             -0.250     1.747    
                         clock uncertainty            0.035     1.783    
    SLICE_X45Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.691    etapaMEM/latch/o_read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                          12.290    
  -------------------------------------------------------------------
                         slack                                 10.599    

Slack (MET) :             10.599ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.736ns  (logic 0.167ns (22.694%)  route 0.569ns (77.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.569    12.290    etapaMEM/latch/reset_out_debug
    SLICE_X45Y63         FDCE                                         f  etapaMEM/latch/o_read_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.833     1.998    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X45Y63         FDCE                                         r  etapaMEM/latch/o_read_data_reg[1]/C
                         clock pessimism             -0.250     1.747    
                         clock uncertainty            0.035     1.783    
    SLICE_X45Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.691    etapaMEM/latch/o_read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                          12.290    
  -------------------------------------------------------------------
                         slack                                 10.599    

Slack (MET) :             10.777ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.942ns  (logic 0.167ns (17.734%)  route 0.775ns (82.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.775    12.496    etapaMEM/latch/reset_out_debug
    SLICE_X46Y59         FDCE                                         f  etapaMEM/latch/o_read_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.836     2.001    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X46Y59         FDCE                                         r  etapaMEM/latch/o_read_data_reg[2]/C
                         clock pessimism             -0.250     1.750    
                         clock uncertainty            0.035     1.786    
    SLICE_X46Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.719    etapaMEM/latch/o_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                          12.496    
  -------------------------------------------------------------------
                         slack                                 10.777    

Slack (MET) :             10.777ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.942ns  (logic 0.167ns (17.734%)  route 0.775ns (82.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.775    12.496    etapaMEM/latch/reset_out_debug
    SLICE_X46Y59         FDCE                                         f  etapaMEM/latch/o_read_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.836     2.001    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X46Y59         FDCE                                         r  etapaMEM/latch/o_read_data_reg[3]/C
                         clock pessimism             -0.250     1.750    
                         clock uncertainty            0.035     1.786    
    SLICE_X46Y59         FDCE (Remov_fdce_C_CLR)     -0.067     1.719    etapaMEM/latch/o_read_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                          12.496    
  -------------------------------------------------------------------
                         slack                                 10.777    

Slack (MET) :             10.846ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.167ns (16.965%)  route 0.817ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.817    12.538    etapaMEM/latch/reset_out_debug
    SLICE_X48Y60         FDCE                                         f  etapaMEM/latch/o_read_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.835     2.000    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y60         FDCE                                         r  etapaMEM/latch/o_read_data_reg[10]/C
                         clock pessimism             -0.250     1.749    
                         clock uncertainty            0.035     1.785    
    SLICE_X48Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    etapaMEM/latch/o_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                          12.538    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.846ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.167ns (16.965%)  route 0.817ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.817    12.538    etapaMEM/latch/reset_out_debug
    SLICE_X48Y60         FDCE                                         f  etapaMEM/latch/o_read_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.835     2.000    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y60         FDCE                                         r  etapaMEM/latch/o_read_data_reg[11]/C
                         clock pessimism             -0.250     1.749    
                         clock uncertainty            0.035     1.785    
    SLICE_X48Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    etapaMEM/latch/o_read_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                          12.538    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.846ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.167ns (16.965%)  route 0.817ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.817    12.538    etapaMEM/latch/reset_out_debug
    SLICE_X48Y60         FDCE                                         f  etapaMEM/latch/o_read_data_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.835     2.000    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y60         FDCE                                         r  etapaMEM/latch/o_read_data_reg[22]/C
                         clock pessimism             -0.250     1.749    
                         clock uncertainty            0.035     1.785    
    SLICE_X48Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    etapaMEM/latch/o_read_data_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                          12.538    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.846ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_read_data_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.167ns (16.965%)  route 0.817ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.817    12.538    etapaMEM/latch/reset_out_debug
    SLICE_X48Y60         FDCE                                         f  etapaMEM/latch/o_read_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.835     2.000    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y60         FDCE                                         r  etapaMEM/latch/o_read_data_reg[23]/C
                         clock pessimism             -0.250     1.749    
                         clock uncertainty            0.035     1.785    
    SLICE_X48Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    etapaMEM/latch/o_read_data_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                          12.538    
  -------------------------------------------------------------------
                         slack                                 10.846    

Slack (MET) :             10.846ns  (arrival time - required time)
  Source:                 udd/o_reset_reg/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            etapaMEM/latch/o_writeRegister_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -10.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin fall@10.000ns)
  Data Path Delay:        0.984ns  (logic 0.167ns (16.965%)  route 0.817ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.554ns = ( 11.554 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634    11.554    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.167    11.721 f  udd/o_reset_reg/Q
                         net (fo=4553, routed)        0.817    12.538    etapaMEM/latch/reset_out_debug
    SLICE_X48Y60         FDCE                                         f  etapaMEM/latch/o_writeRegister_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.835     2.000    etapaMEM/latch/clk_IBUF_BUFG
    SLICE_X48Y60         FDCE                                         r  etapaMEM/latch/o_writeRegister_reg[2]/C
                         clock pessimism             -0.250     1.749    
                         clock uncertainty            0.035     1.785    
    SLICE_X48Y60         FDCE (Remov_fdce_C_CLR)     -0.092     1.693    etapaMEM/latch/o_writeRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                          12.538    
  -------------------------------------------------------------------
                         slack                                 10.846    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 udd/state_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.051ns  (logic 4.156ns (45.919%)  route 4.895ns (54.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.811    15.414    udd/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  udd/state_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.422    15.836 r  udd/state_reg[2]/Q
                         net (fo=13, routed)          4.895    20.730    o_state_OBUF[2]
    U1                   OBUF (Prop_obuf_I_O)         3.734    24.464 r  o_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.464    o_state[2]
    U1                                                                r  o_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 udd/state_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.565ns  (logic 4.129ns (48.213%)  route 4.436ns (51.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.811    15.414    udd/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  udd/state_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.422    15.836 r  udd/state_reg[3]/Q
                         net (fo=18, routed)          4.436    20.271    o_state_OBUF[3]
    P5                   OBUF (Prop_obuf_I_O)         3.707    23.979 r  o_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.979    o_state[3]
    P5                                                                r  o_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 udd/state_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.404ns  (logic 3.989ns (47.466%)  route 4.415ns (52.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.811    15.414    udd/clk_IBUF_BUFG
    SLICE_X45Y47         FDRE                                         r  udd/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDRE (Prop_fdre_C_Q)         0.459    15.873 r  udd/state_reg[1]/Q
                         net (fo=16, routed)          4.415    20.287    o_state_OBUF[1]
    R2                   OBUF (Prop_obuf_I_O)         3.530    23.817 r  o_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.817    o_state[1]
    R2                                                                r  o_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 udd/state_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 3.992ns (49.210%)  route 4.120ns (50.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.811    15.414    udd/clk_IBUF_BUFG
    SLICE_X45Y47         FDSE                                         r  udd/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDSE (Prop_fdse_C_Q)         0.459    15.873 r  udd/state_reg[0]/Q
                         net (fo=14, routed)          4.120    19.993    o_state_OBUF[0]
    P2                   OBUF (Prop_obuf_I_O)         3.533    23.526 r  o_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.526    o_state[0]
    P2                                                                r  o_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_uart_instance/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.894ns  (logic 4.073ns (45.796%)  route 4.821ns (54.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.623     5.226    uart/tx_uart_instance/clk_IBUF_BUFG
    SLICE_X56Y61         FDSE                                         r  uart/tx_uart_instance/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDSE (Prop_fdse_C_Q)         0.518     5.744 r  uart/tx_uart_instance/tx_reg/Q
                         net (fo=1, routed)           4.821    10.565    o_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.120 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000    14.120    o_tx
    D4                                                                r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.270ns  (logic 0.419ns (32.988%)  route 0.851ns (67.012%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810     5.413    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.419     5.832 r  uart/rx_uart_instance/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.851     6.683    uart/rx_uart_instance/b_reg[5]
    SLICE_X45Y43         LDCE                                         r  uart/rx_uart_instance/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.027ns  (logic 0.456ns (44.389%)  route 0.571ns (55.611%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810     5.413    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  uart/rx_uart_instance/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.571     6.440    uart/rx_uart_instance/b_reg[2]
    SLICE_X45Y43         LDCE                                         r  uart/rx_uart_instance/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.972ns  (logic 0.456ns (46.896%)  route 0.516ns (53.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810     5.413    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  uart/rx_uart_instance/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.516     6.385    uart/rx_uart_instance/b_reg[3]
    SLICE_X44Y42         LDCE                                         r  uart/rx_uart_instance/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.971ns  (logic 0.419ns (43.167%)  route 0.552ns (56.833%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810     5.413    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.419     5.832 r  uart/rx_uart_instance/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.552     6.383    uart/rx_uart_instance/b_reg[4]
    SLICE_X44Y42         LDCE                                         r  uart/rx_uart_instance/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.954ns  (logic 0.419ns (43.924%)  route 0.535ns (56.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.810     5.413    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.419     5.832 r  uart/rx_uart_instance/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.535     6.367    uart/rx_uart_instance/b_reg[6]
    SLICE_X45Y43         LDCE                                         r  uart/rx_uart_instance/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634     1.554    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  uart/rx_uart_instance/b_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.814    uart/rx_uart_instance/b_reg[0]
    SLICE_X44Y42         LDCE                                         r  uart/rx_uart_instance/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634     1.554    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  uart/rx_uart_instance/b_reg_reg[1]/Q
                         net (fo=2, routed)           0.124     1.819    uart/rx_uart_instance/b_reg[1]
    SLICE_X44Y42         LDCE                                         r  uart/rx_uart_instance/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.164ns (56.745%)  route 0.125ns (43.255%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.632     1.552    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.716 r  uart/rx_uart_instance/b_reg_reg[7]/Q
                         net (fo=2, routed)           0.125     1.841    uart/rx_uart_instance/b_reg[7]
    SLICE_X45Y43         LDCE                                         r  uart/rx_uart_instance/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.128ns (40.904%)  route 0.185ns (59.096%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634     1.554    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.128     1.682 r  uart/rx_uart_instance/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.185     1.867    uart/rx_uart_instance/b_reg[6]
    SLICE_X45Y43         LDCE                                         r  uart/rx_uart_instance/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634     1.554    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  uart/rx_uart_instance/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.179     1.874    uart/rx_uart_instance/b_reg[2]
    SLICE_X45Y43         LDCE                                         r  uart/rx_uart_instance/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.128ns (39.548%)  route 0.196ns (60.452%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634     1.554    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.128     1.682 r  uart/rx_uart_instance/b_reg_reg[4]/Q
                         net (fo=2, routed)           0.196     1.878    uart/rx_uart_instance/b_reg[4]
    SLICE_X44Y42         LDCE                                         r  uart/rx_uart_instance/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.811%)  route 0.188ns (57.189%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634     1.554    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  uart/rx_uart_instance/b_reg_reg[3]/Q
                         net (fo=2, routed)           0.188     1.883    uart/rx_uart_instance/b_reg[3]
    SLICE_X44Y42         LDCE                                         r  uart/rx_uart_instance/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/rx_uart_instance/b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart/rx_uart_instance/data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.128ns (30.981%)  route 0.285ns (69.019%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.634     1.554    uart/rx_uart_instance/clk_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  uart/rx_uart_instance/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y43         FDRE (Prop_fdre_C_Q)         0.128     1.682 r  uart/rx_uart_instance/b_reg_reg[5]/Q
                         net (fo=2, routed)           0.285     1.967    uart/rx_uart_instance/b_reg[5]
    SLICE_X45Y43         LDCE                                         r  uart/rx_uart_instance/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_uart_instance/tx_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.420ns (43.145%)  route 1.871ns (56.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.563     1.482    uart/tx_uart_instance/clk_IBUF_BUFG
    SLICE_X56Y61         FDSE                                         r  uart/tx_uart_instance/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDSE (Prop_fdse_C_Q)         0.164     1.646 r  uart/tx_uart_instance/tx_reg/Q
                         net (fo=1, routed)           1.871     3.517    o_tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.773 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.773    o_tx
    D4                                                                r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 udd/state_reg[0]/C
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            o_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.902ns  (logic 1.380ns (47.549%)  route 1.522ns (52.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250    10.250 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644    10.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    10.920 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.635    11.555    udd/clk_IBUF_BUFG
    SLICE_X45Y47         FDSE                                         r  udd/state_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDSE (Prop_fdse_C_Q)         0.146    11.701 r  udd/state_reg[0]/Q
                         net (fo=14, routed)          1.522    13.223    o_state_OBUF[0]
    P2                   OBUF (Prop_obuf_I_O)         1.234    14.457 r  o_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.457    o_state[0]
    P2                                                                r  o_state[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/o_dato_mem_instr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.560ns  (logic 1.491ns (14.123%)  route 9.068ns (85.877%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         9.068    10.560    udd/rst_IBUF
    SLICE_X44Y33         FDRE                                         r  udd/o_dato_mem_instr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.673    15.095    udd/clk_IBUF_BUFG
    SLICE_X44Y33         FDRE                                         r  udd/o_dato_mem_instr_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/state_program_instruction_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.285ns  (logic 1.491ns (14.500%)  route 8.793ns (85.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.793    10.285    udd/rst_IBUF
    SLICE_X40Y30         FDRE                                         r  udd/state_program_instruction_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.672    15.094    udd/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  udd/state_program_instruction_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/state_program_instruction_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.285ns  (logic 1.491ns (14.500%)  route 8.793ns (85.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.793    10.285    udd/rst_IBUF
    SLICE_X40Y30         FDRE                                         r  udd/state_program_instruction_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.672    15.094    udd/clk_IBUF_BUFG
    SLICE_X40Y30         FDRE                                         r  udd/state_program_instruction_reg[22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/o_dato_mem_instr_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.491ns (14.507%)  route 8.789ns (85.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.789    10.280    udd/rst_IBUF
    SLICE_X41Y30         FDRE                                         r  udd/o_dato_mem_instr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.672    15.094    udd/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  udd/o_dato_mem_instr_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/o_dato_mem_instr_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.491ns (14.507%)  route 8.789ns (85.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.789    10.280    udd/rst_IBUF
    SLICE_X41Y30         FDRE                                         r  udd/o_dato_mem_instr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.672    15.094    udd/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  udd/o_dato_mem_instr_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/o_dato_mem_instr_reg[30]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.491ns (14.507%)  route 8.789ns (85.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.789    10.280    udd/rst_IBUF
    SLICE_X41Y30         FDRE                                         r  udd/o_dato_mem_instr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.672    15.094    udd/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  udd/o_dato_mem_instr_reg[30]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/o_dato_mem_instr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.280ns  (logic 1.491ns (14.507%)  route 8.789ns (85.493%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.789    10.280    udd/rst_IBUF
    SLICE_X44Y31         FDRE                                         r  udd/o_dato_mem_instr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.670    15.092    udd/clk_IBUF_BUFG
    SLICE_X44Y31         FDRE                                         r  udd/o_dato_mem_instr_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/o_dato_mem_instr_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.270ns  (logic 1.491ns (14.522%)  route 8.778ns (85.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.778    10.270    udd/rst_IBUF
    SLICE_X42Y31         FDRE                                         r  udd/o_dato_mem_instr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.670    15.092    udd/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  udd/o_dato_mem_instr_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/o_dato_mem_instr_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.270ns  (logic 1.491ns (14.522%)  route 8.778ns (85.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.778    10.270    udd/rst_IBUF
    SLICE_X42Y31         FDRE                                         r  udd/o_dato_mem_instr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.670    15.092    udd/clk_IBUF_BUFG
    SLICE_X42Y31         FDRE                                         r  udd/o_dato_mem_instr_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            udd/state_program_instruction_reg[12]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.119ns  (logic 1.491ns (14.738%)  route 8.628ns (85.262%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.094ns = ( 15.094 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E16                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    E16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  rst_IBUF_inst/O
                         net (fo=189, routed)         8.628    10.119    udd/rst_IBUF
    SLICE_X42Y32         FDRE                                         r  udd/state_program_instruction_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        1.672    15.094    udd/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  udd/state_program_instruction_reg[12]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            udd/state_program_instruction_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.158ns (41.111%)  route 0.226ns (58.889%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[0]/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[0]/Q
                         net (fo=9, routed)           0.226     0.384    udd/state_program_instruction_reg[7]_0[0]
    SLICE_X42Y35         FDRE                                         r  udd/state_program_instruction_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.904    12.069    udd/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  udd/state_program_instruction_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            udd/state_program_size_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.437ns  (logic 0.203ns (46.475%)  route 0.234ns (53.525%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[6]/G
    SLICE_X45Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[6]/Q
                         net (fo=6, routed)           0.234     0.392    udd/state_program_instruction_reg[7]_0[6]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.437 r  udd/state_program_size[6]_i_1/O
                         net (fo=1, routed)           0.000     0.437    udd/p_0_in__1[6]
    SLICE_X44Y45         FDRE                                         r  udd/state_program_size_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.909    12.074    udd/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  udd/state_program_size_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            udd/o_dato_mem_instr_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.158ns (36.053%)  route 0.280ns (63.947%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[0]/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[0]/Q
                         net (fo=9, routed)           0.280     0.438    udd/state_program_instruction_reg[7]_0[0]
    SLICE_X42Y34         FDRE                                         r  udd/o_dato_mem_instr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.903    12.068    udd/clk_IBUF_BUFG
    SLICE_X42Y34         FDRE                                         r  udd/o_dato_mem_instr_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            udd/o_dato_mem_instr_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.158ns (35.544%)  route 0.287ns (64.456%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[1]/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[1]/Q
                         net (fo=11, routed)          0.287     0.445    udd/state_program_instruction_reg[7]_0[1]
    SLICE_X40Y35         FDRE                                         r  udd/o_dato_mem_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.905    12.070    udd/clk_IBUF_BUFG
    SLICE_X40Y35         FDRE                                         r  udd/o_dato_mem_instr_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            udd/state_program_instruction_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.158ns (35.481%)  route 0.287ns (64.519%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[5]/G
    SLICE_X45Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[5]/Q
                         net (fo=6, routed)           0.287     0.445    udd/state_program_instruction_reg[7]_0[5]
    SLICE_X42Y35         FDRE                                         r  udd/state_program_instruction_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.904    12.069    udd/clk_IBUF_BUFG
    SLICE_X42Y35         FDRE                                         r  udd/state_program_instruction_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            udd/state_program_size_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.203ns (45.405%)  route 0.244ns (54.595%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[5]/G
    SLICE_X45Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[5]/Q
                         net (fo=6, routed)           0.244     0.402    udd/state_program_instruction_reg[7]_0[5]
    SLICE_X44Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.447 r  udd/state_program_size[5]_i_1/O
                         net (fo=1, routed)           0.000     0.447    udd/p_0_in__1[5]
    SLICE_X44Y45         FDRE                                         r  udd/state_program_size_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.909    12.074    udd/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  udd/state_program_size_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            udd/state_program_size_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.203ns (44.268%)  route 0.256ns (55.732%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[3]/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[3]/Q
                         net (fo=6, routed)           0.256     0.414    udd/state_program_instruction_reg[7]_0[3]
    SLICE_X43Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.459 r  udd/state_program_size[3]_i_1/O
                         net (fo=1, routed)           0.000     0.459    udd/p_0_in__1[3]
    SLICE_X43Y45         FDRE                                         r  udd/state_program_size_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.909    12.074    udd/clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  udd/state_program_size_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            udd/state_program_instruction_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.158ns (34.317%)  route 0.302ns (65.683%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[2]/G
    SLICE_X45Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[2]/Q
                         net (fo=6, routed)           0.302     0.460    udd/state_program_instruction_reg[7]_0[2]
    SLICE_X38Y32         FDRE                                         r  udd/state_program_instruction_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.902    12.067    udd/clk_IBUF_BUFG
    SLICE_X38Y32         FDRE                                         r  udd/state_program_instruction_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            udd/state_program_size_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.463ns  (logic 0.203ns (43.855%)  route 0.260ns (56.145%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y43         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[7]/G
    SLICE_X45Y43         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[7]/Q
                         net (fo=6, routed)           0.260     0.418    udd/state_program_instruction_reg[7]_0[7]
    SLICE_X44Y45         LUT5 (Prop_lut5_I3_O)        0.045     0.463 r  udd/state_program_size[7]_i_1/O
                         net (fo=1, routed)           0.000     0.463    udd/p_0_in__1[7]
    SLICE_X44Y45         FDRE                                         r  udd/state_program_size_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.909    12.074    udd/clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  udd/state_program_size_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 uart/rx_uart_instance/data_out_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            udd/o_reset_reg/D
                            (falling edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.477ns  (logic 0.203ns (42.561%)  route 0.274ns (57.439%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         LDCE                         0.000     0.000 r  uart/rx_uart_instance/data_out_reg[4]/G
    SLICE_X44Y42         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart/rx_uart_instance/data_out_reg[4]/Q
                         net (fo=11, routed)          0.274     0.432    uart/rx_uart_instance/b_reg_reg[7]_0[4]
    SLICE_X42Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.477 r  uart/rx_uart_instance/o_reset_i_1/O
                         net (fo=1, routed)           0.000     0.477    udd/o_reset_reg_2
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     10.000    10.000 f  
    E3                                                0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438    10.438 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699    11.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    11.165 f  clk_IBUF_BUFG_inst/O
                         net (fo=4784, routed)        0.909    12.074    udd/clk_IBUF_BUFG
    SLICE_X42Y46         FDSE                                         r  udd/o_reset_reg/C  (IS_INVERTED)





