;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	ADD 121, 0
	JMZ 0, #-404
	CMP -207, <-120
	SLT 12, @10
	SLT 12, @14
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	ADD #270, <1
	SUB -207, <-120
	SUB -207, <-120
	JMZ 110, 9
	SUB -207, <-120
	DJN -1, @-20
	ADD <-30, 9
	CMP -207, <-120
	SPL 0, <332
	DAT #200, <0
	DAT #200, <0
	MOV @121, 106
	SUB #72, @201
	SUB @-127, 100
	SUB 12, @10
	SUB 12, @10
	SUB @121, 106
	SLT 12, @10
	MOV -1, <-20
	SUB #0, -33
	SLT <300, 90
	SPL <121, 106
	MOV -1, <-20
	DJN 110, 9
	DJN 110, 9
	CMP @0, @2
	SPL 0, <332
	SUB @-127, 100
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
