#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec  3 20:20:50 2025
# Process ID: 29103
# Current directory: /home/lex/Documents/git/gru-hardware-implementation-and-optimization
# Command line: vivado -mode batch -source run_vivado.tcl
# Log file: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado.log
# Journal file: /home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado.jou
# Running On        :Toothless
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :AMD Ryzen 5 7600X 6-Core Processor
# CPU Frequency     :3000.000 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :32695 MB
# Swap memory       :2147 MB
# Total Virtual     :34842 MB
# Available Virtual :29493 MB
#-----------------------------------------------------------
source run_vivado.tcl
# set proj_name gru_proj
# set proj_dir ./vivado_proj
# set part_name xcu250-figd2104-2L-e
# set top_module top_level
# set tb_module gru_tb
# if { [file exists $proj_dir] } {
#     file delete -force $proj_dir
# }
# create_project $proj_name $proj_dir -part $part_name
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/top_level.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/tanh.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/sigmoid.sv
# add_files /home/lex/Documents/git/gru-hardware-implementation-and-optimization/mult.sv
# add_files -fileset sim_1 /home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru_tb.sv
# read_xdc /home/lex/Documents/git/gru-hardware-implementation-and-optimization/constraints.xdc
# foreach sv_file [glob -nocomplain /home/lex/Documents/git/gru-hardware-implementation-and-optimization/*.sv] {
#     if {[file tail $sv_file] ne "gru_tb.sv"} {
#         set_property file_type {SystemVerilog} [get_files $sv_file]
#     }
# }
# set_property top $top_module [current_fileset]
# update_compile_order -fileset sources_1
# set_property top $tb_module [get_filesets sim_1]
# update_compile_order -fileset sim_1
# set_property -name {xsim.simulate.runtime} -value {1000ns} -objects [get_filesets sim_1]
# launch_simulation -mode behavioral
Command: launch_simulation  -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'gru_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'gru_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj gru_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/sigmoid.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/tanh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gru_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado_proj/gru_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gru_tb_behav xil_defaultlib.gru_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot gru_tb_behav xil_defaultlib.gru_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sigmoid(INT_WIDTH=6,FRAC_WIDTH=1...
Compiling module xil_defaultlib.mult(INT_WIDTH=6,FRAC_WIDTH=14)
Compiling module xil_defaultlib.tanh(INT_WIDTH=6,FRAC_WIDTH=14)
Compiling module xil_defaultlib.gru_default
Compiling module xil_defaultlib.gru_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot gru_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lex/Documents/git/gru-hardware-implementation-and-optimization/vivado_proj/gru_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "gru_tb_behav -key {Behavioral:sim_1:Functional:gru_tb} -tclbatch {gru_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source gru_tb.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
## run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'gru_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
# run 500ns
# close_sim -force
INFO: [Simtcl 6-16] Simulation closed
# after 500
# synth_design -top $top_module -part $part_name
Command: synth_design -top top_level -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29231
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3017.145 ; gain = 396.625 ; free physical = 13639 ; free virtual = 25916
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/top_level.sv:6]
INFO: [Synth 8-6157] synthesizing module 'gru' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru.sv:7]
	Parameter INT_WIDTH bound to: 32'sb00000000000000000000000000000110 
	Parameter FRAC_WIDTH bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-6157] synthesizing module 'sigmoid' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/sigmoid.sv:3]
	Parameter INT_WIDTH bound to: 32'sb00000000000000000000000000000110 
	Parameter FRAC_WIDTH bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-6155] done synthesizing module 'sigmoid' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/sigmoid.sv:3]
INFO: [Synth 8-6157] synthesizing module 'tanh' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/tanh.sv:1]
	Parameter INT_WIDTH bound to: 32'sb00000000000000000000000000000110 
	Parameter FRAC_WIDTH bound to: 32'sb00000000000000000000000000001110 
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/mult.sv:4]
	Parameter INT_WIDTH bound to: 6 - type: integer 
	Parameter FRAC_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/mult.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'tanh' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/tanh.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'gru' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/gru.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/top_level.sv:6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3227.113 ; gain = 606.594 ; free physical = 13414 ; free virtual = 25696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3227.113 ; gain = 606.594 ; free physical = 13414 ; free virtual = 25695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3227.113 ; gain = 606.594 ; free physical = 13414 ; free virtual = 25695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3227.113 ; gain = 0.000 ; free physical = 13412 ; free virtual = 25694
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/constraints.xdc]
Finished Parsing XDC File [/home/lex/Documents/git/gru-hardware-implementation-and-optimization/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3351.359 ; gain = 0.000 ; free physical = 13332 ; free virtual = 25636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3351.359 ; gain = 0.000 ; free physical = 13332 ; free virtual = 25636
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3351.359 ; gain = 730.840 ; free physical = 13320 ; free virtual = 25625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3359.363 ; gain = 738.844 ; free physical = 13320 ; free virtual = 25625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3359.363 ; gain = 738.844 ; free physical = 13320 ; free virtual = 25625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3359.363 ; gain = 738.844 ; free physical = 13321 ; free virtual = 25627
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   21 Bit       Adders := 1216  
	   2 Input   20 Bit       Adders := 128   
+---Registers : 
	               20 Bit    Registers := 16    
+---Muxes : 
	   3 Input   20 Bit        Muxes := 1216  
	   2 Input   20 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
