// Seed: 1507547438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_7 = 1;
  logic id_8;
  assign module_1.id_1 = 0;
  logic id_9 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd22
);
  parameter id_1 = 1;
  wire [id_1 : 1  ==  -1] id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  genvar id_3;
  assign id_3 = {-1, id_2, id_3, 1};
endmodule
