#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jan  8 13:48:10 2021
# Process ID: 13672
# Current directory: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13536 C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.xpr
# Log file: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/vivado.log
# Journal file: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/wilson/Documents/Project/updated_my_w2812b_Project/ip_repo/myW2812bDesignIP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 738.219 ; gain = 103.844
update_compile_order -fileset sources_1
open_bd_design {C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:user:myW2812bDesignIP:1.0 - myW2812bDesignIP_0
Successfully read diagram <W2812b_design_1> from BD file <C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 930.504 ; gain = 85.551
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myW2812bDesignIP:1.0 myW2812bDesignIP_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/myW2812bDesignIP_1/S00_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myW2812bDesignIP_1/S00_AXI]
Slave segment </myW2812bDesignIP_1/S00_AXI/S00_AXI_reg> is being mapped into address space </processing_system7_0/Data> at <0x43C1_0000 [ 64K ]>
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins myW2812bDesignIP_1/led_out]
endgroup
startgroup
set_property -dict [list CONFIG.size_of_led_vector {8}] [get_bd_cells myW2812bDesignIP_0]
endgroup
set_property name led1_pin [get_bd_ports led_out_0]
set_property name led2_pin [get_bd_ports led_pin]
validate_bd_design
validate_bd_design -force
generate_target all [get_files  C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd]
INFO: [BD 41-1662] The design 'W2812b_design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\wilson\Documents\Project\updated_my_w2812b_Project\W2812bDesignIP_INTEGRATED\W2812bDesignIP_INTEGRATED.srcs\sources_1\bd\W2812b_design_1\W2812b_design_1.bd> 
Wrote  : <C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ui/bd_556444eb.ui> 
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/sim/W2812b_design_1.vhd
VHDL Output written to : C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hdl/W2812b_design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myW2812bDesignIP_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/ip/W2812b_design_1_auto_pc_0/W2812b_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myW2812bDesignIP_1 .
Exporting to file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1.hwh
Generated Block Design Tcl file C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/hw_handoff/W2812b_design_1_bd.tcl
Generated Hardware Definition File C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/synth/W2812b_design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.srcs/sources_1/bd/W2812b_design_1/W2812b_design_1.bd] -directory C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files -ipstatic_source_dir C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/modelsim} {questa=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/questa} {riviera=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/riviera} {activehdl=C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jan  8 14:02:04 2021] Launched synth_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/synth_1/runme.log
[Fri Jan  8 14:02:04 2021] Launched impl_1...
Run output will be captured here: C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/runme.log
file copy -force C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.runs/impl_1/W2812b_design_1_wrapper.sysdef C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk -hwspec C:/Users/wilson/Documents/Project/updated_my_w2812b_Project/W2812bDesignIP_INTEGRATED/W2812bDesignIP_INTEGRATED.sdk/W2812b_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan  8 15:18:24 2021...
