verilog xil_defaultlib  \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Fetch_0_0/sim/RV32I_WSC_Instruction_Fetch_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Instruction_Decode_0_0/sim/RV32I_WSC_Instruction_Decode_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IFID_0_0/sim/RV32I_WSC_reg_IFID_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_IDEX_0_0/sim/RV32I_WSC_reg_IDEX_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Execution_0_0/sim/RV32I_WSC_Execution_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_EXMEM_0_0/sim/RV32I_WSC_reg_EXMEM_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Memory_0_0/sim/RV32I_WSC_Memory_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_reg_MEMWB_0_1/sim/RV32I_WSC_reg_MEMWB_0_1.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Write_back_0_0/sim/RV32I_WSC_Write_back_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Hazard_Processing_0_1/sim/RV32I_WSC_Hazard_Processing_0_1.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/ip/RV32I_WSC_Fowarding_Unit_0_0/sim/RV32I_WSC_Fowarding_Unit_0_0.v" \
"../../../../RV32I_WSC.gen/sources_1/bd/RV32I_WSC/sim/RV32I_WSC.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
