ARM GAS  /tmp/cceMLxfG.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"rtx_mempool.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.svcRtxMemoryPoolGetName,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	svcRtxMemoryPoolGetName:
  27              	.LFB179:
  28              		.file 1 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /*
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  *
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * SPDX-License-Identifier: Apache-2.0
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  *
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * not use this file except in compliance with the License.
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * You may obtain a copy of the License at
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * www.apache.org/licenses/LICENSE-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * Unless required by applicable law or agreed to in writing, software
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * See the License for the specific language governing permissions and
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * limitations under the License.
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * -----------------------------------------------------------------------------
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  *
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * Project:     CMSIS-RTOS RTX
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * Title:       Memory Pool functions
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  *
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  * -----------------------------------------------------------------------------
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****  */
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #include "rtx_lib.h"
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //  OS Runtime Object Memory Usage
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if ((defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0)))
ARM GAS  /tmp/cceMLxfG.s 			page 2


  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** osRtxObjectMemUsage_t osRtxMemoryPoolMemUsage \
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** __attribute__((section(".data.os.mempool.obj"))) =
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** { 0U, 0U, 0U };
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //  ==== Library functions ====
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Initialize Memory Pool.
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  mp_info         memory pool info.
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  block_count     maximum number of memory blocks in memory pool.
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  block_size      size of a memory block in bytes.
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  block_mem       pointer to memory for block storage.
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \return 1 - success, 0 - failure.
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** uint32_t osRtxMemoryPoolInit (os_mp_info_t *mp_info, uint32_t block_count, uint32_t block_size, voi
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   //lint --e{9079} --e{9087} "conversion from pointer to void to pointer to other type" [MISRA Note
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void *mem;
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void *block;
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp_info == NULL) || (block_count == 0U) || (block_size  == 0U) || (block_mem  == NULL)) {
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return 0U;
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Initialize information structure
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->max_blocks  = block_count;
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->used_blocks = 0U;
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_size  = block_size;
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_base  = block_mem;
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_free  = block_mem;
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_lim   = &(((uint8_t *)block_mem)[block_count * block_size]);
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryBlockInit(mp_info, block_count, block_size, block_mem);
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Link all free blocks
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mem = block_mem;
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   while (--block_count != 0U) {
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     block = &((uint8_t *)mem)[block_size];
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     *((void **)mem) = block;
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mem = block;
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   *((void **)mem) = NULL;
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return 1U;
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Allocate a memory block from a Memory Pool.
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  mp_info         memory pool info.
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \return address of the allocated memory block or NULL in case of no memory is available.
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** void *osRtxMemoryPoolAlloc (os_mp_info_t *mp_info) {
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (EXCLUSIVE_ACCESS == 0)
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t primask = __get_PRIMASK();
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void *block;
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (mp_info == NULL) {
ARM GAS  /tmp/cceMLxfG.s 			page 3


  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryBlockAlloc(NULL, NULL);
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return NULL;
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (EXCLUSIVE_ACCESS == 0)
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   __disable_irq();
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   block = mp_info->block_free;
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (block != NULL) {
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint --e{9079} --e{9087} "conversion from pointer to void to pointer to other type"
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_info->block_free = *((void **)block);
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_info->used_blocks++;
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (primask == 0U) {
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     __enable_irq();
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #else
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   block = atomic_link_get(&mp_info->block_free);
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (block != NULL) {
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     (void)atomic_inc32(&mp_info->used_blocks);
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryBlockAlloc(mp_info, block);
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return block;
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Return an allocated memory block back to a Memory Pool.
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  mp_info         memory pool info.
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  block           address of the allocated memory block to be returned to the memory 
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \return status code that indicates the execution status of the function.
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** osStatus_t osRtxMemoryPoolFree (os_mp_info_t *mp_info, void *block) {
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (EXCLUSIVE_ACCESS == 0)
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t primask = __get_PRIMASK();
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   //lint -e{946} "Relational operator applied to pointers"
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp_info == NULL) || (block < mp_info->block_base) || (block >= mp_info->block_lim)) {
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryBlockFree(mp_info, block, (int32_t)osErrorParameter);
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return osErrorParameter;
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (EXCLUSIVE_ACCESS == 0)
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   __disable_irq();
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   //lint --e{9079} --e{9087} "conversion from pointer to void to pointer to other type"
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   *((void **)block) = mp_info->block_free;
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_free = block;
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->used_blocks--;
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (primask == 0U) {
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     __enable_irq();
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
ARM GAS  /tmp/cceMLxfG.s 			page 4


 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #else
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   atomic_link_put(&mp_info->block_free, block);
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   (void)atomic_dec32(&mp_info->used_blocks);
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryBlockFree(mp_info, block, (int32_t)osOK);
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return osOK;
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //  ==== Post ISR processing ====
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Memory Pool post ISR processing.
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \param[in]  mp              memory pool object.
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static void osRtxMemoryPoolPostProcess (os_memory_pool_t *mp) {
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void        *block;
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_thread_t *thread;
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check if Thread is waiting to allocate memory
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (mp->thread_list != NULL) {
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Allocate memory
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     block = osRtxMemoryPoolAlloc(&mp->mp_info);
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (block != NULL) {
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       // Wakeup waiting Thread with highest Priority
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       thread = osRtxThreadListGet(osRtxObject(mp));
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e{923} "cast from pointer to unsigned int"
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       osRtxThreadWaitExit(thread, (uint32_t)block, FALSE);
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       EvrRtxMemoryPoolAllocated(mp, block);
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //  ==== Service Calls ====
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Create and Initialize a Memory Pool object.
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolNew
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static osMemoryPoolId_t svcRtxMemoryPoolNew (uint32_t block_count, uint32_t block_size, const osMem
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp;
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void             *mp_mem;
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t          mp_size;
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t          b_count;
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t          b_size;
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t          size;
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint8_t           flags;
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   const char       *name;
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((block_count == 0U) || (block_size  == 0U)) {
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(NULL, (int32_t)osErrorParameter);
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return NULL;
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   b_count =  block_count;
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   b_size  = (block_size + 3U) & ~3UL;
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((__CLZ(b_count) + __CLZ(b_size)) < 32U) {
ARM GAS  /tmp/cceMLxfG.s 			page 5


 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(NULL, (int32_t)osErrorParameter);
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return NULL;
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   size = b_count * b_size;
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Process attributes
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (attr != NULL) {
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     name    = attr->name;
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 6]
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp      = attr->cb_mem;
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 6]
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_mem  = attr->mp_mem;
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_size = attr->mp_size;
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (mp != NULL) {
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e(923) -e(9078) "cast from pointer to unsigned int" [MISRA Note 7]
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if ((((uint32_t)mp & 3U) != 0U) || (attr->cb_size < sizeof(os_memory_pool_t))) {
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidControlBlock);
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         return NULL;
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if (attr->cb_size != 0U) {
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidControlBlock);
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         return NULL;
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (mp_mem != NULL) {
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e(923) -e(9078) "cast from pointer to unsigned int" [MISRA Note 7]
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if ((((uint32_t)mp_mem & 3U) != 0U) || (mp_size < size)) {
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidDataMemory);
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         return NULL;
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if (mp_size != 0U) {
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidDataMemory);
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         return NULL;
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     name   = NULL;
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp     = NULL;
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_mem = NULL;
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Allocate object memory if not provided
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (mp == NULL) {
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (osRtxInfo.mpi.memory_pool != NULL) {
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       mp = osRtxMemoryPoolAlloc(osRtxInfo.mpi.memory_pool);
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       mp = osRtxMemoryAlloc(osRtxInfo.mem.common, sizeof(os_memory_pool_t), 1U);
ARM GAS  /tmp/cceMLxfG.s 			page 6


 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0))
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (mp != NULL) {
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       uint32_t used;
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       osRtxMemoryPoolMemUsage.cnt_alloc++;
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       used = osRtxMemoryPoolMemUsage.cnt_alloc - osRtxMemoryPoolMemUsage.cnt_free;
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if (osRtxMemoryPoolMemUsage.max_used < used) {
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         osRtxMemoryPoolMemUsage.max_used = used;
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     flags = osRtxFlagSystemObject;
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     flags = 0U;
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Allocate data memory if not provided
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp != NULL) && (mp_mem == NULL)) {
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_mem = osRtxMemoryAlloc(osRtxInfo.mem.mp_data, size, 0U);
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (mp_mem == NULL) {
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if ((flags & osRtxFlagSystemObject) != 0U) {
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         if (osRtxInfo.mpi.memory_pool != NULL) {
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****           (void)osRtxMemoryPoolFree(osRtxInfo.mpi.memory_pool, mp);
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         } else {
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****           (void)osRtxMemoryFree(osRtxInfo.mem.common, mp);
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         }
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0))
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         osRtxMemoryPoolMemUsage.cnt_free++;
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       mp = NULL;
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       memset(mp_mem, 0, size);
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     flags |= osRtxFlagSystemMemory;
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (mp != NULL) {
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Initialize control block
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp->id          = osRtxIdMemoryPool;
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp->flags       = flags;
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp->name        = name;
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp->thread_list = NULL;
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     (void)osRtxMemoryPoolInit(&mp->mp_info, b_count, b_size, mp_mem);
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Register post ISR processing function
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     osRtxInfo.post_process.memory_pool = osRtxMemoryPoolPostProcess;
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolCreated(mp, mp->name);
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(NULL, (int32_t)osErrorNoMemory);
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return mp;
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
ARM GAS  /tmp/cceMLxfG.s 			page 7


 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get name of a Memory Pool object.
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolGetName
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static const char *svcRtxMemoryPoolGetName (osMemoryPoolId_t mp_id) {
  29              		.loc 1 318 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              	.LVL0:
  34 0000 10B5     		push	{r4, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 4, -8
  38              		.cfi_offset 14, -4
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
  39              		.loc 1 322 0
  40 0002 0446     		mov	r4, r0
  41 0004 10B1     		cbz	r0, .L2
  42              		.loc 1 322 0 is_stmt 0 discriminator 1
  43 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  44 0008 062B     		cmp	r3, #6
  45 000a 05D0     		beq	.L3
  46              	.L2:
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolGetName(mp, NULL);
  47              		.loc 1 323 0 is_stmt 1
  48 000c 0021     		movs	r1, #0
  49 000e 2046     		mov	r0, r4
  50              	.LVL1:
  51 0010 FFF7FEFF 		bl	EvrRtxMemoryPoolGetName
  52              	.LVL2:
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return NULL;
  53              		.loc 1 325 0
  54 0014 0020     		movs	r0, #0
  55 0016 10BD     		pop	{r4, pc}
  56              	.LVL3:
  57              	.L3:
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolGetName(mp, mp->name);
  58              		.loc 1 328 0
  59 0018 4168     		ldr	r1, [r0, #4]
  60 001a FFF7FEFF 		bl	EvrRtxMemoryPoolGetName
  61              	.LVL4:
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return mp->name;
  62              		.loc 1 330 0
  63 001e 6068     		ldr	r0, [r4, #4]
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
  64              		.loc 1 331 0
  65 0020 10BD     		pop	{r4, pc}
  66              		.cfi_endproc
  67              	.LFE179:
  69 0022 00BF     		.section	.text.svcRtxMemoryPoolGetCapacity,"ax",%progbits
  70              		.align	2
ARM GAS  /tmp/cceMLxfG.s 			page 8


  71              		.thumb
  72              		.thumb_func
  74              	svcRtxMemoryPoolGetCapacity:
  75              	.LFB182:
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Allocate a memory block from a Memory Pool.
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolAlloc
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static void *svcRtxMemoryPoolAlloc (osMemoryPoolId_t mp_id, uint32_t timeout) {
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void             *block;
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return NULL;
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Allocate memory
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   block = osRtxMemoryPoolAlloc(&mp->mp_info);
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (block != NULL) {
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolAllocated(mp, block);
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // No memory available
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (timeout != 0U) {
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       EvrRtxMemoryPoolAllocPending(mp, timeout);
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       // Suspend current Thread
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if (osRtxThreadWaitEnter(osRtxThreadWaitingMemoryPool, timeout)) {
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         osRtxThreadListPut(osRtxObject(mp), osRtxThreadGetRunning());
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       } else {
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolAllocTimeout(mp);
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       EvrRtxMemoryPoolAllocFailed(mp);
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return block;
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Return an allocated memory block back to a Memory Pool.
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolFree
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static osStatus_t svcRtxMemoryPoolFree (osMemoryPoolId_t mp_id, void *block) {
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void             *block0;
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_thread_t      *thread;
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   osStatus_t        status;
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return osErrorParameter;
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Free memory
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   status = osRtxMemoryPoolFree(&mp->mp_info, block);
ARM GAS  /tmp/cceMLxfG.s 			page 9


 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (status == osOK) {
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolDeallocated(mp, block);
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Check if Thread is waiting to allocate memory
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (mp->thread_list != NULL) {
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       // Allocate memory
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       block0 = osRtxMemoryPoolAlloc(&mp->mp_info);
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if (block0 != NULL) {
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         // Wakeup waiting Thread with highest Priority
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         thread = osRtxThreadListGet(osRtxObject(mp));
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{923} "cast from pointer to unsigned int"
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         osRtxThreadWaitExit(thread, (uint32_t)block0, TRUE);
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolAllocated(mp, block0);
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolFreeFailed(mp, block);
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return status;
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get maximum number of memory blocks in a Memory Pool.
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolGetCapacity
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static uint32_t svcRtxMemoryPoolGetCapacity (osMemoryPoolId_t mp_id) {
  76              		.loc 1 408 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              	.LVL5:
  81 0000 10B5     		push	{r4, lr}
  82              	.LCFI1:
  83              		.cfi_def_cfa_offset 8
  84              		.cfi_offset 4, -8
  85              		.cfi_offset 14, -4
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
  86              		.loc 1 412 0
  87 0002 0446     		mov	r4, r0
  88 0004 10B1     		cbz	r0, .L7
  89              		.loc 1 412 0 is_stmt 0 discriminator 1
  90 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
  91 0008 062B     		cmp	r3, #6
  92 000a 05D0     		beq	.L8
  93              	.L7:
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolGetCapacity(mp, 0U);
  94              		.loc 1 413 0 is_stmt 1
  95 000c 0021     		movs	r1, #0
  96 000e 2046     		mov	r0, r4
  97              	.LVL6:
  98 0010 FFF7FEFF 		bl	EvrRtxMemoryPoolGetCapacity
  99              	.LVL7:
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return 0U;
 100              		.loc 1 415 0
 101 0014 0020     		movs	r0, #0
ARM GAS  /tmp/cceMLxfG.s 			page 10


 102 0016 10BD     		pop	{r4, pc}
 103              	.LVL8:
 104              	.L8:
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolGetCapacity(mp, mp->mp_info.max_blocks);
 105              		.loc 1 418 0
 106 0018 C168     		ldr	r1, [r0, #12]
 107 001a FFF7FEFF 		bl	EvrRtxMemoryPoolGetCapacity
 108              	.LVL9:
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return mp->mp_info.max_blocks;
 109              		.loc 1 420 0
 110 001e E068     		ldr	r0, [r4, #12]
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 111              		.loc 1 421 0
 112 0020 10BD     		pop	{r4, pc}
 113              		.cfi_endproc
 114              	.LFE182:
 116 0022 00BF     		.section	.text.svcRtxMemoryPoolGetBlockSize,"ax",%progbits
 117              		.align	2
 118              		.thumb
 119              		.thumb_func
 121              	svcRtxMemoryPoolGetBlockSize:
 122              	.LFB183:
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get memory block size in a Memory Pool.
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolGetBlockSize
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static uint32_t svcRtxMemoryPoolGetBlockSize (osMemoryPoolId_t mp_id) {
 123              		.loc 1 425 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 0
 126              		@ frame_needed = 0, uses_anonymous_args = 0
 127              	.LVL10:
 128 0000 10B5     		push	{r4, lr}
 129              	.LCFI2:
 130              		.cfi_def_cfa_offset 8
 131              		.cfi_offset 4, -8
 132              		.cfi_offset 14, -4
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
 133              		.loc 1 429 0
 134 0002 0446     		mov	r4, r0
 135 0004 10B1     		cbz	r0, .L12
 136              		.loc 1 429 0 is_stmt 0 discriminator 1
 137 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 138 0008 062B     		cmp	r3, #6
 139 000a 05D0     		beq	.L13
 140              	.L12:
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolGetBlockSize(mp, 0U);
 141              		.loc 1 430 0 is_stmt 1
 142 000c 0021     		movs	r1, #0
 143 000e 2046     		mov	r0, r4
 144              	.LVL11:
 145 0010 FFF7FEFF 		bl	EvrRtxMemoryPoolGetBlockSize
ARM GAS  /tmp/cceMLxfG.s 			page 11


 146              	.LVL12:
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return 0U;
 147              		.loc 1 432 0
 148 0014 0020     		movs	r0, #0
 149 0016 10BD     		pop	{r4, pc}
 150              	.LVL13:
 151              	.L13:
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolGetBlockSize(mp, mp->mp_info.block_size);
 152              		.loc 1 435 0
 153 0018 4169     		ldr	r1, [r0, #20]
 154 001a FFF7FEFF 		bl	EvrRtxMemoryPoolGetBlockSize
 155              	.LVL14:
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return mp->mp_info.block_size;
 156              		.loc 1 437 0
 157 001e 6069     		ldr	r0, [r4, #20]
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 158              		.loc 1 438 0
 159 0020 10BD     		pop	{r4, pc}
 160              		.cfi_endproc
 161              	.LFE183:
 163 0022 00BF     		.section	.text.svcRtxMemoryPoolGetCount,"ax",%progbits
 164              		.align	2
 165              		.thumb
 166              		.thumb_func
 168              	svcRtxMemoryPoolGetCount:
 169              	.LFB184:
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get number of memory blocks used in a Memory Pool.
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolGetCount
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static uint32_t svcRtxMemoryPoolGetCount (osMemoryPoolId_t mp_id) {
 170              		.loc 1 442 0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 0
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174              	.LVL15:
 175 0000 10B5     		push	{r4, lr}
 176              	.LCFI3:
 177              		.cfi_def_cfa_offset 8
 178              		.cfi_offset 4, -8
 179              		.cfi_offset 14, -4
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
 180              		.loc 1 446 0
 181 0002 0446     		mov	r4, r0
 182 0004 10B1     		cbz	r0, .L17
 183              		.loc 1 446 0 is_stmt 0 discriminator 1
 184 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 185 0008 062B     		cmp	r3, #6
 186 000a 05D0     		beq	.L18
 187              	.L17:
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolGetCount(mp, 0U);
ARM GAS  /tmp/cceMLxfG.s 			page 12


 188              		.loc 1 447 0 is_stmt 1
 189 000c 0021     		movs	r1, #0
 190 000e 2046     		mov	r0, r4
 191              	.LVL16:
 192 0010 FFF7FEFF 		bl	EvrRtxMemoryPoolGetCount
 193              	.LVL17:
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return 0U;
 194              		.loc 1 449 0
 195 0014 0020     		movs	r0, #0
 196 0016 10BD     		pop	{r4, pc}
 197              	.LVL18:
 198              	.L18:
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolGetCount(mp, mp->mp_info.used_blocks);
 199              		.loc 1 452 0
 200 0018 0169     		ldr	r1, [r0, #16]
 201 001a FFF7FEFF 		bl	EvrRtxMemoryPoolGetCount
 202              	.LVL19:
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return mp->mp_info.used_blocks;
 203              		.loc 1 454 0
 204 001e 2069     		ldr	r0, [r4, #16]
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 205              		.loc 1 455 0
 206 0020 10BD     		pop	{r4, pc}
 207              		.cfi_endproc
 208              	.LFE184:
 210 0022 00BF     		.section	.text.svcRtxMemoryPoolGetSpace,"ax",%progbits
 211              		.align	2
 212              		.thumb
 213              		.thumb_func
 215              	svcRtxMemoryPoolGetSpace:
 216              	.LFB185:
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get number of memory blocks available in a Memory Pool.
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolGetSpace
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static uint32_t svcRtxMemoryPoolGetSpace (osMemoryPoolId_t mp_id) {
 217              		.loc 1 459 0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221              	.LVL20:
 222 0000 10B5     		push	{r4, lr}
 223              	.LCFI4:
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
 227              		.loc 1 463 0
 228 0002 0446     		mov	r4, r0
 229 0004 10B1     		cbz	r0, .L22
 230              		.loc 1 463 0 is_stmt 0 discriminator 1
ARM GAS  /tmp/cceMLxfG.s 			page 13


 231 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 232 0008 062B     		cmp	r3, #6
 233 000a 05D0     		beq	.L23
 234              	.L22:
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolGetSpace(mp, 0U);
 235              		.loc 1 464 0 is_stmt 1
 236 000c 0021     		movs	r1, #0
 237 000e 2046     		mov	r0, r4
 238              	.LVL21:
 239 0010 FFF7FEFF 		bl	EvrRtxMemoryPoolGetSpace
 240              	.LVL22:
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return 0U;
 241              		.loc 1 466 0
 242 0014 0020     		movs	r0, #0
 243 0016 10BD     		pop	{r4, pc}
 244              	.LVL23:
 245              	.L23:
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolGetSpace(mp, mp->mp_info.max_blocks - mp->mp_info.used_blocks);
 246              		.loc 1 469 0
 247 0018 C168     		ldr	r1, [r0, #12]
 248 001a 0369     		ldr	r3, [r0, #16]
 249 001c C91A     		subs	r1, r1, r3
 250 001e FFF7FEFF 		bl	EvrRtxMemoryPoolGetSpace
 251              	.LVL24:
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return (mp->mp_info.max_blocks - mp->mp_info.used_blocks);
 252              		.loc 1 471 0
 253 0022 E368     		ldr	r3, [r4, #12]
 254 0024 2069     		ldr	r0, [r4, #16]
 255 0026 181A     		subs	r0, r3, r0
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 256              		.loc 1 472 0
 257 0028 10BD     		pop	{r4, pc}
 258              		.cfi_endproc
 259              	.LFE185:
 261 002a 00BF     		.section	.text.osRtxMemoryPoolInit,"ax",%progbits
 262              		.align	2
 263              		.global	osRtxMemoryPoolInit
 264              		.thumb
 265              		.thumb_func
 267              	osRtxMemoryPoolInit:
 268              	.LFB174:
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   //lint --e{9079} --e{9087} "conversion from pointer to void to pointer to other type" [MISRA Note
 269              		.loc 1 45 0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              	.LVL25:
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 274              		.loc 1 51 0
 275 0000 E8B1     		cbz	r0, .L30
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   //lint --e{9079} --e{9087} "conversion from pointer to void to pointer to other type" [MISRA Note
 276              		.loc 1 45 0 discriminator 1
 277 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
ARM GAS  /tmp/cceMLxfG.s 			page 14


 278              	.LCFI5:
 279              		.cfi_def_cfa_offset 24
 280              		.cfi_offset 3, -24
 281              		.cfi_offset 4, -20
 282              		.cfi_offset 5, -16
 283              		.cfi_offset 6, -12
 284              		.cfi_offset 7, -8
 285              		.cfi_offset 14, -4
 286 0004 0C46     		mov	r4, r1
 287 0006 1646     		mov	r6, r2
 288 0008 1D46     		mov	r5, r3
 289 000a 0746     		mov	r7, r0
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 290              		.loc 1 51 0 discriminator 1
 291 000c C9B1     		cbz	r1, .L31
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 292              		.loc 1 51 0 is_stmt 0 discriminator 2
 293 000e D2B1     		cbz	r2, .L32
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 294              		.loc 1 51 0 discriminator 3
 295 0010 DBB1     		cbz	r3, .L33
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->used_blocks = 0U;
 296              		.loc 1 57 0 is_stmt 1
 297 0012 3960     		str	r1, [r7]
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_size  = block_size;
 298              		.loc 1 58 0
 299 0014 0023     		movs	r3, #0
 300              	.LVL26:
 301 0016 4360     		str	r3, [r0, #4]
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_base  = block_mem;
 302              		.loc 1 59 0
 303 0018 BA60     		str	r2, [r7, #8]
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_free  = block_mem;
 304              		.loc 1 60 0
 305 001a C560     		str	r5, [r0, #12]
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp_info->block_lim   = &(((uint8_t *)block_mem)[block_count * block_size]);
 306              		.loc 1 61 0
 307 001c 4561     		str	r5, [r0, #20]
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 308              		.loc 1 62 0
 309 001e 02FB0153 		mla	r3, r2, r1, r5
 310 0022 0361     		str	r3, [r0, #16]
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 311              		.loc 1 64 0
 312 0024 2B46     		mov	r3, r5
 313 0026 FFF7FEFF 		bl	EvrRtxMemoryBlockInit
 314              	.LVL27:
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     block = &((uint8_t *)mem)[block_size];
 315              		.loc 1 68 0
 316 002a 02E0     		b	.L28
 317              	.LVL28:
 318              	.L29:
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     *((void **)mem) = block;
 319              		.loc 1 69 0
 320 002c AB19     		adds	r3, r5, r6
 321              	.LVL29:
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mem = block;
ARM GAS  /tmp/cceMLxfG.s 			page 15


 322              		.loc 1 70 0
 323 002e 2B60     		str	r3, [r5]
 324              	.LVL30:
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 325              		.loc 1 71 0
 326 0030 1D46     		mov	r5, r3
 327              	.LVL31:
 328              	.L28:
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     block = &((uint8_t *)mem)[block_size];
 329              		.loc 1 68 0
 330 0032 013C     		subs	r4, r4, #1
 331              	.LVL32:
 332 0034 FAD1     		bne	.L29
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 333              		.loc 1 73 0
 334 0036 0023     		movs	r3, #0
 335 0038 2B60     		str	r3, [r5]
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 336              		.loc 1 75 0
 337 003a 0120     		movs	r0, #1
 338 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 339              	.LVL33:
 340              	.L30:
 341              	.LCFI6:
 342              		.cfi_def_cfa_offset 0
 343              		.cfi_restore 3
 344              		.cfi_restore 4
 345              		.cfi_restore 5
 346              		.cfi_restore 6
 347              		.cfi_restore 7
 348              		.cfi_restore 14
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 349              		.loc 1 53 0
 350 003e 0020     		movs	r0, #0
 351              	.LVL34:
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 352              		.loc 1 76 0
 353 0040 7047     		bx	lr
 354              	.LVL35:
 355              	.L31:
 356              	.LCFI7:
 357              		.cfi_def_cfa_offset 24
 358              		.cfi_offset 3, -24
 359              		.cfi_offset 4, -20
 360              		.cfi_offset 5, -16
 361              		.cfi_offset 6, -12
 362              		.cfi_offset 7, -8
 363              		.cfi_offset 14, -4
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 364              		.loc 1 53 0
 365 0042 0020     		movs	r0, #0
 366              	.LVL36:
 367 0044 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 368              	.LVL37:
 369              	.L32:
 370 0046 0020     		movs	r0, #0
 371              	.LVL38:
ARM GAS  /tmp/cceMLxfG.s 			page 16


 372 0048 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 373              	.LVL39:
 374              	.L33:
 375 004a 0020     		movs	r0, #0
 376              	.LVL40:
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 377              		.loc 1 76 0
 378 004c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 379              		.cfi_endproc
 380              	.LFE174:
 382              		.section	.text.osRtxMemoryPoolAlloc,"ax",%progbits
 383              		.align	2
 384              		.global	osRtxMemoryPoolAlloc
 385              		.thumb
 386              		.thumb_func
 388              	osRtxMemoryPoolAlloc:
 389              	.LFB175:
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (EXCLUSIVE_ACCESS == 0)
 390              		.loc 1 81 0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              	.LVL41:
 395 0000 38B5     		push	{r3, r4, r5, lr}
 396              	.LCFI8:
 397              		.cfi_def_cfa_offset 16
 398              		.cfi_offset 3, -16
 399              		.cfi_offset 4, -12
 400              		.cfi_offset 5, -8
 401              		.cfi_offset 14, -4
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryBlockAlloc(NULL, NULL);
 402              		.loc 1 87 0
 403 0002 28B9     		cbnz	r0, .L36
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 404              		.loc 1 88 0
 405 0004 0021     		movs	r1, #0
 406 0006 0846     		mov	r0, r1
 407              	.LVL42:
 408 0008 FFF7FEFF 		bl	EvrRtxMemoryBlockAlloc
 409              	.LVL43:
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 410              		.loc 1 90 0
 411 000c 0020     		movs	r0, #0
 412 000e 38BD     		pop	{r3, r4, r5, pc}
 413              	.LVL44:
 414              	.L36:
 415 0010 0246     		mov	r2, r0
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (block != NULL) {
 416              		.loc 1 107 0
 417 0012 00F11403 		add	r3, r0, #20
 418              	.LVL45:
 419              	.LBB174:
 420              	.LBB175:
 421              		.file 2 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /*
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Copyright (c) 2013-2018 Arm Limited. All rights reserved.
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
ARM GAS  /tmp/cceMLxfG.s 			page 17


   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * SPDX-License-Identifier: Apache-2.0
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * not use this file except in compliance with the License.
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * You may obtain a copy of the License at
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Unless required by applicable law or agreed to in writing, software
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * See the License for the specific language governing permissions and
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * limitations under the License.
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * -----------------------------------------------------------------------------
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Project:     CMSIS-RTOS RTX
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * Title:       Cortex-M Core definitions
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  *
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  * -----------------------------------------------------------------------------
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****  */
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef RTX_CORE_CM_H_
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define RTX_CORE_CM_H_
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef RTX_CORE_C_H_
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include "RTE_Components.h"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include CMSIS_device_header
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #include <stdbool.h>
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** typedef bool bool_t;
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define FALSE                   ((bool_t)0)
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define TRUE                    ((bool_t)1)
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  RTE_CMSIS_RTOS2_RTX5_ARMV8M_NS
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define DOMAIN_NS               1
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef DOMAIN_NS
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define DOMAIN_NS               0
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if    (DOMAIN_NS == 1)
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((!defined(__ARM_ARCH_8M_BASE__) || (__ARM_ARCH_8M_BASE__ == 0)) && \
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (!defined(__ARM_ARCH_8M_MAIN__) || (__ARM_ARCH_8M_MAIN__ == 0)))
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #error "Non-secure domain requires ARMv8-M Architecture!"
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef EXCLUSIVE_ACCESS
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if    ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) || \
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)) || \
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****         (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define EXCLUSIVE_ACCESS        1
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
ARM GAS  /tmp/cceMLxfG.s 			page 18


  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define EXCLUSIVE_ACCESS        0
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define OS_TICK_HANDLER         SysTick_Handler
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// xPSR_Initialization Value
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  privileged      true=privileged, false=unprivileged
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  thumb           true=Thumb, false=ARM
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     xPSR Init Value
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t xPSR_InitVal (bool_t privileged, bool_t thumb) {
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)privileged;
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)thumb;
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (0x01000000U);
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** // Stack Frame:
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  - Extended: S16-S31, R4-R11, R0-R3, R12, LR, PC, xPSR, S0-S15, FPSCR
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  - Basic:             R4-R11, R0-R3, R12, LR, PC, xPSR
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Stack Frame Initialization Value (EXC_RETURN[7..0])
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (DOMAIN_NS == 1)
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STACK_FRAME_INIT_VAL    0xBCU
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STACK_FRAME_INIT_VAL    0xFDU
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Stack Offset of Register R0
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  stack_frame     Stack Frame (EXC_RETURN[7..0])
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     R0 Offset
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t StackOffsetR0 (uint8_t stack_frame) {
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (__FPU_USED == 1U)
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (((stack_frame & 0x10U) == 0U) ? ((16U+8U)*4U) : (8U*4U));
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   (void)stack_frame;
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (8U*4U);
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Core functions ====
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_CONTROL, pure)
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_IPSR,    pure)
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_PRIMASK, pure)
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -sem(__get_BASEPRI, pure)
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if running Privileged
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=privileged, false=unprivileged
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsPrivileged (void) {
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((__get_CONTROL() & 1U) == 0U);
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if in IRQ Mode
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=IRQ, false=thread
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsIrqMode (void) {
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (__get_IPSR() != 0U);
ARM GAS  /tmp/cceMLxfG.s 			page 19


 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Check if IRQ is Masked
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     true=masked, false=not masked
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE bool_t IsIrqMasked (void) {
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) || \
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((__get_PRIMASK() != 0U) || (__get_BASEPRI() != 0U));
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return  (__get_PRIMASK() != 0U);
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Core Peripherals functions ====
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Setup SVC and PendSV System Service Calls
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void SVC_Setup (void) {
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)) || \
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__CORTEX_M)           && (__CORTEX_M == 7U)))
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t p, n;
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[10] = 0xFFU;
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = 32U - (uint32_t)__CLZ(~(SCB->SHPR[10] | 0xFFFFFF00U));
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   p = NVIC_GetPriorityGrouping();
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   if (p >= n) {
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     n = p + 1U;
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   }
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[7] = (uint8_t)(0xFEU << n);
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif  (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t n;
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[1] |= 0x00FF0000U;
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = SCB->SHPR[1];
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHPR[0] |= (n << (8+1)) & 0xFC000000U;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) || \
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)))
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t p, n;
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[10] = 0xFFU;
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = 32U - (uint32_t)__CLZ(~(SCB->SHP[10] | 0xFFFFFF00U));
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   p = NVIC_GetPriorityGrouping();
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   if (p >= n) {
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     n = p + 1U;
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   }
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[7] = (uint8_t)(0xFEU << n);
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif  (defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0))
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   uint32_t n;
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[1] |= 0x00FF0000U;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   n = SCB->SHP[1];
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->SHP[0] |= (n << (8+1)) & 0xFC000000U;
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Get Pending SV (Service Call) Flag
ARM GAS  /tmp/cceMLxfG.s 			page 20


 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return     Pending SV Flag
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint8_t GetPendSV (void) {
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ((uint8_t)((SCB->ICSR & (SCB_ICSR_PENDSVSET_Msk)) >> 24));
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Clear Pending SV (Service Call) Flag
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void ClrPendSV (void) {
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->ICSR = SCB_ICSR_PENDSVCLR_Msk;
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Set Pending SV (Service Call) Flag
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void SetPendSV (void) {
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SCB->ICSR = SCB_ICSR_PENDSVSET_Msk;
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Service Calls definitions ====
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -save -e9023 -e9024 -e9026 "Function-like macros using '#/##'" [MISRA Note 10]
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) ||       \
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) ||       \
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define __SVC_INDIRECT(n) __svc_indirect(n)
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0)) ||       \
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)))
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define __SVC_INDIRECT(n) __svc_indirect_r7(n)
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0N(f,t)                                                           \
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)());                                        \
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f(svcRtx##f);                                                           \
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0(f,t)                                                            \
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)());                                        \
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f);                                                    \
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1N(f,t,t1)                                                        \
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1),t1);                                   \
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f(svcRtx##f,a1);                                                        \
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1(f,t,t1)                                                         \
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1),t1);                                   \
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1);                                                 \
ARM GAS  /tmp/cceMLxfG.s 			page 21


 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_2(f,t,t1,t2)                                                      \
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1,t2),t1,t2);                             \
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2) {                                 \
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1,a2);                                              \
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_3(f,t,t1,t2,t3)                                                   \
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1,t2,t3),t1,t2,t3);                       \
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3) {                          \
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1,a2,a3);                                           \
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_4(f,t,t1,t2,t3,t4)                                                \
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t(*)(t1,t2,t3,t4),t1,t2,t3,t4);                 \
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3, t4 a4) {                   \
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(svcRtx##f,a1,a2,a3,a4);                                        \
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif defined(__ICCARM__)
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) ||       \
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) ||       \
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgF(f)                                                            \
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __asm(                                                                       \
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov r12,%0\n"                                                             \
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     :: "r"(&f): "r12"                                                          \
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0)) ||       \
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)))
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgF(f)                                                            \
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __asm(                                                                       \
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov r7,%0\n"                                                              \
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     :: "r"(&f): "r7"                                                           \
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define STRINGIFY(a) #a
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define __SVC_INDIRECT(n) _Pragma(STRINGIFY(swi_number = n)) __swi
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0N(f,t)                                                           \
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f ();                                              \
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f();                                                                    \
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0(f,t)                                                            \
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f ();                                              \
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (void) {                                         \
ARM GAS  /tmp/cceMLxfG.s 			page 22


 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f();                                                             \
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1N(f,t,t1)                                                        \
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1);                                         \
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   svc##f(a1);                                                                  \
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1(f,t,t1)                                                         \
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1);                                         \
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1) {                                        \
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1);                                                           \
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_2(f,t,t1,t2)                                                      \
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1, t2 a2);                                  \
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2) {                                 \
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1,a2);                                                        \
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_3(f,t,t1,t2,t3)                                                   \
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1, t2 a2, t3 a3);                           \
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3) {                          \
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1,a2,a3);                                                     \
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_4(f,t,t1,t2,t3,t4)                                                \
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __SVC_INDIRECT(0) t    svc##f (t1 a1, t2 a2, t3 a3, t4 a4);                    \
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE   t  __svc##f (t1 a1, t2 a2, t3 a3, t4 a4) {                   \
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return svc##f(a1,a2,a3,a4);                                                  \
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else   // !(defined(__CC_ARM) || defined(__ICCARM__))
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -esym(522,__svc*) "Functions '__svc*' are impure (side-effects)"
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if   ((defined(__ARM_ARCH_7M__)      && (__ARM_ARCH_7M__      != 0)) ||       \
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_7EM__)     && (__ARM_ARCH_7EM__     != 0)) ||       \
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ != 0)))
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_RegF "r12"
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #elif ((defined(__ARM_ARCH_6M__)      && (__ARM_ARCH_6M__      != 0)) ||       \
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****        (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0)))
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_RegF "r7"
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
ARM GAS  /tmp/cceMLxfG.s 			page 23


 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgN(n) \
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** register uint32_t __r##n __ASM("r"#n)
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgR(n,a) \
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** register uint32_t __r##n __ASM("r"#n) = (uint32_t)a
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_ArgF(f) \
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** register uint32_t __rf   __ASM(SVC_RegF) = (uint32_t)f
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In0 "r"(__rf)
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In1 "r"(__rf),"r"(__r0)
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In2 "r"(__rf),"r"(__r0),"r"(__r1)
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In3 "r"(__rf),"r"(__r0),"r"(__r1),"r"(__r2)
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_In4 "r"(__rf),"r"(__r0),"r"(__r1),"r"(__r2),"r"(__r3)
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_Out0
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_Out1 "=r"(__r0)
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_CL0
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_CL1 "r1"
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_CL2 "r0","r1"
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC_Call0(in, out, cl)                                                 \
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile ("svc 0" : out : in : cl)
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0N(f,t)                                                           \
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (void) {                                            \
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In0, SVC_Out0, SVC_CL2);                                       \
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_0(f,t)                                                            \
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (void) {                                            \
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgN(0);                                                                 \
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In0, SVC_Out1, SVC_CL1);                                       \
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1N(f,t,t1)                                                        \
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1) {                                           \
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In1, SVC_Out0, SVC_CL1);                                       \
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_1(f,t,t1)                                                         \
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1) {                                           \
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In1, SVC_Out1, SVC_CL1);                                       \
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
ARM GAS  /tmp/cceMLxfG.s 			page 24


 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_2(f,t,t1,t2)                                                      \
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1, t2 a2) {                                    \
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(1,a2);                                                              \
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In2, SVC_Out1, SVC_CL0);                                       \
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_3(f,t,t1,t2,t3)                                                   \
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1, t2 a2, t3 a3) {                             \
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(1,a2);                                                              \
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(2,a3);                                                              \
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In3, SVC_Out1, SVC_CL0);                                       \
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #define SVC0_4(f,t,t1,t2,t3,t4)                                                \
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __attribute__((always_inline))                                                 \
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE t __svc##f (t1 a1, t2 a2, t3 a3, t4 a4) {                      \
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(0,a1);                                                              \
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(1,a2);                                                              \
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(2,a3);                                                              \
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgR(3,a4);                                                              \
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_ArgF(svcRtx##f);                                                         \
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   SVC_Call0(SVC_In4, SVC_Out1, SVC_CL0);                                       \
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return (t) __r0;                                                             \
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint -restore [MISRA Note 10]
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //  ==== Exclusive Access Operation ====
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (EXCLUSIVE_ACCESS == 1)
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** //lint ++flb "Library Begin" [MISRA Note 12]
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Write (8-bit)
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  val             Value to write
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint8_t atomic_wr8 (uint8_t *mem, uint8_t val) {
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov    r2,r0
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrexb r0,[r2]
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strexb r3,r1,[r2]
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz    r3,%F2
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b      %B1
ARM GAS  /tmp/cceMLxfG.s 			page 25


 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint8_t atomic_wr8 (uint8_t *mem, uint8_t val) {
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t res;
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint8_t  ret;
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrexb %[ret],[%[mem]]\n\t"
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strexb %[res],%[val],[%[mem]]\n\t"
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz    %[res],2f\n\t"
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b       1b\n"
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem),
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "l"   (val)
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory"
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Set bits (32-bit)
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     New value
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_set32 (uint32_t *mem, uint32_t bits) {
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   orr   r0,r0,r1
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r0,[r2]
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_set32 (uint32_t *mem, uint32_t bits) {
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
ARM GAS  /tmp/cceMLxfG.s 			page 26


 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[val],[%[mem]]\n\t"
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[ret],%[val]\n\t"
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "orrs  %[ret],%[bits]\n\t"
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "orr   %[ret],%[val],%[bits]\n\t"
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[ret],[%[mem]]\n\t"
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory", "cc"
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory"
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Clear bits (32-bit)
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_clr32 (uint32_t *mem, uint32_t bits) {
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push  {r4,lr}
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bic   r4,r0,r1
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r4,[r2]
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_clr32 (uint32_t *mem, uint32_t bits) {
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
ARM GAS  /tmp/cceMLxfG.s 			page 27


 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bics  %[val],%[bits]\n\t"
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bic   %[val],%[ret],%[bits]\n\t"
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory", "cc"
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "memory"
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Check if all specified bits (32-bit) are active and clear them
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Active bits before clearing or 0 if not active
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_chk32_all (uint32_t *mem, uint32_t bits) {
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push  {r4,lr}
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   and   r4,r0,r1
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cmp   r4,r1
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   beq   %F2
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   movs  r0,#0
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
ARM GAS  /tmp/cceMLxfG.s 			page 28


 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bic   r4,r0,r1
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r4,[r2]
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F3
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_chk32_all (uint32_t *mem, uint32_t bits) {
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ands  %[val],%[bits]\n\t"
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "and   %[val],%[ret],%[bits]\n\t"
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cmp   %[val],%[bits]\n\t"
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "beq   2f\n\t"
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "movs  %[ret],#0\n\t"
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     3f\n"
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bics  %[val],%[bits]\n\t"
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bic   %[val],%[ret],%[bits]\n\t"
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],3f\n\t"
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
ARM GAS  /tmp/cceMLxfG.s 			page 29


 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Check if any specified bits (32-bit) are active and clear them
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  bits            Bit mask
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Active bits before clearing or 0 if not active
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_chk32_any (uint32_t *mem, uint32_t bits) {
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push  {r4,lr}
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   tst   r0,r1
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bne   %F2
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   movs  r0,#0
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bic   r4,r0,r1
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r4,[r2]
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F3
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop   {r4,pc}
 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_chk32_any (uint32_t *mem, uint32_t bits) {
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "tst   %[ret],%[bits]\n\t"
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bne   2f\n\t"
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "movs  %[ret],#0\n\t"
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     3f\n"
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if (defined(__ARM_ARCH_8M_BASE__) && (__ARM_ARCH_8M_BASE__ != 0))
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "mov   %[val],%[ret]\n\t"
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bics  %[val],%[bits]\n\t"
 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bic   %[val],%[ret],%[bits]\n\t"
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],3f\n\t"
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
ARM GAS  /tmp/cceMLxfG.s 			page 30


 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem]  "l"   (mem),
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [bits] "l"   (bits)
 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Increment (32-bit)
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_inc32 (uint32_t *mem) {
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   adds  r1,r0,#1
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r2]
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_inc32 (uint32_t *mem) {
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "adds  %[val],%[ret],#1\n\t"
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem)
 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
ARM GAS  /tmp/cceMLxfG.s 			page 31


 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Increment (16-bit) if Less Than
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  max             Maximum value
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint16_t atomic_inc16_lt (uint16_t *mem, uint16_t max) {
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push   {r4,lr}
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov    r2,r0
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrexh r0,[r2]
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cmp    r1,r0
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bhi    %F2
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop    {r4,pc}
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   adds   r4,r0,#1
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strexh r3,r4,[r2]
 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz    r3,%F3
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b      %B1
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop    {r4,pc}
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint16_t atomic_inc16_lt (uint16_t *mem, uint16_t max) {
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint16_t ret;
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrexh %[ret],[%[mem]]\n\t"
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cmp    %[max],%[ret]\n\t"
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bhi    2f\n\t"
 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      3f\n"
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "adds   %[val],%[ret],#1\n\t"
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strexh %[res],%[val],[%[mem]]\n\t"
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz    %[res],3f\n\t"
 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      1b\n"
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem),
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [max] "l"   (max)
ARM GAS  /tmp/cceMLxfG.s 			page 32


 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Increment (16-bit) and clear on Limit
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  max             Maximum value
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint16_t atomic_inc16_lim (uint16_t *mem, uint16_t lim) {
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   push   {r4,lr}
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov    r2,r0
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrexh r0,[r2]
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   adds   r4,r0,#1
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cmp    r1,r4
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bhi    %F2
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   movs   r4,#0
 880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strexh r3,r4,[r2]
 882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz    r3,%F3
 883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b      %B1
 884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   pop    {r4,pc}
 886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint16_t atomic_inc16_lim (uint16_t *mem, uint16_t lim) {
 889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 891:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 893:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 894:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 895:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint16_t ret;
 897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 898:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 901:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 902:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 903:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrexh %[ret],[%[mem]]\n\t"
 904:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "adds   %[val],%[ret],#1\n\t"
 905:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cmp    %[lim],%[val]\n\t"
 906:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "bhi    2f\n\t"
 907:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "movs   %[val],#0\n"
 908:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
 909:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strexh %[res],%[val],[%[mem]]\n\t"
 910:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz    %[res],3f\n\t"
 911:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      1b\n"
 912:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
 913:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 914:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 915:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
ARM GAS  /tmp/cceMLxfG.s 			page 33


 916:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem),
 917:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [lim] "l"   (lim)
 918:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 919:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 920:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 921:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 922:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 923:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 924:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 925:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Decrement (32-bit)
 926:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 927:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 928:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 929:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_dec32 (uint32_t *mem) {
 930:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 931:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 932:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 933:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   subs  r1,r0,#1
 934:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r2]
 935:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
 936:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 937:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 938:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 939:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 940:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 941:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_dec32 (uint32_t *mem) {
 942:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 944:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 945:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 946:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 947:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
 948:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 949:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
 950:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 951:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 952:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 953:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
 954:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 955:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
 956:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
 957:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "subs  %[val],%[ret],#1\n\t"
 958:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
 959:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],2f\n\t"
 960:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
 961:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:"
 962:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
 963:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
 964:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
 965:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem)
 966:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
 967:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
 968:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
 969:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
 970:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 971:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 972:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
ARM GAS  /tmp/cceMLxfG.s 			page 34


 973:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Decrement (32-bit) if Not Zero
 974:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
 975:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
 976:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
 977:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint32_t atomic_dec32_nz (uint32_t *mem) {
 978:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
 979:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
 980:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
 981:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbnz  r0,%F2
 982:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
 983:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx    lr
 984:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
 985:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   subs  r1,r0,#1
 986:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r2]
 987:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F3
 988:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
 989:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
 990:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
 991:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
 992:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 993:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint32_t atomic_dec32_nz (uint32_t *mem) {
 994:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 995:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
 996:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
 997:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
 998:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
 999:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
1000:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1001:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t ret;
1002:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1003:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
1004:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
1005:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
1006:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1007:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
1008:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[mem]]\n\t"
1009:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbnz  %[ret],2f\n\t"
1010:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
1011:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     3f\n"
1012:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
1013:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "subs  %[val],%[ret],#1\n\t"
1014:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[mem]]\n\t"
1015:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],3f\n\t"
1016:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
1017:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
1018:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
1019:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
1020:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
1021:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem)
1022:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
1023:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
1024:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1025:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
1026:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
1027:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1028:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1029:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Decrement (16-bit) if Not Zero
ARM GAS  /tmp/cceMLxfG.s 			page 35


1030:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  mem             Memory address
1031:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Previous value
1032:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
1033:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    uint16_t atomic_dec16_nz (uint16_t *mem) {
1034:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov    r2,r0
1035:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
1036:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrexh r0,[r2]
1037:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbnz   r0,%F2
1038:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
1039:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
1040:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
1041:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   subs   r1,r0,#1
1042:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strexh r3,r1,[r2]
1043:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz    r3,%F3
1044:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b      %B1
1045:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
1046:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx      lr
1047:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
1048:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
1049:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE uint16_t atomic_dec16_nz (uint16_t *mem) {
1050:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
1051:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
1052:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1053:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
1054:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
1055:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
1056:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1057:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint16_t ret;
1058:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1059:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
1060:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
1061:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
1062:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1063:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
1064:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrexh %[ret],[%[mem]]\n\t"
1065:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbnz   %[ret],2f\n\t"
1066:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
1067:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      3f\n"
1068:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
1069:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "subs   %[val],%[ret],#1\n\t"
1070:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strexh %[res],%[val],[%[mem]]\n\t"
1071:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz    %[res],3f\n\t"
1072:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b      1b\n"
1073:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
1074:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret] "=&l" (ret),
1075:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val] "=&l" (val),
1076:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res] "=&l" (res)
1077:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [mem] "l"   (mem)
1078:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
1079:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
1080:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1081:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
1082:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
1083:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1084:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1085:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Link Get
1086:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  root            Root address
ARM GAS  /tmp/cceMLxfG.s 			page 36


1087:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \return                     Link
1088:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
1089:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    void *atomic_link_get (void **root) {
1090:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   mov   r2,r0
1091:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
1092:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r0,[r2]
1093:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbnz  r0,%F2
1094:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   clrex
1095:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx    lr
1096:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
1097:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldr   r1,[r0]
1098:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r2]
1099:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F3
1100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
1101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 3
1102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx     lr
1103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
1104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
1105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void *atomic_link_get (void **root) {
1106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
1107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
1108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val, res;
1110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
1111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
1112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register void    *ret;
1114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 422              		.loc 2 1115 0
 423              		.syntax unified
 424              	@ 1115 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h" 1
 425              		.syntax unified
 426              		1:
 427 0016 53E8004F 		ldrex r4,[r3]
 428 001a 14B9     		cbnz  r4,2f
 429 001c BFF32F8F 		clrex
 430 0020 04E0     		b     3f
 431              	2:
 432 0022 2168     		ldr   r1,[r4]
 433 0024 43E80010 		strex r0,r1,[r3]
 434 0028 00B1     		cbz   r0,3f
 435 002a F4E7     		b     1b
 436              	3:
 437              	@ 0 "" 2
 438              	.LVL46:
 439              		.thumb
 440              		.syntax unified
 441              	.LBE175:
 442              	.LBE174:
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     (void)atomic_inc32(&mp_info->used_blocks);
 443              		.loc 1 108 0
 444 002c 3CB1     		cbz	r4, .L38
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 445              		.loc 1 109 0
 446 002e 131D     		adds	r3, r2, #4
 447              	.LVL47:
ARM GAS  /tmp/cceMLxfG.s 			page 37


 448              	.LBB176:
 449              	.LBB177:
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 450              		.loc 2 783 0
 451              		.syntax unified
 452              	@ 783 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h" 1
 453              		.syntax unified
 454              		1:
 455 0030 53E8001F 		ldrex r1,[r3]
 456 0034 481C     		adds  r0,r1,#1
 457 0036 43E80005 		strex r5,r0,[r3]
 458 003a 05B1     		cbz   r5,2f
 459 003c F8E7     		b     1b
 460              	2:
 461              	@ 0 "" 2
 462              	.LVL48:
 463              		.thumb
 464              		.syntax unified
 465              	.L38:
 466              	.LBE177:
 467              	.LBE176:
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 468              		.loc 1 113 0
 469 003e 2146     		mov	r1, r4
 470 0040 1046     		mov	r0, r2
 471 0042 FFF7FEFF 		bl	EvrRtxMemoryBlockAlloc
 472              	.LVL49:
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 473              		.loc 1 115 0
 474 0046 2046     		mov	r0, r4
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 475              		.loc 1 116 0
 476 0048 38BD     		pop	{r3, r4, r5, pc}
 477              		.cfi_endproc
 478              	.LFE175:
 480 004a 00BF     		.section	.text.osRtxMemoryPoolPostProcess,"ax",%progbits
 481              		.align	2
 482              		.thumb
 483              		.thumb_func
 485              	osRtxMemoryPoolPostProcess:
 486              	.LFB177:
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void        *block;
 487              		.loc 1 160 0
 488              		.cfi_startproc
 489              		@ args = 0, pretend = 0, frame = 0
 490              		@ frame_needed = 0, uses_anonymous_args = 0
 491              	.LVL50:
 492 0000 38B5     		push	{r3, r4, r5, lr}
 493              	.LCFI9:
 494              		.cfi_def_cfa_offset 16
 495              		.cfi_offset 3, -16
 496              		.cfi_offset 4, -12
 497              		.cfi_offset 5, -8
 498              		.cfi_offset 14, -4
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Allocate memory
 499              		.loc 1 165 0
 500 0002 8368     		ldr	r3, [r0, #8]
ARM GAS  /tmp/cceMLxfG.s 			page 38


 501 0004 83B1     		cbz	r3, .L40
 502 0006 0446     		mov	r4, r0
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (block != NULL) {
 503              		.loc 1 167 0
 504 0008 0C30     		adds	r0, r0, #12
 505              	.LVL51:
 506 000a FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 507              	.LVL52:
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       // Wakeup waiting Thread with highest Priority
 508              		.loc 1 168 0
 509 000e 0546     		mov	r5, r0
 510 0010 50B1     		cbz	r0, .L40
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e{923} "cast from pointer to unsigned int"
 511              		.loc 1 170 0
 512 0012 2046     		mov	r0, r4
 513              	.LVL53:
 514 0014 FFF7FEFF 		bl	osRtxThreadListGet
 515              	.LVL54:
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       EvrRtxMemoryPoolAllocated(mp, block);
 516              		.loc 1 172 0
 517 0018 0022     		movs	r2, #0
 518 001a 2946     		mov	r1, r5
 519 001c FFF7FEFF 		bl	osRtxThreadWaitExit
 520              	.LVL55:
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 521              		.loc 1 173 0
 522 0020 2946     		mov	r1, r5
 523 0022 2046     		mov	r0, r4
 524 0024 FFF7FEFF 		bl	EvrRtxMemoryPoolAllocated
 525              	.LVL56:
 526              	.L40:
 527 0028 38BD     		pop	{r3, r4, r5, pc}
 528              		.cfi_endproc
 529              	.LFE177:
 531 002a 00BF     		.section	.text.svcRtxMemoryPoolAlloc,"ax",%progbits
 532              		.align	2
 533              		.thumb
 534              		.thumb_func
 536              	svcRtxMemoryPoolAlloc:
 537              	.LFB180:
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 538              		.loc 1 335 0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              	.LVL57:
 543 0000 70B5     		push	{r4, r5, r6, lr}
 544              	.LCFI10:
 545              		.cfi_def_cfa_offset 16
 546              		.cfi_offset 4, -16
 547              		.cfi_offset 5, -12
 548              		.cfi_offset 6, -8
 549              		.cfi_offset 14, -4
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 550              		.loc 1 340 0
 551 0002 0446     		mov	r4, r0
 552 0004 18B1     		cbz	r0, .L44
ARM GAS  /tmp/cceMLxfG.s 			page 39


 553 0006 0E46     		mov	r6, r1
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 554              		.loc 1 340 0 is_stmt 0 discriminator 1
 555 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 556 000a 062B     		cmp	r3, #6
 557 000c 06D0     		beq	.L45
 558              	.L44:
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 559              		.loc 1 341 0 is_stmt 1
 560 000e 6FF00301 		mvn	r1, #3
 561              	.LVL58:
 562 0012 2046     		mov	r0, r4
 563              	.LVL59:
 564 0014 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 565              	.LVL60:
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 566              		.loc 1 343 0
 567 0018 0020     		movs	r0, #0
 568 001a 70BD     		pop	{r4, r5, r6, pc}
 569              	.LVL61:
 570              	.L45:
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (block != NULL) {
 571              		.loc 1 347 0
 572 001c 0C30     		adds	r0, r0, #12
 573              	.LVL62:
 574 001e FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 575              	.LVL63:
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolAllocated(mp, block);
 576              		.loc 1 348 0
 577 0022 0546     		mov	r5, r0
 578 0024 28B1     		cbz	r0, .L47
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 579              		.loc 1 349 0
 580 0026 0146     		mov	r1, r0
 581 0028 2046     		mov	r0, r4
 582              	.LVL64:
 583 002a FFF7FEFF 		bl	EvrRtxMemoryPoolAllocated
 584              	.LVL65:
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 585              		.loc 1 365 0
 586 002e 2846     		mov	r0, r5
 587 0030 70BD     		pop	{r4, r5, r6, pc}
 588              	.LVL66:
 589              	.L47:
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       EvrRtxMemoryPoolAllocPending(mp, timeout);
 590              		.loc 1 352 0
 591 0032 A6B1     		cbz	r6, .L48
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       // Suspend current Thread
 592              		.loc 1 353 0
 593 0034 3146     		mov	r1, r6
 594 0036 2046     		mov	r0, r4
 595              	.LVL67:
 596 0038 FFF7FEFF 		bl	EvrRtxMemoryPoolAllocPending
 597              	.LVL68:
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         osRtxThreadListPut(osRtxObject(mp), osRtxThreadGetRunning());
 598              		.loc 1 355 0
 599 003c 3146     		mov	r1, r6
ARM GAS  /tmp/cceMLxfG.s 			page 40


 600 003e 7320     		movs	r0, #115
 601 0040 FFF7FEFF 		bl	osRtxThreadWaitEnter
 602              	.LVL69:
 603 0044 30B1     		cbz	r0, .L49
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       } else {
 604              		.loc 1 356 0
 605 0046 084B     		ldr	r3, .L51
 606 0048 5969     		ldr	r1, [r3, #20]
 607 004a 2046     		mov	r0, r4
 608 004c FFF7FEFF 		bl	osRtxThreadListPut
 609              	.LVL70:
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 610              		.loc 1 365 0
 611 0050 2846     		mov	r0, r5
 612 0052 70BD     		pop	{r4, r5, r6, pc}
 613              	.LVL71:
 614              	.L49:
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 615              		.loc 1 358 0
 616 0054 2046     		mov	r0, r4
 617 0056 FFF7FEFF 		bl	EvrRtxMemoryPoolAllocTimeout
 618              	.LVL72:
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 619              		.loc 1 365 0
 620 005a 2846     		mov	r0, r5
 621 005c 70BD     		pop	{r4, r5, r6, pc}
 622              	.LVL73:
 623              	.L48:
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 624              		.loc 1 361 0
 625 005e 2046     		mov	r0, r4
 626              	.LVL74:
 627 0060 FFF7FEFF 		bl	EvrRtxMemoryPoolAllocFailed
 628              	.LVL75:
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 629              		.loc 1 365 0
 630 0064 2846     		mov	r0, r5
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 631              		.loc 1 366 0
 632 0066 70BD     		pop	{r4, r5, r6, pc}
 633              	.LVL76:
 634              	.L52:
 635              		.align	2
 636              	.L51:
 637 0068 00000000 		.word	osRtxInfo
 638              		.cfi_endproc
 639              	.LFE180:
 641              		.section	.text.osRtxMemoryPoolFree,"ax",%progbits
 642              		.align	2
 643              		.global	osRtxMemoryPoolFree
 644              		.thumb
 645              		.thumb_func
 647              	osRtxMemoryPoolFree:
 648              	.LFB176:
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (EXCLUSIVE_ACCESS == 0)
 649              		.loc 1 122 0
 650              		.cfi_startproc
ARM GAS  /tmp/cceMLxfG.s 			page 41


 651              		@ args = 0, pretend = 0, frame = 0
 652              		@ frame_needed = 0, uses_anonymous_args = 0
 653              	.LVL77:
 654 0000 38B5     		push	{r3, r4, r5, lr}
 655              	.LCFI11:
 656              		.cfi_def_cfa_offset 16
 657              		.cfi_offset 3, -16
 658              		.cfi_offset 4, -12
 659              		.cfi_offset 5, -8
 660              		.cfi_offset 14, -4
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryBlockFree(mp_info, block, (int32_t)osErrorParameter);
 661              		.loc 1 128 0
 662 0002 0346     		mov	r3, r0
 663 0004 28B1     		cbz	r0, .L54
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryBlockFree(mp_info, block, (int32_t)osErrorParameter);
 664              		.loc 1 128 0 is_stmt 0 discriminator 1
 665 0006 C268     		ldr	r2, [r0, #12]
 666 0008 8A42     		cmp	r2, r1
 667 000a 02D8     		bhi	.L54
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryBlockFree(mp_info, block, (int32_t)osErrorParameter);
 668              		.loc 1 128 0 discriminator 2
 669 000c 0269     		ldr	r2, [r0, #16]
 670 000e 9142     		cmp	r1, r2
 671 0010 07D3     		bcc	.L55
 672              	.L54:
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 673              		.loc 1 129 0 is_stmt 1
 674 0012 6FF00302 		mvn	r2, #3
 675 0016 1846     		mov	r0, r3
 676              	.LVL78:
 677 0018 FFF7FEFF 		bl	EvrRtxMemoryBlockFree
 678              	.LVL79:
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 679              		.loc 1 131 0
 680 001c 6FF00300 		mvn	r0, #3
 681 0020 38BD     		pop	{r3, r4, r5, pc}
 682              	.LVL80:
 683              	.L55:
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   (void)atomic_dec32(&mp_info->used_blocks);
 684              		.loc 1 146 0
 685 0022 00F11402 		add	r2, r0, #20
 686              	.LVL81:
 687              	.LBB178:
 688              	.LBB179:
1116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
1117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ".syntax unified\n\t"
1118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "1:\n\t"
1120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldrex %[ret],[%[root]]\n\t"
1121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbnz  %[ret],2f\n\t"
1122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "clrex\n\t"
1123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     3f\n"
1124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "2:\n\t"
1125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "ldr   %[val],[%[ret]]\n\t"
1126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "strex %[res],%[val],[%[root]]\n\t"
1127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "cbz   %[res],3f\n\t"
1128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     "b     1b\n"
ARM GAS  /tmp/cceMLxfG.s 			page 42


1129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   "3:"
1130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [ret]  "=&l" (ret),
1131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [val]  "=&l" (val),
1132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****     [res]  "=&l" (res)
1133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : [root] "l"   (root)
1134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   : "cc", "memory"
1135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   );
1136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   return ret;
1138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
1139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// Atomic Access Operation: Link Put
1142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  root            Root address
1143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** /// \param[in]  lnk             Link
1144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #if defined(__CC_ARM)
1145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** static __asm    void atomic_link_put (void **root, void *link) {
1146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 1
1147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldr   r2,[r0]
1148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   str   r2,[r1]
1149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   dmb
1150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldrex r2,[r0]
1151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   ldr   r3,[r1]
1152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cmp   r3,r2
1153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bne   %B1
1154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   strex r3,r1,[r0]
1155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   cbz   r3,%F2
1156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   b     %B1
1157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 2
1158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   bx    lr
1159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** }
1160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
1161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** __STATIC_INLINE void atomic_link_put (void **root, void *link) {
1162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
1163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_suppress=Pe550
1164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   register uint32_t val1, val2, res;
1166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifdef  __ICCARM__
1167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #pragma diag_default=Pe550
1168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #endif
1169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** 
1170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h ****   __ASM volatile (
 689              		.loc 2 1170 0
 690              		.syntax unified
 691              	@ 1170 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h" 1
 692              		.syntax unified
 693              		1:
 694 0026 1068     		ldr   r0,[r2]
 695 0028 0860     		str   r0,[r1]
 696 002a BFF35F8F 		dmb
 697 002e 52E8000F 		ldrex r0,[r2]
 698 0032 0C68     		ldr   r4,[r1]
 699 0034 8442     		cmp   r4,r0
 700 0036 F6D1     		bne   1b
 701 0038 42E80015 		strex r5,r1,[r2]
 702 003c 05B1     		cbz   r5,2f
 703 003e F2E7     		b     1b
ARM GAS  /tmp/cceMLxfG.s 			page 43


 704              	2:
 705              	@ 0 "" 2
 706              	.LVL82:
 707              		.thumb
 708              		.syntax unified
 709              	.LBE179:
 710              	.LBE178:
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
 711              		.loc 1 147 0
 712 0040 1A1D     		adds	r2, r3, #4
 713              	.LVL83:
 714              	.LBB180:
 715              	.LBB181:
 951:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #ifndef __ICCARM__
 716              		.loc 2 951 0
 717              		.syntax unified
 718              	@ 951 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h" 1
 719              		.syntax unified
 720              		1:
 721 0042 52E8000F 		ldrex r0,[r2]
 722 0046 441E     		subs  r4,r0,#1
 723 0048 42E80045 		strex r5,r4,[r2]
 724 004c 05B1     		cbz   r5,2f
 725 004e F8E7     		b     1b
 726              	2:
 727              	@ 0 "" 2
 728              	.LVL84:
 729              		.thumb
 730              		.syntax unified
 731              	.LBE181:
 732              	.LBE180:
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 733              		.loc 1 150 0
 734 0050 0022     		movs	r2, #0
 735 0052 1846     		mov	r0, r3
 736 0054 FFF7FEFF 		bl	EvrRtxMemoryBlockFree
 737              	.LVL85:
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 738              		.loc 1 152 0
 739 0058 0020     		movs	r0, #0
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 740              		.loc 1 153 0
 741 005a 38BD     		pop	{r3, r4, r5, pc}
 742              		.cfi_endproc
 743              	.LFE176:
 745              		.section	.text.svcRtxMemoryPoolNew,"ax",%progbits
 746              		.align	2
 747              		.thumb
 748              		.thumb_func
 750              	svcRtxMemoryPoolNew:
 751              	.LFB178:
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp;
 752              		.loc 1 183 0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 0
 755              		@ frame_needed = 0, uses_anonymous_args = 0
 756              	.LVL86:
ARM GAS  /tmp/cceMLxfG.s 			page 44


 757 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 758              	.LCFI12:
 759              		.cfi_def_cfa_offset 32
 760              		.cfi_offset 4, -32
 761              		.cfi_offset 5, -28
 762              		.cfi_offset 6, -24
 763              		.cfi_offset 7, -20
 764              		.cfi_offset 8, -16
 765              		.cfi_offset 9, -12
 766              		.cfi_offset 10, -8
 767              		.cfi_offset 14, -4
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(NULL, (int32_t)osErrorParameter);
 768              		.loc 1 194 0
 769 0004 08B1     		cbz	r0, .L59
 770 0006 0646     		mov	r6, r0
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(NULL, (int32_t)osErrorParameter);
 771              		.loc 1 194 0 is_stmt 0 discriminator 1
 772 0008 39B9     		cbnz	r1, .L60
 773              	.L59:
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 774              		.loc 1 195 0 is_stmt 1
 775 000a 6FF00301 		mvn	r1, #3
 776              	.LVL87:
 777 000e 0020     		movs	r0, #0
 778              	.LVL88:
 779 0010 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 780              	.LVL89:
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 781              		.loc 1 197 0
 782 0014 0020     		movs	r0, #0
 783 0016 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 784              	.LVL90:
 785              	.L60:
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((__CLZ(b_count) + __CLZ(b_size)) < 32U) {
 786              		.loc 1 200 0
 787 001a 0331     		adds	r1, r1, #3
 788              	.LVL91:
 789 001c 21F00305 		bic	r5, r1, #3
 790              	.LVL92:
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(NULL, (int32_t)osErrorParameter);
 791              		.loc 1 201 0
 792 0020 B0FA80F3 		clz	r3, r0
 793 0024 B5FA85F1 		clz	r1, r5
 794              	.LVL93:
 795 0028 0B44     		add	r3, r3, r1
 796 002a 1F2B     		cmp	r3, #31
 797 002c 07D8     		bhi	.L62
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 798              		.loc 1 202 0
 799 002e 6FF00301 		mvn	r1, #3
 800 0032 0020     		movs	r0, #0
 801              	.LVL94:
 802 0034 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 803              	.LVL95:
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 804              		.loc 1 204 0
 805 0038 0020     		movs	r0, #0
ARM GAS  /tmp/cceMLxfG.s 			page 45


 806 003a BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 807              	.LVL96:
 808              	.L62:
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 809              		.loc 1 207 0
 810 003e 05FB00F9 		mul	r9, r5, r0
 811              	.LVL97:
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     name    = attr->name;
 812              		.loc 1 210 0
 813 0042 A2B3     		cbz	r2, .L76
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 6]
 814              		.loc 1 211 0
 815 0044 D2F80080 		ldr	r8, [r2]
 816              	.LVL98:
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 6]
 817              		.loc 1 213 0
 818 0048 9468     		ldr	r4, [r2, #8]
 819              	.LVL99:
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_size = attr->mp_size;
 820              		.loc 1 215 0
 821 004a 1769     		ldr	r7, [r2, #16]
 822              	.LVL100:
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (mp != NULL) {
 823              		.loc 1 216 0
 824 004c 5369     		ldr	r3, [r2, #20]
 825              	.LVL101:
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e(923) -e(9078) "cast from pointer to unsigned int" [MISRA Note 7]
 826              		.loc 1 217 0
 827 004e 6CB1     		cbz	r4, .L64
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidControlBlock);
 828              		.loc 1 219 0
 829 0050 14F0030F 		tst	r4, #3
 830 0054 02D1     		bne	.L65
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidControlBlock);
 831              		.loc 1 219 0 is_stmt 0 discriminator 1
 832 0056 D268     		ldr	r2, [r2, #12]
 833              	.LVL102:
 834 0058 232A     		cmp	r2, #35
 835 005a 11D8     		bhi	.L66
 836              	.L65:
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 837              		.loc 1 220 0 is_stmt 1
 838 005c 6FF00801 		mvn	r1, #8
 839 0060 0020     		movs	r0, #0
 840              	.LVL103:
 841 0062 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 842              	.LVL104:
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 843              		.loc 1 222 0
 844 0066 0020     		movs	r0, #0
 845 0068 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 846              	.LVL105:
 847              	.L64:
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidControlBlock);
 848              		.loc 1 225 0
 849 006c D268     		ldr	r2, [r2, #12]
 850              	.LVL106:
ARM GAS  /tmp/cceMLxfG.s 			page 46


 851 006e 3AB1     		cbz	r2, .L66
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 852              		.loc 1 226 0
 853 0070 6FF00801 		mvn	r1, #8
 854 0074 0020     		movs	r0, #0
 855              	.LVL107:
 856 0076 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 857              	.LVL108:
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 858              		.loc 1 228 0
 859 007a 0020     		movs	r0, #0
 860 007c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 861              	.LVL109:
 862              	.L66:
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e(923) -e(9078) "cast from pointer to unsigned int" [MISRA Note 7]
 863              		.loc 1 231 0
 864 0080 67B1     		cbz	r7, .L67
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidDataMemory);
 865              		.loc 1 233 0
 866 0082 17F0030F 		tst	r7, #3
 867 0086 01D1     		bne	.L68
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidDataMemory);
 868              		.loc 1 233 0 is_stmt 0 discriminator 1
 869 0088 9945     		cmp	r9, r3
 870 008a 14D9     		bls	.L63
 871              	.L68:
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 872              		.loc 1 234 0 is_stmt 1
 873 008c 6FF00901 		mvn	r1, #9
 874 0090 0020     		movs	r0, #0
 875              	.LVL110:
 876 0092 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 877              	.LVL111:
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 878              		.loc 1 236 0
 879 0096 0020     		movs	r0, #0
 880 0098 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 881              	.LVL112:
 882              	.L67:
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolError(NULL, osRtxErrorInvalidDataMemory);
 883              		.loc 1 239 0
 884 009c 5BB1     		cbz	r3, .L63
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 885              		.loc 1 240 0
 886 009e 6FF00901 		mvn	r1, #9
 887 00a2 0020     		movs	r0, #0
 888              	.LVL113:
 889 00a4 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 890              	.LVL114:
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 891              		.loc 1 242 0
 892 00a8 0020     		movs	r0, #0
 893 00aa BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 894              	.LVL115:
 895              	.L76:
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp     = NULL;
 896              		.loc 1 246 0
ARM GAS  /tmp/cceMLxfG.s 			page 47


 897 00ae 4FF00008 		mov	r8, #0
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 898              		.loc 1 248 0
 899 00b2 4746     		mov	r7, r8
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_mem = NULL;
 900              		.loc 1 247 0
 901 00b4 4446     		mov	r4, r8
 902              	.LVL116:
 903              	.L63:
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (osRtxInfo.mpi.memory_pool != NULL) {
 904              		.loc 1 252 0
 905 00b6 A4B9     		cbnz	r4, .L77
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 906              		.loc 1 253 0
 907 00b8 2F4B     		ldr	r3, .L80
 908 00ba D3F89C00 		ldr	r0, [r3, #156]
 909              	.LVL117:
 910 00be 28B1     		cbz	r0, .L70
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 911              		.loc 1 255 0
 912 00c0 FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 913              	.LVL118:
 914 00c4 0446     		mov	r4, r0
 915              	.LVL119:
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 916              		.loc 1 270 0
 917 00c6 4FF0010A 		mov	r10, #1
 918 00ca 0CE0     		b	.L69
 919              	.LVL120:
 920              	.L70:
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 921              		.loc 1 258 0
 922 00cc 0122     		movs	r2, #1
 923 00ce 2421     		movs	r1, #36
 924 00d0 294B     		ldr	r3, .L80
 925 00d2 D3F88000 		ldr	r0, [r3, #128]
 926 00d6 FFF7FEFF 		bl	osRtxMemoryAlloc
 927              	.LVL121:
 928 00da 0446     		mov	r4, r0
 929              	.LVL122:
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 930              		.loc 1 270 0
 931 00dc 4FF0010A 		mov	r10, #1
 932 00e0 01E0     		b	.L69
 933              	.LVL123:
 934              	.L77:
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 935              		.loc 1 272 0
 936 00e2 4FF0000A 		mov	r10, #0
 937              	.LVL124:
 938              	.L69:
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 939              		.loc 1 276 0
 940 00e6 24B3     		cbz	r4, .L71
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{9079} "conversion from pointer to void to pointer to other type" [MISRA Note 5]
 941              		.loc 1 276 0 is_stmt 0 discriminator 1
 942 00e8 1FBB     		cbnz	r7, .L71
ARM GAS  /tmp/cceMLxfG.s 			page 48


 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (mp_mem == NULL) {
 943              		.loc 1 278 0 is_stmt 1
 944 00ea 0022     		movs	r2, #0
 945 00ec 4946     		mov	r1, r9
 946 00ee 224B     		ldr	r3, .L80
 947 00f0 986F     		ldr	r0, [r3, #120]
 948 00f2 FFF7FEFF 		bl	osRtxMemoryAlloc
 949              	.LVL125:
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if ((flags & osRtxFlagSystemObject) != 0U) {
 950              		.loc 1 279 0
 951 00f6 0746     		mov	r7, r0
 952 00f8 98B9     		cbnz	r0, .L72
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         if (osRtxInfo.mpi.memory_pool != NULL) {
 953              		.loc 1 280 0
 954 00fa 1AF0010F 		tst	r10, #1
 955 00fe 15D0     		beq	.L78
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****           (void)osRtxMemoryPoolFree(osRtxInfo.mpi.memory_pool, mp);
 956              		.loc 1 281 0
 957 0100 1D4B     		ldr	r3, .L80
 958 0102 D3F89C00 		ldr	r0, [r3, #156]
 959              	.LVL126:
 960 0106 20B1     		cbz	r0, .L74
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         } else {
 961              		.loc 1 282 0
 962 0108 2146     		mov	r1, r4
 963 010a FFF7FEFF 		bl	osRtxMemoryPoolFree
 964              	.LVL127:
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 965              		.loc 1 290 0
 966 010e 0024     		movs	r4, #0
 967              	.LVL128:
 968 0110 0DE0     		b	.L73
 969              	.LVL129:
 970              	.L74:
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         }
 971              		.loc 1 284 0
 972 0112 2146     		mov	r1, r4
 973 0114 184B     		ldr	r3, .L80
 974 0116 D3F88000 		ldr	r0, [r3, #128]
 975 011a FFF7FEFF 		bl	osRtxMemoryFree
 976              	.LVL130:
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 977              		.loc 1 290 0
 978 011e 0024     		movs	r4, #0
 979              	.LVL131:
 980 0120 05E0     		b	.L73
 981              	.LVL132:
 982              	.L72:
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 983              		.loc 1 292 0
 984 0122 4A46     		mov	r2, r9
 985 0124 0021     		movs	r1, #0
 986 0126 FFF7FEFF 		bl	memset
 987              	.LVL133:
 988 012a 00E0     		b	.L73
 989              	.LVL134:
 990              	.L78:
ARM GAS  /tmp/cceMLxfG.s 			page 49


 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 991              		.loc 1 290 0
 992 012c 0024     		movs	r4, #0
 993              	.LVL135:
 994              	.L73:
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 995              		.loc 1 294 0
 996 012e 4AF0020A 		orr	r10, r10, #2
 997              	.LVL136:
 998              	.L71:
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Initialize control block
 999              		.loc 1 297 0
 1000 0132 C4B1     		cbz	r4, .L75
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp->flags       = flags;
 1001              		.loc 1 299 0
 1002 0134 0623     		movs	r3, #6
 1003 0136 2370     		strb	r3, [r4]
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp->name        = name;
 1004              		.loc 1 300 0
 1005 0138 84F802A0 		strb	r10, [r4, #2]
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp->thread_list = NULL;
 1006              		.loc 1 301 0
 1007 013c C4F80480 		str	r8, [r4, #4]
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     (void)osRtxMemoryPoolInit(&mp->mp_info, b_count, b_size, mp_mem);
 1008              		.loc 1 302 0
 1009 0140 0023     		movs	r3, #0
 1010 0142 A360     		str	r3, [r4, #8]
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 1011              		.loc 1 303 0
 1012 0144 3B46     		mov	r3, r7
 1013 0146 2A46     		mov	r2, r5
 1014 0148 3146     		mov	r1, r6
 1015 014a 04F10C00 		add	r0, r4, #12
 1016 014e FFF7FEFF 		bl	osRtxMemoryPoolInit
 1017              	.LVL137:
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 1018              		.loc 1 306 0
 1019 0152 0A4A     		ldr	r2, .L80+4
 1020 0154 084B     		ldr	r3, .L80
 1021 0156 DA66     		str	r2, [r3, #108]
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 1022              		.loc 1 308 0
 1023 0158 6168     		ldr	r1, [r4, #4]
 1024 015a 2046     		mov	r0, r4
 1025 015c FFF7FEFF 		bl	EvrRtxMemoryPoolCreated
 1026              	.LVL138:
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1027              		.loc 1 313 0
 1028 0160 2046     		mov	r0, r4
 1029 0162 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1030              	.LVL139:
 1031              	.L75:
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 1032              		.loc 1 310 0
 1033 0166 6FF00401 		mvn	r1, #4
 1034 016a 0020     		movs	r0, #0
 1035 016c FFF7FEFF 		bl	EvrRtxMemoryPoolError
ARM GAS  /tmp/cceMLxfG.s 			page 50


 1036              	.LVL140:
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1037              		.loc 1 313 0
 1038 0170 2046     		mov	r0, r4
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 1039              		.loc 1 314 0
 1040 0172 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 1041              	.LVL141:
 1042              	.L81:
 1043 0176 00BF     		.align	2
 1044              	.L80:
 1045 0178 00000000 		.word	osRtxInfo
 1046 017c 00000000 		.word	osRtxMemoryPoolPostProcess
 1047              		.cfi_endproc
 1048              	.LFE178:
 1050              		.section	.text.svcRtxMemoryPoolFree,"ax",%progbits
 1051              		.align	2
 1052              		.thumb
 1053              		.thumb_func
 1055              	svcRtxMemoryPoolFree:
 1056              	.LFB181:
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 1057              		.loc 1 370 0
 1058              		.cfi_startproc
 1059              		@ args = 0, pretend = 0, frame = 0
 1060              		@ frame_needed = 0, uses_anonymous_args = 0
 1061              	.LVL142:
 1062 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1063              	.LCFI13:
 1064              		.cfi_def_cfa_offset 24
 1065              		.cfi_offset 3, -24
 1066              		.cfi_offset 4, -20
 1067              		.cfi_offset 5, -16
 1068              		.cfi_offset 6, -12
 1069              		.cfi_offset 7, -8
 1070              		.cfi_offset 14, -4
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 1071              		.loc 1 377 0
 1072 0002 0446     		mov	r4, r0
 1073 0004 18B1     		cbz	r0, .L83
 1074 0006 0E46     		mov	r6, r1
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 1075              		.loc 1 377 0 is_stmt 0 discriminator 1
 1076 0008 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1077 000a 062B     		cmp	r3, #6
 1078 000c 07D0     		beq	.L84
 1079              	.L83:
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 1080              		.loc 1 378 0 is_stmt 1
 1081 000e 6FF00301 		mvn	r1, #3
 1082              	.LVL143:
 1083 0012 2046     		mov	r0, r4
 1084              	.LVL144:
 1085 0014 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 1086              	.LVL145:
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 1087              		.loc 1 380 0
ARM GAS  /tmp/cceMLxfG.s 			page 51


 1088 0018 6FF00300 		mvn	r0, #3
 1089 001c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1090              	.LVL146:
 1091              	.L84:
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (status == osOK) {
 1092              		.loc 1 384 0
 1093 001e 00F10C07 		add	r7, r0, #12
 1094 0022 3846     		mov	r0, r7
 1095              	.LVL147:
 1096 0024 FFF7FEFF 		bl	osRtxMemoryPoolFree
 1097              	.LVL148:
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolDeallocated(mp, block);
 1098              		.loc 1 385 0
 1099 0028 0546     		mov	r5, r0
 1100 002a B8B9     		cbnz	r0, .L86
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Check if Thread is waiting to allocate memory
 1101              		.loc 1 386 0
 1102 002c 3146     		mov	r1, r6
 1103 002e 2046     		mov	r0, r4
 1104              	.LVL149:
 1105 0030 FFF7FEFF 		bl	EvrRtxMemoryPoolDeallocated
 1106              	.LVL150:
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       // Allocate memory
 1107              		.loc 1 388 0
 1108 0034 A368     		ldr	r3, [r4, #8]
 1109 0036 BBB1     		cbz	r3, .L87
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       if (block0 != NULL) {
 1110              		.loc 1 390 0
 1111 0038 3846     		mov	r0, r7
 1112 003a FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 1113              	.LVL151:
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         // Wakeup waiting Thread with highest Priority
 1114              		.loc 1 391 0
 1115 003e 0646     		mov	r6, r0
 1116              	.LVL152:
 1117 0040 A0B1     		cbz	r0, .L88
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         //lint -e{923} "cast from pointer to unsigned int"
 1118              		.loc 1 393 0
 1119 0042 2046     		mov	r0, r4
 1120              	.LVL153:
 1121 0044 FFF7FEFF 		bl	osRtxThreadListGet
 1122              	.LVL154:
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****         EvrRtxMemoryPoolAllocated(mp, block0);
 1123              		.loc 1 395 0
 1124 0048 0122     		movs	r2, #1
 1125 004a 3146     		mov	r1, r6
 1126 004c FFF7FEFF 		bl	osRtxThreadWaitExit
 1127              	.LVL155:
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       }
 1128              		.loc 1 396 0
 1129 0050 3146     		mov	r1, r6
 1130 0052 2046     		mov	r0, r4
 1131 0054 FFF7FEFF 		bl	EvrRtxMemoryPoolAllocated
 1132              	.LVL156:
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1133              		.loc 1 403 0
 1134 0058 2846     		mov	r0, r5
ARM GAS  /tmp/cceMLxfG.s 			page 52


 1135 005a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1136              	.LVL157:
 1137              	.L86:
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 1138              		.loc 1 400 0
 1139 005c 3146     		mov	r1, r6
 1140 005e 2046     		mov	r0, r4
 1141              	.LVL158:
 1142 0060 FFF7FEFF 		bl	EvrRtxMemoryPoolFreeFailed
 1143              	.LVL159:
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1144              		.loc 1 403 0
 1145 0064 2846     		mov	r0, r5
 1146 0066 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1147              	.LVL160:
 1148              	.L87:
 1149 0068 2846     		mov	r0, r5
 1150 006a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1151              	.LVL161:
 1152              	.L88:
 1153 006c 2846     		mov	r0, r5
 1154              	.LVL162:
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 1155              		.loc 1 404 0
 1156 006e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1157              		.cfi_endproc
 1158              	.LFE181:
 1160              		.section	.text.svcRtxMemoryPoolDelete,"ax",%progbits
 1161              		.align	2
 1162              		.thumb
 1163              		.thumb_func
 1165              	svcRtxMemoryPoolDelete:
 1166              	.LFB186:
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Delete a Memory Pool object.
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolDelete
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** static osStatus_t svcRtxMemoryPoolDelete (osMemoryPoolId_t mp_id) {
 1167              		.loc 1 476 0
 1168              		.cfi_startproc
 1169              		@ args = 0, pretend = 0, frame = 0
 1170              		@ frame_needed = 0, uses_anonymous_args = 0
 1171              	.LVL163:
 1172 0000 10B5     		push	{r4, lr}
 1173              	.LCFI14:
 1174              		.cfi_def_cfa_offset 8
 1175              		.cfi_offset 4, -8
 1176              		.cfi_offset 14, -4
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_thread_t      *thread;
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
 1177              		.loc 1 481 0
 1178 0002 0446     		mov	r4, r0
 1179 0004 10B1     		cbz	r0, .L91
 1180              		.loc 1 481 0 is_stmt 0 discriminator 1
 1181 0006 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
ARM GAS  /tmp/cceMLxfG.s 			page 53


 1182 0008 062B     		cmp	r3, #6
 1183 000a 07D0     		beq	.L92
 1184              	.L91:
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 1185              		.loc 1 482 0 is_stmt 1
 1186 000c 6FF00301 		mvn	r1, #3
 1187 0010 2046     		mov	r0, r4
 1188              	.LVL164:
 1189 0012 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 1190              	.LVL165:
 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return osErrorParameter;
 1191              		.loc 1 484 0
 1192 0016 6FF00300 		mvn	r0, #3
 1193 001a 10BD     		pop	{r4, pc}
 1194              	.LVL166:
 1195              	.L92:
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Unblock waiting threads
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (mp->thread_list != NULL) {
 1196              		.loc 1 488 0
 1197 001c 8368     		ldr	r3, [r0, #8]
 1198 001e 63B1     		cbz	r3, .L94
 1199              	.LVL167:
 1200              	.L95:
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     do {
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       thread = osRtxThreadListGet(osRtxObject(mp));
 1201              		.loc 1 490 0 discriminator 1
 1202 0020 2046     		mov	r0, r4
 1203 0022 FFF7FEFF 		bl	osRtxThreadListGet
 1204              	.LVL168:
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       osRtxThreadWaitExit(thread, 0U, FALSE);
 1205              		.loc 1 491 0 discriminator 1
 1206 0026 0022     		movs	r2, #0
 1207 0028 1146     		mov	r1, r2
 1208 002a FFF7FEFF 		bl	osRtxThreadWaitExit
 1209              	.LVL169:
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } while (mp->thread_list != NULL);
 1210              		.loc 1 492 0 discriminator 1
 1211 002e A368     		ldr	r3, [r4, #8]
 1212 0030 002B     		cmp	r3, #0
 1213 0032 F5D1     		bne	.L95
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     osRtxThreadDispatch(NULL);
 1214              		.loc 1 493 0
 1215 0034 0020     		movs	r0, #0
 1216 0036 FFF7FEFF 		bl	osRtxThreadDispatch
 1217              	.LVL170:
 1218              	.L94:
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Mark object as invalid
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   mp->id = osRtxIdInvalid;
 1219              		.loc 1 497 0
 1220 003a 0023     		movs	r3, #0
 1221 003c 2370     		strb	r3, [r4]
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
ARM GAS  /tmp/cceMLxfG.s 			page 54


 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Free data memory
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp->flags & osRtxFlagSystemMemory) != 0U) {
 1222              		.loc 1 500 0
 1223 003e A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 1224 0040 13F0020F 		tst	r3, #2
 1225 0044 04D0     		beq	.L96
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     (void)osRtxMemoryFree(osRtxInfo.mem.mp_data, mp->mp_info.block_base);
 1226              		.loc 1 501 0
 1227 0046 A169     		ldr	r1, [r4, #24]
 1228 0048 0D4B     		ldr	r3, .L100
 1229 004a 986F     		ldr	r0, [r3, #120]
 1230 004c FFF7FEFF 		bl	osRtxMemoryFree
 1231              	.LVL171:
 1232              	.L96:
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Free object memory
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp->flags & osRtxFlagSystemObject) != 0U) {
 1233              		.loc 1 505 0
 1234 0050 A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
 1235 0052 13F0010F 		tst	r3, #1
 1236 0056 0DD0     		beq	.L97
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     if (osRtxInfo.mpi.memory_pool != NULL) {
 1237              		.loc 1 506 0
 1238 0058 094B     		ldr	r3, .L100
 1239 005a D3F89C00 		ldr	r0, [r3, #156]
 1240 005e 18B1     		cbz	r0, .L98
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       (void)osRtxMemoryPoolFree(osRtxInfo.mpi.memory_pool, mp);
 1241              		.loc 1 507 0
 1242 0060 2146     		mov	r1, r4
 1243 0062 FFF7FEFF 		bl	osRtxMemoryPoolFree
 1244              	.LVL172:
 1245 0066 05E0     		b	.L97
 1246              	.L98:
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     } else {
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****       (void)osRtxMemoryFree(osRtxInfo.mem.common, mp);
 1247              		.loc 1 509 0
 1248 0068 2146     		mov	r1, r4
 1249 006a 054B     		ldr	r3, .L100
 1250 006c D3F88000 		ldr	r0, [r3, #128]
 1251 0070 FFF7FEFF 		bl	osRtxMemoryFree
 1252              	.LVL173:
 1253              	.L97:
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     }
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #if (defined(OS_OBJ_MEM_USAGE) && (OS_OBJ_MEM_USAGE != 0))
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     osRtxMemoryPoolMemUsage.cnt_free++;
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** #endif
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolDestroyed(mp);
 1254              		.loc 1 516 0
 1255 0074 2046     		mov	r0, r4
 1256 0076 FFF7FEFF 		bl	EvrRtxMemoryPoolDestroyed
 1257              	.LVL174:
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return osOK;
 1258              		.loc 1 518 0
ARM GAS  /tmp/cceMLxfG.s 			page 55


 1259 007a 0020     		movs	r0, #0
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1260              		.loc 1 519 0
 1261 007c 10BD     		pop	{r4, pc}
 1262              	.LVL175:
 1263              	.L101:
 1264 007e 00BF     		.align	2
 1265              	.L100:
 1266 0080 00000000 		.word	osRtxInfo
 1267              		.cfi_endproc
 1268              	.LFE186:
 1270              		.section	.text.osMemoryPoolNew,"ax",%progbits
 1271              		.align	2
 1272              		.global	osMemoryPoolNew
 1273              		.thumb
 1274              		.thumb_func
 1276              	osMemoryPoolNew:
 1277              	.LFB198:
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //  Service Calls definitions
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //lint ++flb "Library Begin" [MISRA Note 11]
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_3(MemoryPoolNew,          osMemoryPoolId_t, uint32_t, uint32_t, const osMemoryPoolAttr_t *)
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetName,      const char *,     osMemoryPoolId_t)
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_2(MemoryPoolAlloc,        void *,           osMemoryPoolId_t, uint32_t)
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_2(MemoryPoolFree,         osStatus_t,       osMemoryPoolId_t, void *)
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetCapacity,  uint32_t,         osMemoryPoolId_t)
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetBlockSize, uint32_t,         osMemoryPoolId_t)
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetCount,     uint32_t,         osMemoryPoolId_t)
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetSpace,     uint32_t,         osMemoryPoolId_t)
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolDelete,       osStatus_t,       osMemoryPoolId_t)
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //lint --flb "Library End"
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //  ==== ISR Calls ====
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Allocate a memory block from a Memory Pool.
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolAlloc
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** __STATIC_INLINE
 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** void *isrRtxMemoryPoolAlloc (osMemoryPoolId_t mp_id, uint32_t timeout) {
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void             *block;
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool) || (timeout != 0U)) {
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return NULL;
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Allocate memory
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   block = osRtxMemoryPoolAlloc(&mp->mp_info);
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (block == NULL) {
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolAllocFailed(mp);
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolAllocated(mp, block);
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
ARM GAS  /tmp/cceMLxfG.s 			page 56


 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return block;
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Return an allocated memory block back to a Memory Pool.
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// \note API identical to osMemoryPoolFree
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** __STATIC_INLINE
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** osStatus_t isrRtxMemoryPoolFree (osMemoryPoolId_t mp_id, void *block) {
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   os_memory_pool_t *mp = osRtxMemoryPoolId(mp_id);
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   osStatus_t        status;
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Check parameters
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if ((mp == NULL) || (mp->id != osRtxIdMemoryPool)) {
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     return osErrorParameter;
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   // Free memory
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   status = osRtxMemoryPoolFree(&mp->mp_info, block);
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (status == osOK) {
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Register post ISR processing
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     osRtxPostProcess(osRtxObject(mp));
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolDeallocated(mp, block);
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolFreeFailed(mp, block);
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return status;
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //  ==== Public API ====
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Create and Initialize a Memory Pool object.
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** osMemoryPoolId_t osMemoryPoolNew (uint32_t block_count, uint32_t block_size, const osMemoryPoolAttr
 1278              		.loc 1 593 0
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 0
 1281              		@ frame_needed = 0, uses_anonymous_args = 0
 1282              	.LVL176:
 1283 0000 70B5     		push	{r4, r5, r6, lr}
 1284              	.LCFI15:
 1285              		.cfi_def_cfa_offset 16
 1286              		.cfi_offset 4, -16
 1287              		.cfi_offset 5, -12
 1288              		.cfi_offset 6, -8
 1289              		.cfi_offset 14, -4
 1290 0002 0646     		mov	r6, r0
 1291 0004 0D46     		mov	r5, r1
 1292 0006 1446     		mov	r4, r2
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   osMemoryPoolId_t mp_id;
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolNew(block_count, block_size, attr);
 1293              		.loc 1 596 0
 1294 0008 FFF7FEFF 		bl	EvrRtxMemoryPoolNew
 1295              	.LVL177:
 1296              	.LBB182:
ARM GAS  /tmp/cceMLxfG.s 			page 57


 1297              	.LBB183:
 1298              	.LBB184:
 1299              		.file 3 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cceMLxfG.s 			page 58


  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
ARM GAS  /tmp/cceMLxfG.s 			page 59


 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/cceMLxfG.s 			page 60


 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 1300              		.loc 3 209 0
 1301              		.syntax unified
 1302              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1303 000c EFF30583 		MRS r3, ipsr
 1304              	@ 0 "" 2
 1305              		.thumb
 1306              		.syntax unified
 1307              	.LBE184:
 1308              	.LBE183:
 1309              	.LBE182:
 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1310              		.loc 1 597 0
 1311 0010 53B9     		cbnz	r3, .L103
 1312              	.LBB185:
 1313              	.LBB186:
 1314              	.LBB187:
ARM GAS  /tmp/cceMLxfG.s 			page 61


 1315              	.LBB188:
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cceMLxfG.s 			page 62


 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cceMLxfG.s 			page 63


 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
ARM GAS  /tmp/cceMLxfG.s 			page 64


 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 1316              		.loc 3 386 0
 1317              		.syntax unified
 1318              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1319 0012 EFF31083 		MRS r3, primask
 1320              	@ 0 "" 2
 1321              		.thumb
 1322              		.syntax unified
 1323              	.LBE188:
 1324              	.LBE187:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1325              		.loc 2 126 0
 1326 0016 1BB9     		cbnz	r3, .L107
 1327              	.LBB189:
 1328              	.LBB190:
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
ARM GAS  /tmp/cceMLxfG.s 			page 65


 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 1329              		.loc 3 465 0
 1330              		.syntax unified
 1331              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1332 0018 EFF31183 		MRS r3, basepri
 1333              	@ 0 "" 2
 1334              		.thumb
 1335              		.syntax unified
 1336              	.LBE190:
 1337              	.LBE189:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1338              		.loc 2 126 0
 1339 001c 13B9     		cbnz	r3, .L108
 1340 001e 02E0     		b	.L104
 1341              	.L107:
ARM GAS  /tmp/cceMLxfG.s 			page 66


 1342 0020 0123     		movs	r3, #1
 1343 0022 00E0     		b	.L104
 1344              	.L108:
 1345 0024 0123     		movs	r3, #1
 1346              	.L104:
 1347              	.LBE186:
 1348              	.LBE185:
 1349              		.loc 1 597 0
 1350 0026 33B1     		cbz	r3, .L105
 1351              	.L103:
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(NULL, (int32_t)osErrorISR);
 1352              		.loc 1 598 0
 1353 0028 6FF00501 		mvn	r1, #5
 1354 002c 0020     		movs	r0, #0
 1355 002e FFF7FEFF 		bl	EvrRtxMemoryPoolError
 1356              	.LVL178:
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_id = NULL;
 1357              		.loc 1 599 0
 1358 0032 0020     		movs	r0, #0
 1359 0034 70BD     		pop	{r4, r5, r6, pc}
 1360              	.LVL179:
 1361              	.L105:
 1362              	.LBB191:
 1363              	.LBB192:
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetName,      const char *,     osMemoryPoolId_t)
 1364              		.loc 1 523 0
 1365 0036 3046     		mov	r0, r6
 1366 0038 2946     		mov	r1, r5
 1367 003a 2246     		mov	r2, r4
 1368 003c DFF804C0 		ldr	ip, .L110
 1369              		.syntax unified
 1370              	@ 523 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 1371 0040 00DF     		svc 0
 1372              	@ 0 "" 2
 1373              	.LVL180:
 1374              		.thumb
 1375              		.syntax unified
 1376              	.LBE192:
 1377              	.LBE191:
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     mp_id = __svcMemoryPoolNew(block_count, block_size, attr);
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return mp_id;
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1378              		.loc 1 604 0
 1379 0042 70BD     		pop	{r4, r5, r6, pc}
 1380              	.LVL181:
 1381              	.L111:
 1382              		.align	2
 1383              	.L110:
 1384 0044 00000000 		.word	svcRtxMemoryPoolNew
 1385              		.cfi_endproc
 1386              	.LFE198:
 1388              		.section	.text.osMemoryPoolGetName,"ax",%progbits
 1389              		.align	2
 1390              		.global	osMemoryPoolGetName
 1391              		.thumb
ARM GAS  /tmp/cceMLxfG.s 			page 67


 1392              		.thumb_func
 1394              	osMemoryPoolGetName:
 1395              	.LFB199:
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get name of a Memory Pool object.
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** const char *osMemoryPoolGetName (osMemoryPoolId_t mp_id) {
 1396              		.loc 1 607 0
 1397              		.cfi_startproc
 1398              		@ args = 0, pretend = 0, frame = 0
 1399              		@ frame_needed = 0, uses_anonymous_args = 0
 1400              	.LVL182:
 1401 0000 08B5     		push	{r3, lr}
 1402              	.LCFI16:
 1403              		.cfi_def_cfa_offset 8
 1404              		.cfi_offset 3, -8
 1405              		.cfi_offset 14, -4
 1406              	.LBB193:
 1407              	.LBB194:
 1408              	.LBB195:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1409              		.loc 3 209 0
 1410              		.syntax unified
 1411              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1412 0002 EFF30583 		MRS r3, ipsr
 1413              	@ 0 "" 2
 1414              		.thumb
 1415              		.syntax unified
 1416              	.LBE195:
 1417              	.LBE194:
 1418              	.LBE193:
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   const char *name;
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1419              		.loc 1 610 0
 1420 0006 53B9     		cbnz	r3, .L113
 1421              	.LBB196:
 1422              	.LBB197:
 1423              	.LBB198:
 1424              	.LBB199:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1425              		.loc 3 386 0
 1426              		.syntax unified
 1427              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1428 0008 EFF31083 		MRS r3, primask
 1429              	@ 0 "" 2
 1430              		.thumb
 1431              		.syntax unified
 1432              	.LBE199:
 1433              	.LBE198:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1434              		.loc 2 126 0
 1435 000c 1BB9     		cbnz	r3, .L117
 1436              	.LBB200:
 1437              	.LBB201:
 1438              		.loc 3 465 0
 1439              		.syntax unified
 1440              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cceMLxfG.s 			page 68


 1441 000e EFF31183 		MRS r3, basepri
 1442              	@ 0 "" 2
 1443              		.thumb
 1444              		.syntax unified
 1445              	.LBE201:
 1446              	.LBE200:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1447              		.loc 2 126 0
 1448 0012 13B9     		cbnz	r3, .L118
 1449 0014 02E0     		b	.L114
 1450              	.L117:
 1451 0016 0123     		movs	r3, #1
 1452 0018 00E0     		b	.L114
 1453              	.L118:
 1454 001a 0123     		movs	r3, #1
 1455              	.L114:
 1456              	.LBE197:
 1457              	.LBE196:
 1458              		.loc 1 610 0
 1459 001c 23B1     		cbz	r3, .L115
 1460              	.L113:
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolGetName(mp_id, NULL);
 1461              		.loc 1 611 0
 1462 001e 0021     		movs	r1, #0
 1463 0020 FFF7FEFF 		bl	EvrRtxMemoryPoolGetName
 1464              	.LVL183:
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     name = NULL;
 1465              		.loc 1 612 0
 1466 0024 0020     		movs	r0, #0
 1467 0026 08BD     		pop	{r3, pc}
 1468              	.LVL184:
 1469              	.L115:
 1470              	.LBB202:
 1471              	.LBB203:
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_2(MemoryPoolAlloc,        void *,           osMemoryPoolId_t, uint32_t)
 1472              		.loc 1 524 0
 1473 0028 DFF804C0 		ldr	ip, .L120
 1474              		.syntax unified
 1475              	@ 524 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 1476 002c 00DF     		svc 0
 1477              	@ 0 "" 2
 1478              	.LVL185:
 1479              		.thumb
 1480              		.syntax unified
 1481              	.LBE203:
 1482              	.LBE202:
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     name = __svcMemoryPoolGetName(mp_id);
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return name;
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1483              		.loc 1 617 0
 1484 002e 08BD     		pop	{r3, pc}
 1485              	.L121:
 1486              		.align	2
 1487              	.L120:
 1488 0030 00000000 		.word	svcRtxMemoryPoolGetName
ARM GAS  /tmp/cceMLxfG.s 			page 69


 1489              		.cfi_endproc
 1490              	.LFE199:
 1492              		.section	.text.osMemoryPoolAlloc,"ax",%progbits
 1493              		.align	2
 1494              		.global	osMemoryPoolAlloc
 1495              		.thumb
 1496              		.thumb_func
 1498              	osMemoryPoolAlloc:
 1499              	.LFB200:
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Allocate a memory block from a Memory Pool.
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** void *osMemoryPoolAlloc (osMemoryPoolId_t mp_id, uint32_t timeout) {
 1500              		.loc 1 620 0
 1501              		.cfi_startproc
 1502              		@ args = 0, pretend = 0, frame = 0
 1503              		@ frame_needed = 0, uses_anonymous_args = 0
 1504              	.LVL186:
 1505 0000 38B5     		push	{r3, r4, r5, lr}
 1506              	.LCFI17:
 1507              		.cfi_def_cfa_offset 16
 1508              		.cfi_offset 3, -16
 1509              		.cfi_offset 4, -12
 1510              		.cfi_offset 5, -8
 1511              		.cfi_offset 14, -4
 1512 0002 0446     		mov	r4, r0
 1513 0004 0D46     		mov	r5, r1
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   void *memory;
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolAlloc(mp_id, timeout);
 1514              		.loc 1 623 0
 1515 0006 FFF7FEFF 		bl	EvrRtxMemoryPoolAlloc
 1516              	.LVL187:
 1517              	.LBB217:
 1518              	.LBB218:
 1519              	.LBB219:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1520              		.loc 3 209 0
 1521              		.syntax unified
 1522              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1523 000a EFF30583 		MRS r3, ipsr
 1524              	@ 0 "" 2
 1525              		.thumb
 1526              		.syntax unified
 1527              	.LBE219:
 1528              	.LBE218:
 1529              	.LBE217:
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1530              		.loc 1 624 0
 1531 000e 53B9     		cbnz	r3, .L123
 1532              	.LBB220:
 1533              	.LBB221:
 1534              	.LBB222:
 1535              	.LBB223:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1536              		.loc 3 386 0
 1537              		.syntax unified
 1538              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cceMLxfG.s 			page 70


 1539 0010 EFF31083 		MRS r3, primask
 1540              	@ 0 "" 2
 1541              		.thumb
 1542              		.syntax unified
 1543              	.LBE223:
 1544              	.LBE222:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1545              		.loc 2 126 0
 1546 0014 1BB9     		cbnz	r3, .L131
 1547              	.LBB224:
 1548              	.LBB225:
 1549              		.loc 3 465 0
 1550              		.syntax unified
 1551              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1552 0016 EFF31183 		MRS r3, basepri
 1553              	@ 0 "" 2
 1554              		.thumb
 1555              		.syntax unified
 1556              	.LBE225:
 1557              	.LBE224:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1558              		.loc 2 126 0
 1559 001a 13B9     		cbnz	r3, .L132
 1560 001c 02E0     		b	.L124
 1561              	.L131:
 1562 001e 0123     		movs	r3, #1
 1563 0020 00E0     		b	.L124
 1564              	.L132:
 1565 0022 0123     		movs	r3, #1
 1566              	.L124:
 1567              	.LBE221:
 1568              	.LBE220:
 1569              		.loc 1 624 0
 1570 0024 E3B1     		cbz	r3, .L125
 1571              	.L123:
 1572              	.LVL188:
 1573              	.LBB226:
 1574              	.LBB227:
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 1575              		.loc 1 545 0
 1576 0026 1CB1     		cbz	r4, .L126
 1577 0028 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1578 002a 062B     		cmp	r3, #6
 1579 002c 00D1     		bne	.L126
 1580 002e 35B1     		cbz	r5, .L127
 1581              	.L126:
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 1582              		.loc 1 546 0
 1583 0030 6FF00301 		mvn	r1, #3
 1584 0034 2046     		mov	r0, r4
 1585 0036 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 1586              	.LVL189:
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 1587              		.loc 1 548 0
 1588 003a 0020     		movs	r0, #0
 1589 003c 38BD     		pop	{r3, r4, r5, pc}
 1590              	.LVL190:
ARM GAS  /tmp/cceMLxfG.s 			page 71


 1591              	.L127:
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (block == NULL) {
 1592              		.loc 1 552 0
 1593 003e 04F10C00 		add	r0, r4, #12
 1594 0042 FFF7FEFF 		bl	osRtxMemoryPoolAlloc
 1595              	.LVL191:
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolAllocFailed(mp);
 1596              		.loc 1 553 0
 1597 0046 0546     		mov	r5, r0
 1598              	.LVL192:
 1599 0048 20B9     		cbnz	r0, .L129
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 1600              		.loc 1 554 0
 1601 004a 2046     		mov	r0, r4
 1602              	.LVL193:
 1603 004c FFF7FEFF 		bl	EvrRtxMemoryPoolAllocFailed
 1604              	.LVL194:
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1605              		.loc 1 559 0
 1606 0050 2846     		mov	r0, r5
 1607 0052 38BD     		pop	{r3, r4, r5, pc}
 1608              	.LVL195:
 1609              	.L129:
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 1610              		.loc 1 556 0
 1611 0054 0146     		mov	r1, r0
 1612 0056 2046     		mov	r0, r4
 1613              	.LVL196:
 1614 0058 FFF7FEFF 		bl	EvrRtxMemoryPoolAllocated
 1615              	.LVL197:
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1616              		.loc 1 559 0
 1617 005c 2846     		mov	r0, r5
 1618              	.LVL198:
 1619              	.LBE227:
 1620              	.LBE226:
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     memory = isrRtxMemoryPoolAlloc(mp_id, timeout);
 1621              		.loc 1 625 0
 1622 005e 38BD     		pop	{r3, r4, r5, pc}
 1623              	.LVL199:
 1624              	.L125:
 1625              	.LBB228:
 1626              	.LBB229:
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_2(MemoryPoolFree,         osStatus_t,       osMemoryPoolId_t, void *)
 1627              		.loc 1 525 0
 1628 0060 2046     		mov	r0, r4
 1629 0062 2946     		mov	r1, r5
 1630 0064 DFF804C0 		ldr	ip, .L134
 1631              		.syntax unified
 1632              	@ 525 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 1633 0068 00DF     		svc 0
 1634              	@ 0 "" 2
 1635              	.LVL200:
 1636              		.thumb
 1637              		.syntax unified
 1638              	.LBE229:
 1639              	.LBE228:
ARM GAS  /tmp/cceMLxfG.s 			page 72


 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     memory =  __svcMemoryPoolAlloc(mp_id, timeout);
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return memory;
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1640              		.loc 1 630 0
 1641 006a 38BD     		pop	{r3, r4, r5, pc}
 1642              	.LVL201:
 1643              	.L135:
 1644              		.align	2
 1645              	.L134:
 1646 006c 00000000 		.word	svcRtxMemoryPoolAlloc
 1647              		.cfi_endproc
 1648              	.LFE200:
 1650              		.section	.text.osMemoryPoolFree,"ax",%progbits
 1651              		.align	2
 1652              		.global	osMemoryPoolFree
 1653              		.thumb
 1654              		.thumb_func
 1656              	osMemoryPoolFree:
 1657              	.LFB201:
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Return an allocated memory block back to a Memory Pool.
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** osStatus_t osMemoryPoolFree (osMemoryPoolId_t mp_id, void *block) {
 1658              		.loc 1 633 0
 1659              		.cfi_startproc
 1660              		@ args = 0, pretend = 0, frame = 0
 1661              		@ frame_needed = 0, uses_anonymous_args = 0
 1662              	.LVL202:
 1663 0000 70B5     		push	{r4, r5, r6, lr}
 1664              	.LCFI18:
 1665              		.cfi_def_cfa_offset 16
 1666              		.cfi_offset 4, -16
 1667              		.cfi_offset 5, -12
 1668              		.cfi_offset 6, -8
 1669              		.cfi_offset 14, -4
 1670 0002 0446     		mov	r4, r0
 1671 0004 0E46     		mov	r6, r1
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   osStatus_t status;
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolFree(mp_id, block);
 1672              		.loc 1 636 0
 1673 0006 FFF7FEFF 		bl	EvrRtxMemoryPoolFree
 1674              	.LVL203:
 1675              	.LBB243:
 1676              	.LBB244:
 1677              	.LBB245:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1678              		.loc 3 209 0
 1679              		.syntax unified
 1680              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1681 000a EFF30583 		MRS r3, ipsr
 1682              	@ 0 "" 2
 1683              		.thumb
 1684              		.syntax unified
 1685              	.LBE245:
 1686              	.LBE244:
ARM GAS  /tmp/cceMLxfG.s 			page 73


 1687              	.LBE243:
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1688              		.loc 1 637 0
 1689 000e 53B9     		cbnz	r3, .L137
 1690              	.LBB246:
 1691              	.LBB247:
 1692              	.LBB248:
 1693              	.LBB249:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1694              		.loc 3 386 0
 1695              		.syntax unified
 1696              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1697 0010 EFF31083 		MRS r3, primask
 1698              	@ 0 "" 2
 1699              		.thumb
 1700              		.syntax unified
 1701              	.LBE249:
 1702              	.LBE248:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1703              		.loc 2 126 0
 1704 0014 1BB9     		cbnz	r3, .L145
 1705              	.LBB250:
 1706              	.LBB251:
 1707              		.loc 3 465 0
 1708              		.syntax unified
 1709              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1710 0016 EFF31183 		MRS r3, basepri
 1711              	@ 0 "" 2
 1712              		.thumb
 1713              		.syntax unified
 1714              	.LBE251:
 1715              	.LBE250:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1716              		.loc 2 126 0
 1717 001a 13B9     		cbnz	r3, .L146
 1718 001c 02E0     		b	.L138
 1719              	.L145:
 1720 001e 0123     		movs	r3, #1
 1721 0020 00E0     		b	.L138
 1722              	.L146:
 1723 0022 0123     		movs	r3, #1
 1724              	.L138:
 1725              	.LBE247:
 1726              	.LBE246:
 1727              		.loc 1 637 0
 1728 0024 0BB3     		cbz	r3, .L139
 1729              	.L137:
 1730              	.LVL204:
 1731              	.LBB252:
 1732              	.LBB253:
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp, (int32_t)osErrorParameter);
 1733              		.loc 1 570 0
 1734 0026 14B1     		cbz	r4, .L140
 1735 0028 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1736 002a 062B     		cmp	r3, #6
 1737 002c 07D0     		beq	.L141
 1738              	.L140:
ARM GAS  /tmp/cceMLxfG.s 			page 74


 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     //lint -e{904} "Return statement before end of function" [MISRA Note 1]
 1739              		.loc 1 571 0
 1740 002e 6FF00301 		mvn	r1, #3
 1741 0032 2046     		mov	r0, r4
 1742 0034 FFF7FEFF 		bl	EvrRtxMemoryPoolError
 1743              	.LVL205:
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 1744              		.loc 1 573 0
 1745 0038 6FF00300 		mvn	r0, #3
 1746 003c 70BD     		pop	{r4, r5, r6, pc}
 1747              	.LVL206:
 1748              	.L141:
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (status == osOK) {
 1749              		.loc 1 577 0
 1750 003e 3146     		mov	r1, r6
 1751 0040 04F10C00 		add	r0, r4, #12
 1752 0044 FFF7FEFF 		bl	osRtxMemoryPoolFree
 1753              	.LVL207:
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     // Register post ISR processing
 1754              		.loc 1 578 0
 1755 0048 0546     		mov	r5, r0
 1756 004a 40B9     		cbnz	r0, .L143
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolDeallocated(mp, block);
 1757              		.loc 1 580 0
 1758 004c 2046     		mov	r0, r4
 1759              	.LVL208:
 1760 004e FFF7FEFF 		bl	osRtxPostProcess
 1761              	.LVL209:
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 1762              		.loc 1 581 0
 1763 0052 3146     		mov	r1, r6
 1764 0054 2046     		mov	r0, r4
 1765 0056 FFF7FEFF 		bl	EvrRtxMemoryPoolDeallocated
 1766              	.LVL210:
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1767              		.loc 1 586 0
 1768 005a 2846     		mov	r0, r5
 1769 005c 70BD     		pop	{r4, r5, r6, pc}
 1770              	.LVL211:
 1771              	.L143:
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 1772              		.loc 1 583 0
 1773 005e 3146     		mov	r1, r6
 1774 0060 2046     		mov	r0, r4
 1775              	.LVL212:
 1776 0062 FFF7FEFF 		bl	EvrRtxMemoryPoolFreeFailed
 1777              	.LVL213:
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1778              		.loc 1 586 0
 1779 0066 2846     		mov	r0, r5
 1780              	.LVL214:
 1781              	.LBE253:
 1782              	.LBE252:
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     status = isrRtxMemoryPoolFree(mp_id, block);
 1783              		.loc 1 638 0
 1784 0068 70BD     		pop	{r4, r5, r6, pc}
 1785              	.LVL215:
ARM GAS  /tmp/cceMLxfG.s 			page 75


 1786              	.L139:
 1787              	.LBB254:
 1788              	.LBB255:
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetCapacity,  uint32_t,         osMemoryPoolId_t)
 1789              		.loc 1 526 0
 1790 006a 2046     		mov	r0, r4
 1791 006c 3146     		mov	r1, r6
 1792 006e DFF808C0 		ldr	ip, .L148
 1793              		.syntax unified
 1794              	@ 526 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 1795 0072 00DF     		svc 0
 1796              	@ 0 "" 2
 1797              	.LVL216:
 1798              		.thumb
 1799              		.syntax unified
 1800              	.LBE255:
 1801              	.LBE254:
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     status =  __svcMemoryPoolFree(mp_id, block);
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return status;
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1802              		.loc 1 643 0
 1803 0074 70BD     		pop	{r4, r5, r6, pc}
 1804              	.LVL217:
 1805              	.L149:
 1806 0076 00BF     		.align	2
 1807              	.L148:
 1808 0078 00000000 		.word	svcRtxMemoryPoolFree
 1809              		.cfi_endproc
 1810              	.LFE201:
 1812              		.section	.text.osMemoryPoolGetCapacity,"ax",%progbits
 1813              		.align	2
 1814              		.global	osMemoryPoolGetCapacity
 1815              		.thumb
 1816              		.thumb_func
 1818              	osMemoryPoolGetCapacity:
 1819              	.LFB202:
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get maximum number of memory blocks in a Memory Pool.
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** uint32_t osMemoryPoolGetCapacity (osMemoryPoolId_t mp_id) {
 1820              		.loc 1 646 0
 1821              		.cfi_startproc
 1822              		@ args = 0, pretend = 0, frame = 0
 1823              		@ frame_needed = 0, uses_anonymous_args = 0
 1824              	.LVL218:
 1825 0000 08B5     		push	{r3, lr}
 1826              	.LCFI19:
 1827              		.cfi_def_cfa_offset 8
 1828              		.cfi_offset 3, -8
 1829              		.cfi_offset 14, -4
 1830              	.LBB256:
 1831              	.LBB257:
 1832              	.LBB258:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1833              		.loc 3 209 0
 1834              		.syntax unified
ARM GAS  /tmp/cceMLxfG.s 			page 76


 1835              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1836 0002 EFF30583 		MRS r3, ipsr
 1837              	@ 0 "" 2
 1838              		.thumb
 1839              		.syntax unified
 1840              	.LBE258:
 1841              	.LBE257:
 1842              	.LBE256:
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t capacity;
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1843              		.loc 1 649 0
 1844 0006 53B9     		cbnz	r3, .L151
 1845              	.LBB259:
 1846              	.LBB260:
 1847              	.LBB261:
 1848              	.LBB262:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1849              		.loc 3 386 0
 1850              		.syntax unified
 1851              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1852 0008 EFF31083 		MRS r3, primask
 1853              	@ 0 "" 2
 1854              		.thumb
 1855              		.syntax unified
 1856              	.LBE262:
 1857              	.LBE261:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1858              		.loc 2 126 0
 1859 000c 1BB9     		cbnz	r3, .L155
 1860              	.LBB263:
 1861              	.LBB264:
 1862              		.loc 3 465 0
 1863              		.syntax unified
 1864              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1865 000e EFF31183 		MRS r3, basepri
 1866              	@ 0 "" 2
 1867              		.thumb
 1868              		.syntax unified
 1869              	.LBE264:
 1870              	.LBE263:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1871              		.loc 2 126 0
 1872 0012 13B9     		cbnz	r3, .L156
 1873 0014 02E0     		b	.L152
 1874              	.L155:
 1875 0016 0123     		movs	r3, #1
 1876 0018 00E0     		b	.L152
 1877              	.L156:
 1878 001a 0123     		movs	r3, #1
 1879              	.L152:
 1880              	.LBE260:
 1881              	.LBE259:
 1882              		.loc 1 649 0
 1883 001c 13B1     		cbz	r3, .L153
 1884              	.L151:
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     capacity = svcRtxMemoryPoolGetCapacity(mp_id);
ARM GAS  /tmp/cceMLxfG.s 			page 77


 1885              		.loc 1 650 0
 1886 001e FFF7FEFF 		bl	svcRtxMemoryPoolGetCapacity
 1887              	.LVL219:
 1888 0022 08BD     		pop	{r3, pc}
 1889              	.LVL220:
 1890              	.L153:
 1891              	.LBB265:
 1892              	.LBB266:
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetBlockSize, uint32_t,         osMemoryPoolId_t)
 1893              		.loc 1 527 0
 1894 0024 DFF804C0 		ldr	ip, .L158
 1895              		.syntax unified
 1896              	@ 527 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 1897 0028 00DF     		svc 0
 1898              	@ 0 "" 2
 1899              	.LVL221:
 1900              		.thumb
 1901              		.syntax unified
 1902              	.LBE266:
 1903              	.LBE265:
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     capacity =  __svcMemoryPoolGetCapacity(mp_id);
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return capacity;
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 1904              		.loc 1 655 0
 1905 002a 08BD     		pop	{r3, pc}
 1906              	.L159:
 1907              		.align	2
 1908              	.L158:
 1909 002c 00000000 		.word	svcRtxMemoryPoolGetCapacity
 1910              		.cfi_endproc
 1911              	.LFE202:
 1913              		.section	.text.osMemoryPoolGetBlockSize,"ax",%progbits
 1914              		.align	2
 1915              		.global	osMemoryPoolGetBlockSize
 1916              		.thumb
 1917              		.thumb_func
 1919              	osMemoryPoolGetBlockSize:
 1920              	.LFB203:
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get memory block size in a Memory Pool.
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** uint32_t osMemoryPoolGetBlockSize (osMemoryPoolId_t mp_id) {
 1921              		.loc 1 658 0
 1922              		.cfi_startproc
 1923              		@ args = 0, pretend = 0, frame = 0
 1924              		@ frame_needed = 0, uses_anonymous_args = 0
 1925              	.LVL222:
 1926 0000 08B5     		push	{r3, lr}
 1927              	.LCFI20:
 1928              		.cfi_def_cfa_offset 8
 1929              		.cfi_offset 3, -8
 1930              		.cfi_offset 14, -4
 1931              	.LBB267:
 1932              	.LBB268:
 1933              	.LBB269:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/cceMLxfG.s 			page 78


 1934              		.loc 3 209 0
 1935              		.syntax unified
 1936              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1937 0002 EFF30583 		MRS r3, ipsr
 1938              	@ 0 "" 2
 1939              		.thumb
 1940              		.syntax unified
 1941              	.LBE269:
 1942              	.LBE268:
 1943              	.LBE267:
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t block_size;
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 1944              		.loc 1 661 0
 1945 0006 53B9     		cbnz	r3, .L161
 1946              	.LBB270:
 1947              	.LBB271:
 1948              	.LBB272:
 1949              	.LBB273:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 1950              		.loc 3 386 0
 1951              		.syntax unified
 1952              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1953 0008 EFF31083 		MRS r3, primask
 1954              	@ 0 "" 2
 1955              		.thumb
 1956              		.syntax unified
 1957              	.LBE273:
 1958              	.LBE272:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1959              		.loc 2 126 0
 1960 000c 1BB9     		cbnz	r3, .L165
 1961              	.LBB274:
 1962              	.LBB275:
 1963              		.loc 3 465 0
 1964              		.syntax unified
 1965              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1966 000e EFF31183 		MRS r3, basepri
 1967              	@ 0 "" 2
 1968              		.thumb
 1969              		.syntax unified
 1970              	.LBE275:
 1971              	.LBE274:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 1972              		.loc 2 126 0
 1973 0012 13B9     		cbnz	r3, .L166
 1974 0014 02E0     		b	.L162
 1975              	.L165:
 1976 0016 0123     		movs	r3, #1
 1977 0018 00E0     		b	.L162
 1978              	.L166:
 1979 001a 0123     		movs	r3, #1
 1980              	.L162:
 1981              	.LBE271:
 1982              	.LBE270:
 1983              		.loc 1 661 0
 1984 001c 13B1     		cbz	r3, .L163
ARM GAS  /tmp/cceMLxfG.s 			page 79


 1985              	.L161:
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     block_size = svcRtxMemoryPoolGetBlockSize(mp_id);
 1986              		.loc 1 662 0
 1987 001e FFF7FEFF 		bl	svcRtxMemoryPoolGetBlockSize
 1988              	.LVL223:
 1989 0022 08BD     		pop	{r3, pc}
 1990              	.LVL224:
 1991              	.L163:
 1992              	.LBB276:
 1993              	.LBB277:
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetCount,     uint32_t,         osMemoryPoolId_t)
 1994              		.loc 1 528 0
 1995 0024 DFF804C0 		ldr	ip, .L168
 1996              		.syntax unified
 1997              	@ 528 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 1998 0028 00DF     		svc 0
 1999              	@ 0 "" 2
 2000              	.LVL225:
 2001              		.thumb
 2002              		.syntax unified
 2003              	.LBE277:
 2004              	.LBE276:
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     block_size =  __svcMemoryPoolGetBlockSize(mp_id);
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return block_size;
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 2005              		.loc 1 667 0
 2006 002a 08BD     		pop	{r3, pc}
 2007              	.L169:
 2008              		.align	2
 2009              	.L168:
 2010 002c 00000000 		.word	svcRtxMemoryPoolGetBlockSize
 2011              		.cfi_endproc
 2012              	.LFE203:
 2014              		.section	.text.osMemoryPoolGetCount,"ax",%progbits
 2015              		.align	2
 2016              		.global	osMemoryPoolGetCount
 2017              		.thumb
 2018              		.thumb_func
 2020              	osMemoryPoolGetCount:
 2021              	.LFB204:
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get number of memory blocks used in a Memory Pool.
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** uint32_t osMemoryPoolGetCount (osMemoryPoolId_t mp_id) {
 2022              		.loc 1 670 0
 2023              		.cfi_startproc
 2024              		@ args = 0, pretend = 0, frame = 0
 2025              		@ frame_needed = 0, uses_anonymous_args = 0
 2026              	.LVL226:
 2027 0000 08B5     		push	{r3, lr}
 2028              	.LCFI21:
 2029              		.cfi_def_cfa_offset 8
 2030              		.cfi_offset 3, -8
 2031              		.cfi_offset 14, -4
 2032              	.LBB278:
 2033              	.LBB279:
ARM GAS  /tmp/cceMLxfG.s 			page 80


 2034              	.LBB280:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2035              		.loc 3 209 0
 2036              		.syntax unified
 2037              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2038 0002 EFF30583 		MRS r3, ipsr
 2039              	@ 0 "" 2
 2040              		.thumb
 2041              		.syntax unified
 2042              	.LBE280:
 2043              	.LBE279:
 2044              	.LBE278:
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t count;
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2045              		.loc 1 673 0
 2046 0006 53B9     		cbnz	r3, .L171
 2047              	.LBB281:
 2048              	.LBB282:
 2049              	.LBB283:
 2050              	.LBB284:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2051              		.loc 3 386 0
 2052              		.syntax unified
 2053              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2054 0008 EFF31083 		MRS r3, primask
 2055              	@ 0 "" 2
 2056              		.thumb
 2057              		.syntax unified
 2058              	.LBE284:
 2059              	.LBE283:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2060              		.loc 2 126 0
 2061 000c 1BB9     		cbnz	r3, .L175
 2062              	.LBB285:
 2063              	.LBB286:
 2064              		.loc 3 465 0
 2065              		.syntax unified
 2066              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2067 000e EFF31183 		MRS r3, basepri
 2068              	@ 0 "" 2
 2069              		.thumb
 2070              		.syntax unified
 2071              	.LBE286:
 2072              	.LBE285:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2073              		.loc 2 126 0
 2074 0012 13B9     		cbnz	r3, .L176
 2075 0014 02E0     		b	.L172
 2076              	.L175:
 2077 0016 0123     		movs	r3, #1
 2078 0018 00E0     		b	.L172
 2079              	.L176:
 2080 001a 0123     		movs	r3, #1
 2081              	.L172:
 2082              	.LBE282:
 2083              	.LBE281:
ARM GAS  /tmp/cceMLxfG.s 			page 81


 2084              		.loc 1 673 0
 2085 001c 13B1     		cbz	r3, .L173
 2086              	.L171:
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     count = svcRtxMemoryPoolGetCount(mp_id);
 2087              		.loc 1 674 0
 2088 001e FFF7FEFF 		bl	svcRtxMemoryPoolGetCount
 2089              	.LVL227:
 2090 0022 08BD     		pop	{r3, pc}
 2091              	.LVL228:
 2092              	.L173:
 2093              	.LBB287:
 2094              	.LBB288:
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolGetSpace,     uint32_t,         osMemoryPoolId_t)
 2095              		.loc 1 529 0
 2096 0024 DFF804C0 		ldr	ip, .L178
 2097              		.syntax unified
 2098              	@ 529 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 2099 0028 00DF     		svc 0
 2100              	@ 0 "" 2
 2101              	.LVL229:
 2102              		.thumb
 2103              		.syntax unified
 2104              	.LBE288:
 2105              	.LBE287:
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     count =  __svcMemoryPoolGetCount(mp_id);
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return count;
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 2106              		.loc 1 679 0
 2107 002a 08BD     		pop	{r3, pc}
 2108              	.L179:
 2109              		.align	2
 2110              	.L178:
 2111 002c 00000000 		.word	svcRtxMemoryPoolGetCount
 2112              		.cfi_endproc
 2113              	.LFE204:
 2115              		.section	.text.osMemoryPoolGetSpace,"ax",%progbits
 2116              		.align	2
 2117              		.global	osMemoryPoolGetSpace
 2118              		.thumb
 2119              		.thumb_func
 2121              	osMemoryPoolGetSpace:
 2122              	.LFB205:
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Get number of memory blocks available in a Memory Pool.
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** uint32_t osMemoryPoolGetSpace (osMemoryPoolId_t mp_id) {
 2123              		.loc 1 682 0
 2124              		.cfi_startproc
 2125              		@ args = 0, pretend = 0, frame = 0
 2126              		@ frame_needed = 0, uses_anonymous_args = 0
 2127              	.LVL230:
 2128 0000 08B5     		push	{r3, lr}
 2129              	.LCFI22:
 2130              		.cfi_def_cfa_offset 8
 2131              		.cfi_offset 3, -8
 2132              		.cfi_offset 14, -4
ARM GAS  /tmp/cceMLxfG.s 			page 82


 2133              	.LBB289:
 2134              	.LBB290:
 2135              	.LBB291:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2136              		.loc 3 209 0
 2137              		.syntax unified
 2138              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2139 0002 EFF30583 		MRS r3, ipsr
 2140              	@ 0 "" 2
 2141              		.thumb
 2142              		.syntax unified
 2143              	.LBE291:
 2144              	.LBE290:
 2145              	.LBE289:
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   uint32_t space;
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2146              		.loc 1 685 0
 2147 0006 53B9     		cbnz	r3, .L181
 2148              	.LBB292:
 2149              	.LBB293:
 2150              	.LBB294:
 2151              	.LBB295:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2152              		.loc 3 386 0
 2153              		.syntax unified
 2154              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2155 0008 EFF31083 		MRS r3, primask
 2156              	@ 0 "" 2
 2157              		.thumb
 2158              		.syntax unified
 2159              	.LBE295:
 2160              	.LBE294:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2161              		.loc 2 126 0
 2162 000c 1BB9     		cbnz	r3, .L185
 2163              	.LBB296:
 2164              	.LBB297:
 2165              		.loc 3 465 0
 2166              		.syntax unified
 2167              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2168 000e EFF31183 		MRS r3, basepri
 2169              	@ 0 "" 2
 2170              		.thumb
 2171              		.syntax unified
 2172              	.LBE297:
 2173              	.LBE296:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2174              		.loc 2 126 0
 2175 0012 13B9     		cbnz	r3, .L186
 2176 0014 02E0     		b	.L182
 2177              	.L185:
 2178 0016 0123     		movs	r3, #1
 2179 0018 00E0     		b	.L182
 2180              	.L186:
 2181 001a 0123     		movs	r3, #1
 2182              	.L182:
ARM GAS  /tmp/cceMLxfG.s 			page 83


 2183              	.LBE293:
 2184              	.LBE292:
 2185              		.loc 1 685 0
 2186 001c 13B1     		cbz	r3, .L183
 2187              	.L181:
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     space = svcRtxMemoryPoolGetSpace(mp_id);
 2188              		.loc 1 686 0
 2189 001e FFF7FEFF 		bl	svcRtxMemoryPoolGetSpace
 2190              	.LVL231:
 2191 0022 08BD     		pop	{r3, pc}
 2192              	.LVL232:
 2193              	.L183:
 2194              	.LBB298:
 2195              	.LBB299:
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** SVC0_1(MemoryPoolDelete,       osStatus_t,       osMemoryPoolId_t)
 2196              		.loc 1 530 0
 2197 0024 DFF804C0 		ldr	ip, .L188
 2198              		.syntax unified
 2199              	@ 530 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 2200 0028 00DF     		svc 0
 2201              	@ 0 "" 2
 2202              	.LVL233:
 2203              		.thumb
 2204              		.syntax unified
 2205              	.LBE299:
 2206              	.LBE298:
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     space =  __svcMemoryPoolGetSpace(mp_id);
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return space;
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 2207              		.loc 1 691 0
 2208 002a 08BD     		pop	{r3, pc}
 2209              	.L189:
 2210              		.align	2
 2211              	.L188:
 2212 002c 00000000 		.word	svcRtxMemoryPoolGetSpace
 2213              		.cfi_endproc
 2214              	.LFE205:
 2216              		.section	.text.osMemoryPoolDelete,"ax",%progbits
 2217              		.align	2
 2218              		.global	osMemoryPoolDelete
 2219              		.thumb
 2220              		.thumb_func
 2222              	osMemoryPoolDelete:
 2223              	.LFB206:
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** /// Delete a Memory Pool object.
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** osStatus_t osMemoryPoolDelete (osMemoryPoolId_t mp_id) {
 2224              		.loc 1 694 0
 2225              		.cfi_startproc
 2226              		@ args = 0, pretend = 0, frame = 0
 2227              		@ frame_needed = 0, uses_anonymous_args = 0
 2228              	.LVL234:
 2229 0000 10B5     		push	{r4, lr}
 2230              	.LCFI23:
 2231              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cceMLxfG.s 			page 84


 2232              		.cfi_offset 4, -8
 2233              		.cfi_offset 14, -4
 2234 0002 0446     		mov	r4, r0
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   osStatus_t status;
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** 
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   EvrRtxMemoryPoolDelete(mp_id);
 2235              		.loc 1 697 0
 2236 0004 FFF7FEFF 		bl	EvrRtxMemoryPoolDelete
 2237              	.LVL235:
 2238              	.LBB300:
 2239              	.LBB301:
 2240              	.LBB302:
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2241              		.loc 3 209 0
 2242              		.syntax unified
 2243              	@ 209 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2244 0008 EFF30583 		MRS r3, ipsr
 2245              	@ 0 "" 2
 2246              		.thumb
 2247              		.syntax unified
 2248              	.LBE302:
 2249              	.LBE301:
 2250              	.LBE300:
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   if (IsIrqMode() || IsIrqMasked()) {
 2251              		.loc 1 698 0
 2252 000c 53B9     		cbnz	r3, .L191
 2253              	.LBB303:
 2254              	.LBB304:
 2255              	.LBB305:
 2256              	.LBB306:
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 2257              		.loc 3 386 0
 2258              		.syntax unified
 2259              	@ 386 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2260 000e EFF31083 		MRS r3, primask
 2261              	@ 0 "" 2
 2262              		.thumb
 2263              		.syntax unified
 2264              	.LBE306:
 2265              	.LBE305:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2266              		.loc 2 126 0
 2267 0012 1BB9     		cbnz	r3, .L195
 2268              	.LBB307:
 2269              	.LBB308:
 2270              		.loc 3 465 0
 2271              		.syntax unified
 2272              	@ 465 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 2273 0014 EFF31183 		MRS r3, basepri
 2274              	@ 0 "" 2
 2275              		.thumb
 2276              		.syntax unified
 2277              	.LBE308:
 2278              	.LBE307:
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_core_cm.h **** #else
 2279              		.loc 2 126 0
 2280 0018 13B9     		cbnz	r3, .L196
ARM GAS  /tmp/cceMLxfG.s 			page 85


 2281 001a 02E0     		b	.L192
 2282              	.L195:
 2283 001c 0123     		movs	r3, #1
 2284 001e 00E0     		b	.L192
 2285              	.L196:
 2286 0020 0123     		movs	r3, #1
 2287              	.L192:
 2288              	.LBE304:
 2289              	.LBE303:
 2290              		.loc 1 698 0
 2291 0022 3BB1     		cbz	r3, .L193
 2292              	.L191:
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     EvrRtxMemoryPoolError(mp_id, (int32_t)osErrorISR);
 2293              		.loc 1 699 0
 2294 0024 6FF00501 		mvn	r1, #5
 2295 0028 2046     		mov	r0, r4
 2296 002a FFF7FEFF 		bl	EvrRtxMemoryPoolError
 2297              	.LVL236:
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     status = osErrorISR;
 2298              		.loc 1 700 0
 2299 002e 6FF00500 		mvn	r0, #5
 2300 0032 10BD     		pop	{r4, pc}
 2301              	.LVL237:
 2302              	.L193:
 2303              	.LBB309:
 2304              	.LBB310:
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** //lint --flb "Library End"
 2305              		.loc 1 531 0
 2306 0034 2046     		mov	r0, r4
 2307 0036 DFF808C0 		ldr	ip, .L198
 2308              		.syntax unified
 2309              	@ 531 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c" 1
 2310 003a 00DF     		svc 0
 2311              	@ 0 "" 2
 2312              	.LVL238:
 2313              		.thumb
 2314              		.syntax unified
 2315              	.LBE310:
 2316              	.LBE309:
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   } else {
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****     status = __svcMemoryPoolDelete(mp_id);
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   }
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c ****   return status;
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_mempool.c **** }
 2317              		.loc 1 705 0
 2318 003c 10BD     		pop	{r4, pc}
 2319              	.LVL239:
 2320              	.L199:
 2321 003e 00BF     		.align	2
 2322              	.L198:
 2323 0040 00000000 		.word	svcRtxMemoryPoolDelete
 2324              		.cfi_endproc
 2325              	.LFE206:
 2327              		.text
 2328              	.Letext0:
 2329              		.file 4 "/usr/include/newlib/machine/_default_types.h"
 2330              		.file 5 "/usr/include/newlib/sys/_stdint.h"
ARM GAS  /tmp/cceMLxfG.s 			page 86


 2331              		.file 6 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/Include/cmsis_os2.h"
 2332              		.file 7 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Include/rtx_os.h"
 2333              		.file 8 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Source/rtx_lib.h"
 2334              		.file 9 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h"
 2335              		.file 10 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/RTOS2/RTX/Include/rtx_evr.h"
ARM GAS  /tmp/cceMLxfG.s 			page 87


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rtx_mempool.c
     /tmp/cceMLxfG.s:22     .text.svcRtxMemoryPoolGetName:0000000000000000 $t
     /tmp/cceMLxfG.s:26     .text.svcRtxMemoryPoolGetName:0000000000000000 svcRtxMemoryPoolGetName
     /tmp/cceMLxfG.s:70     .text.svcRtxMemoryPoolGetCapacity:0000000000000000 $t
     /tmp/cceMLxfG.s:74     .text.svcRtxMemoryPoolGetCapacity:0000000000000000 svcRtxMemoryPoolGetCapacity
     /tmp/cceMLxfG.s:117    .text.svcRtxMemoryPoolGetBlockSize:0000000000000000 $t
     /tmp/cceMLxfG.s:121    .text.svcRtxMemoryPoolGetBlockSize:0000000000000000 svcRtxMemoryPoolGetBlockSize
     /tmp/cceMLxfG.s:164    .text.svcRtxMemoryPoolGetCount:0000000000000000 $t
     /tmp/cceMLxfG.s:168    .text.svcRtxMemoryPoolGetCount:0000000000000000 svcRtxMemoryPoolGetCount
     /tmp/cceMLxfG.s:211    .text.svcRtxMemoryPoolGetSpace:0000000000000000 $t
     /tmp/cceMLxfG.s:215    .text.svcRtxMemoryPoolGetSpace:0000000000000000 svcRtxMemoryPoolGetSpace
     /tmp/cceMLxfG.s:262    .text.osRtxMemoryPoolInit:0000000000000000 $t
     /tmp/cceMLxfG.s:267    .text.osRtxMemoryPoolInit:0000000000000000 osRtxMemoryPoolInit
     /tmp/cceMLxfG.s:383    .text.osRtxMemoryPoolAlloc:0000000000000000 $t
     /tmp/cceMLxfG.s:388    .text.osRtxMemoryPoolAlloc:0000000000000000 osRtxMemoryPoolAlloc
     /tmp/cceMLxfG.s:481    .text.osRtxMemoryPoolPostProcess:0000000000000000 $t
     /tmp/cceMLxfG.s:485    .text.osRtxMemoryPoolPostProcess:0000000000000000 osRtxMemoryPoolPostProcess
     /tmp/cceMLxfG.s:532    .text.svcRtxMemoryPoolAlloc:0000000000000000 $t
     /tmp/cceMLxfG.s:536    .text.svcRtxMemoryPoolAlloc:0000000000000000 svcRtxMemoryPoolAlloc
     /tmp/cceMLxfG.s:637    .text.svcRtxMemoryPoolAlloc:0000000000000068 $d
     /tmp/cceMLxfG.s:642    .text.osRtxMemoryPoolFree:0000000000000000 $t
     /tmp/cceMLxfG.s:647    .text.osRtxMemoryPoolFree:0000000000000000 osRtxMemoryPoolFree
     /tmp/cceMLxfG.s:746    .text.svcRtxMemoryPoolNew:0000000000000000 $t
     /tmp/cceMLxfG.s:750    .text.svcRtxMemoryPoolNew:0000000000000000 svcRtxMemoryPoolNew
     /tmp/cceMLxfG.s:1045   .text.svcRtxMemoryPoolNew:0000000000000178 $d
     /tmp/cceMLxfG.s:1051   .text.svcRtxMemoryPoolFree:0000000000000000 $t
     /tmp/cceMLxfG.s:1055   .text.svcRtxMemoryPoolFree:0000000000000000 svcRtxMemoryPoolFree
     /tmp/cceMLxfG.s:1161   .text.svcRtxMemoryPoolDelete:0000000000000000 $t
     /tmp/cceMLxfG.s:1165   .text.svcRtxMemoryPoolDelete:0000000000000000 svcRtxMemoryPoolDelete
     /tmp/cceMLxfG.s:1266   .text.svcRtxMemoryPoolDelete:0000000000000080 $d
     /tmp/cceMLxfG.s:1271   .text.osMemoryPoolNew:0000000000000000 $t
     /tmp/cceMLxfG.s:1276   .text.osMemoryPoolNew:0000000000000000 osMemoryPoolNew
     /tmp/cceMLxfG.s:1384   .text.osMemoryPoolNew:0000000000000044 $d
     /tmp/cceMLxfG.s:1389   .text.osMemoryPoolGetName:0000000000000000 $t
     /tmp/cceMLxfG.s:1394   .text.osMemoryPoolGetName:0000000000000000 osMemoryPoolGetName
     /tmp/cceMLxfG.s:1488   .text.osMemoryPoolGetName:0000000000000030 $d
     /tmp/cceMLxfG.s:1493   .text.osMemoryPoolAlloc:0000000000000000 $t
     /tmp/cceMLxfG.s:1498   .text.osMemoryPoolAlloc:0000000000000000 osMemoryPoolAlloc
     /tmp/cceMLxfG.s:1646   .text.osMemoryPoolAlloc:000000000000006c $d
     /tmp/cceMLxfG.s:1651   .text.osMemoryPoolFree:0000000000000000 $t
     /tmp/cceMLxfG.s:1656   .text.osMemoryPoolFree:0000000000000000 osMemoryPoolFree
     /tmp/cceMLxfG.s:1808   .text.osMemoryPoolFree:0000000000000078 $d
     /tmp/cceMLxfG.s:1813   .text.osMemoryPoolGetCapacity:0000000000000000 $t
     /tmp/cceMLxfG.s:1818   .text.osMemoryPoolGetCapacity:0000000000000000 osMemoryPoolGetCapacity
     /tmp/cceMLxfG.s:1909   .text.osMemoryPoolGetCapacity:000000000000002c $d
     /tmp/cceMLxfG.s:1914   .text.osMemoryPoolGetBlockSize:0000000000000000 $t
     /tmp/cceMLxfG.s:1919   .text.osMemoryPoolGetBlockSize:0000000000000000 osMemoryPoolGetBlockSize
     /tmp/cceMLxfG.s:2010   .text.osMemoryPoolGetBlockSize:000000000000002c $d
     /tmp/cceMLxfG.s:2015   .text.osMemoryPoolGetCount:0000000000000000 $t
     /tmp/cceMLxfG.s:2020   .text.osMemoryPoolGetCount:0000000000000000 osMemoryPoolGetCount
     /tmp/cceMLxfG.s:2111   .text.osMemoryPoolGetCount:000000000000002c $d
     /tmp/cceMLxfG.s:2116   .text.osMemoryPoolGetSpace:0000000000000000 $t
     /tmp/cceMLxfG.s:2121   .text.osMemoryPoolGetSpace:0000000000000000 osMemoryPoolGetSpace
     /tmp/cceMLxfG.s:2212   .text.osMemoryPoolGetSpace:000000000000002c $d
     /tmp/cceMLxfG.s:2217   .text.osMemoryPoolDelete:0000000000000000 $t
     /tmp/cceMLxfG.s:2222   .text.osMemoryPoolDelete:0000000000000000 osMemoryPoolDelete
ARM GAS  /tmp/cceMLxfG.s 			page 88


     /tmp/cceMLxfG.s:2323   .text.osMemoryPoolDelete:0000000000000040 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
EvrRtxMemoryPoolGetName
EvrRtxMemoryPoolGetCapacity
EvrRtxMemoryPoolGetBlockSize
EvrRtxMemoryPoolGetCount
EvrRtxMemoryPoolGetSpace
EvrRtxMemoryBlockInit
EvrRtxMemoryBlockAlloc
osRtxThreadListGet
osRtxThreadWaitExit
EvrRtxMemoryPoolAllocated
EvrRtxMemoryPoolError
EvrRtxMemoryPoolAllocPending
osRtxThreadWaitEnter
osRtxThreadListPut
EvrRtxMemoryPoolAllocTimeout
EvrRtxMemoryPoolAllocFailed
osRtxInfo
EvrRtxMemoryBlockFree
osRtxMemoryAlloc
osRtxMemoryFree
memset
EvrRtxMemoryPoolCreated
EvrRtxMemoryPoolDeallocated
EvrRtxMemoryPoolFreeFailed
osRtxThreadDispatch
EvrRtxMemoryPoolDestroyed
EvrRtxMemoryPoolNew
EvrRtxMemoryPoolAlloc
EvrRtxMemoryPoolFree
osRtxPostProcess
EvrRtxMemoryPoolDelete
