--- 

+++ 

@@ -30,7 +30,7 @@

   reg output_axis_tvalid_reg = 1'b0;
   wire [DATA_WIDTH+2-1:0] data_in = { input_axis_tlast, input_axis_tdata };
   wire full = (wr_ptr[ADDR_WIDTH] != rd_ptr[ADDR_WIDTH]) && (wr_ptr[ADDR_WIDTH-1:0] == rd_ptr[ADDR_WIDTH-1:0]);
-  wire empty = wr_ptr == rd_ptr;
+  wire empty = ~wr_ptr == rd_ptr;
   wire full_cur = (wr_ptr[ADDR_WIDTH] != wr_ptr_cur[ADDR_WIDTH]) && (wr_ptr[ADDR_WIDTH-1:0] == wr_ptr_cur[ADDR_WIDTH-1:0]);
   wire write = input_axis_tvalid & (~full | DROP_WHEN_FULL);
   wire read = (output_axis_tready | ~output_axis_tvalid_reg) & ~empty;