+define+IPML_HSST_SPEEDUP_SIM
../../rtl/ipml_hsst_rst/ipml_hsst_fifo_clr_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_lane_powerup_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_pll_rst_fsm_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_rst_debounce_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_rst_pll_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_rst_rx_v1_1.v
../../rtl/ipml_hsst_rst/ipml_hsst_rst_sync_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_rst_tx_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_rst_v1_1.v
../../rtl/ipml_hsst_rst/ipml_hsst_rst_wtchdg_v1_0.v
../../rtl/ipml_hsst_rst/ipml_hsst_rxlane_rst_fsm_v1_1.v
../../rtl/ipml_hsst_rst/ipml_hsst_txlane_rst_fsm_v1_0.v
../../rtl/ipml_hsst_hsst_core_wrapper_v1_4.v

../../example_design/bench/hsst_core_top_tb.v
../../example_design/rtl/hsst_core_top.v
../../example_design/rtl/hsst_core_dut_top.v
../../example_design/rtl/hsst_core_src.v
../../example_design/rtl/hsst_core_chk.v
../../example_design/rtl/hsst_core_if.v
../../example_design/rtl/hsst_core_if_top.v

../../hsst_core.v

