Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity ALU_3 is
	port(
	Clock: in std_logic;
	A, B: in unsigned(7 downto 0);
	student_id: in unsigned(3 downto 0);
	OP: in unsigned(15 downto 0);
	Neg: out std_logic;
	R1: out unsigned(3 downto 0);
	R2: out unsigned(3 downto 0)
	);
end ALU_3;

architecture calculation of ALU_3 is
	signal Result: unsigned(7 downto 0):=(others=>'0');

	begin
	
	process(Clock, OP)
	begin
		if(rising_edge(Clock)) THEN
			
			case OP is
				when others =>
				-- Don't care do nothing
				Result <= "--------";
				Neg <= '0';
			
			end case;
		end if;
	end process;
	Result(3 downto 0) <= student_id(3 downto 0);
	R1 <= Result(3 downto 0); 
	R2 <= "0000"; 

end calculation;
				
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
					
				