module bsr_decoder #(
	 parameter chain_num = 2,
    parameter sel_width = $clog2(chain_num))
    (
    input logic [sel_width-1:0] sel, 
    input logic clk,

    //user-defined instructions: first bit->0 & last two bits->11.
    //effective instr = instr[instr_length-2:2];
    input logic [instr_width-1:0] instr_in,
    output logic [sel_width-1:0] mux_sel,
    output logic sample_preload,
    output logic ex_in_test
    );
