{"Source Block": ["hdl/projects/fmcomms1/zed/system_top.v@173:183@HdlIdDef", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], "Clone Blocks": [["hdl/projects/fmcomms1/zc706/system_top.v@156:166", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@168:178", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@192:202", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/daq3/zc706/system_top.v@232:242", "  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@176:186", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@154:164", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@153:163", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@187:197", "  output          ref_clk_out_p;\n  output          ref_clk_out_n;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@167:177", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@188:198", "  output          ref_clk_out_n;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@183:193", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@156:166", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@152:162", "  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@175:185", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@154:164", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@171:181", "\n  input           otg_vbusoc;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@191:201", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@182:192", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/daq3/zc706/system_top.v@231:241", "\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@165:175", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@153:163", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@152:162", "  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n"], ["hdl/projects/fmcomms1/zed/system_top.v@174:184", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/daq1/zc706/system_top.v@180:190", "  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n"], ["hdl/projects/daq3/zc706/system_top.v@230:240", "  output          spi_dir;\n\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@189:199", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@166:176", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@164:174", "  output          ref_clk_out_n;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@155:165", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@151:161", "  inout           iic_scl;\n  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/fmcomms1/zed/system_top.v@172:182", "  input           otg_vbusoc;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@181:191", "\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n"], ["hdl/projects/daq1/zc706/system_top.v@181:191", "\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcomms1/kc705/system_top.v@190:200", "  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@179:189", "  output          ref_clk_out_p;\n  output          ref_clk_out_n;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/daq1/zc706/system_top.v@179:189", "  output          spi_clk;\n  inout           spi_sdio;\n\n  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@184:194", "  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n"], ["hdl/projects/fmcomms1/zc706/system_top.v@151:161", "  inout           iic_scl;\n  inout           iic_sda;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/daq1/zc706/system_top.v@182:192", "  // internal registers\n\n  reg             dac_drd = 'd0;\n  reg    [63:0]   dac_ddata_0 = 'd0;\n  reg    [63:0]   dac_ddata_1 = 'd0;\n  reg             adc_dwr    = 'd0;\n  reg    [63:0]   adc_ddata  = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/fmcomms1/zc702/system_top.v@155:165", "\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n  // internal signals\n\n  wire    [63:0]  gpio_i;\n"], ["hdl/projects/daq3/zc706/system_top.v@233:243", "\n  reg             dac_drd = 'd0;\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             adc_dsync = 'd0;\n  reg             adc_dwr = 'd0;\n  reg    [127:0]  adc_ddata = 'd0;\n\n  // internal signals\n\n  wire            sysref;\n"], ["hdl/projects/fmcomms1/ac701/system_top.v@163:173", "  output          ref_clk_out_p;\n  output          ref_clk_out_n;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n"], ["hdl/projects/fmcomms1/vc707/system_top.v@180:190", "  output          ref_clk_out_n;\n\n  // internal registers\n\n  reg     [63:0]  dac_ddata_0 = 'd0;\n  reg     [63:0]  dac_ddata_1 = 'd0;\n  reg             dac_dma_rd = 'd0;\n  reg             adc_data_cnt = 'd0;\n  reg             adc_dma_wr = 'd0;\n  reg     [31:0]  adc_dma_wdata = 'd0;\n\n"]], "Diff Content": {"Delete": [[178, "  reg             dac_dma_rd = 'd0;\n"]], "Add": []}}