{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 09:12:12 2011 " "Info: Processing started: Thu Oct 20 09:12:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off UNIT_FINAL -c UNIT_FINAL" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rect_up.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rect_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 rect_up " "Info: Found entity 1: rect_up" {  } { { "rect_up.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rect_up.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ad.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Info: Found entity 1: ad" {  } { { "ad.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/ad.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcvr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rcvr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rcvr " "Info: Found entity 1: rcvr" {  } { { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_deal.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file down_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_deal " "Info: Found entity 1: down_deal" {  } { { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PWM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PWM.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Info: Found entity 1: PWM" {  } { { "PWM.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/PWM.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_down.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwm_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_down " "Info: Found entity 1: pwm_down" {  } { { "pwm_down.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_down.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UNIT_FINAL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file UNIT_FINAL.v" { { "Info" "ISGN_ENTITY_NAME" "1 UNIT_FINAL " "Info: Found entity 1: UNIT_FINAL" {  } { { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_up.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pwm_up.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_up " "Info: Found entity 1: pwm_up" {  } { { "pwm_up.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_up.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_deal.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file sign_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_deal " "Info: Found entity 1: sign_deal" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 error " "Info: Found entity 2: error" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 192 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 alarm " "Info: Found entity 3: alarm" {  } { { "sign_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 226 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sign.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file up_sign.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sign " "Info: Found entity 1: up_sign" {  } { { "up_sign.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/up_sign.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "send.v(51) " "Warning (10268): Verilog HDL information at send.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "send.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file send.v" { { "Info" "ISGN_ENTITY_NAME" "1 send " "Info: Found entity 1: send" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rect_down.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rect_down.v" { { "Info" "ISGN_ENTITY_NAME" "1 rect_down " "Info: Found entity 1: rect_down" {  } { { "rect_down.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rect_down.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "UNIT_FINAL " "Info: Elaborating entity \"UNIT_FINAL\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad ad:ad " "Info: Elaborating entity \"ad\" for hierarchy \"ad:ad\"" {  } { { "UNIT_FINAL.v" "ad" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_down pwm_down:pwm_down " "Info: Elaborating entity \"pwm_down\" for hierarchy \"pwm_down:pwm_down\"" {  } { { "UNIT_FINAL.v" "pwm_down" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 121 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcvr pwm_down:pwm_down\|rcvr:rcvr " "Info: Elaborating entity \"rcvr\" for hierarchy \"pwm_down:pwm_down\|rcvr:rcvr\"" {  } { { "pwm_down.v" "rcvr" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_down.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_deal pwm_down:pwm_down\|down_deal:down_deal " "Info: Elaborating entity \"down_deal\" for hierarchy \"pwm_down:pwm_down\|down_deal:down_deal\"" {  } { { "pwm_down.v" "down_deal" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_down.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM pwm_down:pwm_down\|PWM:PWM " "Info: Elaborating entity \"PWM\" for hierarchy \"pwm_down:pwm_down\|PWM:PWM\"" {  } { { "pwm_down.v" "PWM" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_down.v" 40 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_up pwm_up:pwm_up " "Info: Elaborating entity \"pwm_up\" for hierarchy \"pwm_up:pwm_up\"" {  } { { "UNIT_FINAL.v" "pwm_up" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_deal pwm_up:pwm_up\|sign_deal:sign_deal " "Info: Elaborating entity \"sign_deal\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\"" {  } { { "pwm_up.v" "sign_deal" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_up.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "error pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1 " "Info: Elaborating entity \"error\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\|error:t1\"" {  } { { "sign_deal.v" "t1" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarm pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f " "Info: Elaborating entity \"alarm\" for hierarchy \"pwm_up:pwm_up\|sign_deal:sign_deal\|alarm:uv_f\"" {  } { { "sign_deal.v" "uv_f" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/sign_deal.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sign pwm_up:pwm_up\|up_sign:up_sign " "Info: Elaborating entity \"up_sign\" for hierarchy \"pwm_up:pwm_up\|up_sign:up_sign\"" {  } { { "pwm_up.v" "up_sign" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_up.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send pwm_up:pwm_up\|send:send " "Info: Elaborating entity \"send\" for hierarchy \"pwm_up:pwm_up\|send:send\"" {  } { { "pwm_up.v" "send" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/pwm_up.v" 35 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "K_5 GND " "Warning (13410): Pin \"K_5\" is stuck at GND" {  } { { "UNIT_FINAL.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 15 -1 0 } } { "send.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/send.v" 24 -1 0 } } { "down_deal.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/down_deal.v" 22 -1 0 } } { "rcvr.v" "" { Text "D:/Quartus/fault_find_test/7820H182_111020_1/rcvr.v" 26 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pwm_up:pwm_up\|send:send\|cs.00 " "Info: Register \"pwm_up:pwm_up\|send:send\|cs.00\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1030 " "Info: Implemented 1030 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "997 " "Info: Implemented 997 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.map.smsg " "Info: Generated suppressed messages file D:/Quartus/fault_find_test/7820H182_111020_1/UNIT_FINAL.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 09:12:17 2011 " "Info: Processing ended: Thu Oct 20 09:12:17 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
