$date
  Wed Apr 17 10:06:59 2019
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb $end
$var reg 1 ! d $end
$var reg 1 " cp $end
$var reg 1 # q $end
$var reg 1 $ nq $end
$scope module d_bist $end
$var reg 1 % d $end
$var reg 1 & cp $end
$var reg 1 ' q $end
$var reg 1 ( nq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
X!
X"
0#
1$
X%
X&
0'
1(
#1000000
0!
0"
0%
0&
#2000000
1"
1&
#3000000
1!
0"
1%
0&
#4000000
1"
1#
0$
1&
1'
0(
#5000000
0!
0"
0%
0&
#6000000
1"
0#
1$
1&
0'
1(
#7000000
