

================================================================
== Vitis HLS Report for 'getinstream'
================================================================
* Date:           Sun May 19 03:36:01 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        userdma_fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                 |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112  |getinstream_Pipeline_VITIS_LOOP_50_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    111|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     106|    192|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    106|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     177|    409|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112  |getinstream_Pipeline_VITIS_LOOP_50_1  |        0|   0|  106|  192|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                            |                                      |        0|   0|  106|  192|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln50_fu_139_p2     |         +|   0|  0|  39|          32|           1|
    |empty_fu_145_p2        |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln1065_fu_165_p2  |      icmp|   0|  0|  18|          32|           1|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |umax_fu_151_p3         |    select|   0|  0|  32|           1|          32|
    |xor_ln60_fu_186_p2     |       xor|   0|  0|   2|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 111|          99|          68|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  20|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |inStreamTop_TREADY_int_regslice  |   9|          2|    1|          2|
    |in_len_V                         |   9|          2|   32|         64|
    |inbuf_write                      |   9|          2|    1|          2|
    |incount40_write                  |   9|          2|    1|          2|
    |s2m_enb_clrsts_c_blk_n           |   9|          2|    1|          2|
    |s2m_err                          |  14|          3|    1|          3|
    |s2m_err_preg                     |   9|          2|    1|          2|
    |s2m_len_c_blk_n                  |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 106|         23|   41|         85|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   3|   0|    3|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1065_reg_218                                           |   1|   0|    1|          0|
    |in_len_V                                                      |  32|   0|   32|          0|
    |s2m_err_preg                                                  |   1|   0|    1|          0|
    |umax_reg_212                                                  |  32|   0|   32|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  71|   0|   71|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+----------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|inStreamTop_TDATA                |   in|   32|        axis|  inStreamTop_V_data_V|       pointer|
|inStreamTop_TVALID               |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY               |  out|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST                |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TKEEP                |   in|    4|        axis|  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB                |   in|    4|        axis|  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER                |   in|    7|        axis|  inStreamTop_V_user_V|       pointer|
|in_en_clrsts                     |   in|    1|     ap_none|          in_en_clrsts|        scalar|
|in_s2m_len                       |   in|   32|     ap_none|            in_s2m_len|        scalar|
|s2m_err                          |  out|    1|      ap_vld|               s2m_err|       pointer|
|s2m_err_ap_vld                   |  out|    1|      ap_vld|               s2m_err|       pointer|
|inbuf_din                        |  out|   33|     ap_fifo|                 inbuf|       pointer|
|inbuf_num_data_valid             |   in|   11|     ap_fifo|                 inbuf|       pointer|
|inbuf_fifo_cap                   |   in|   11|     ap_fifo|                 inbuf|       pointer|
|inbuf_full_n                     |   in|    1|     ap_fifo|                 inbuf|       pointer|
|inbuf_write                      |  out|    1|     ap_fifo|                 inbuf|       pointer|
|incount40_din                    |  out|   32|     ap_fifo|             incount40|       pointer|
|incount40_num_data_valid         |   in|    7|     ap_fifo|             incount40|       pointer|
|incount40_fifo_cap               |   in|    7|     ap_fifo|             incount40|       pointer|
|incount40_full_n                 |   in|    1|     ap_fifo|             incount40|       pointer|
|incount40_write                  |  out|    1|     ap_fifo|             incount40|       pointer|
|s2m_len_c_din                    |  out|   32|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_num_data_valid         |   in|    2|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_fifo_cap               |   in|    2|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_full_n                 |   in|    1|     ap_fifo|             s2m_len_c|       pointer|
|s2m_len_c_write                  |  out|    1|     ap_fifo|             s2m_len_c|       pointer|
|s2m_enb_clrsts_c_din             |  out|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_num_data_valid  |   in|    2|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_fifo_cap        |   in|    2|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_full_n          |   in|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
|s2m_enb_clrsts_c_write           |  out|    1|     ap_fifo|      s2m_enb_clrsts_c|       pointer|
+---------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_s2m_len_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_s2m_len"   --->   Operation 4 'read' 'in_s2m_len_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_en_clrsts_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %in_en_clrsts"   --->   Operation 5 'read' 'in_en_clrsts_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_user_V_loc = alloca i64 1"   --->   Operation 6 'alloca' 'tmp_user_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s2m_enb_clrsts_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i1P0A, i1 %s2m_enb_clrsts_c, i1 %in_en_clrsts_read"   --->   Operation 8 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2m_len_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %s2m_len_c, i32 %in_s2m_len_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount40, void @empty_14, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_14, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStreamTop_V_last_V, i7 %inStreamTop_V_user_V, i4 %inStreamTop_V_strb_V, i4 %inStreamTop_V_keep_V, i32 %inStreamTop_V_data_V, void @empty_30, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %in_en_clrsts_read, void %VITIS_LOOP_50_1, void %if.else" [hls_userdma/userdma.cpp:49]   --->   Operation 14 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_len_V_load = load i32 %in_len_V"   --->   Operation 15 'load' 'in_len_V_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %in_len_V_load, i32 1" [hls_userdma/userdma.cpp:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = (!in_en_clrsts_read)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.47ns)   --->   "%empty = icmp_ult  i32 %add_ln50, i32 %in_s2m_len_read" [hls_userdma/userdma.cpp:50]   --->   Operation 17 'icmp' 'empty' <Predicate = (!in_en_clrsts_read)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.69ns)   --->   "%umax = select i1 %empty, i32 %in_s2m_len_read, i32 %add_ln50" [hls_userdma/userdma.cpp:50]   --->   Operation 18 'select' 'umax' <Predicate = (!in_en_clrsts_read)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_60 = wait i32 @_ssdm_op_Wait"   --->   Operation 19 'wait' 'empty_60' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.50ns)   --->   "%call_ln886 = call void @getinstream_Pipeline_VITIS_LOOP_50_1, i32 %in_len_V_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i32 %in_s2m_len_read, i32 %incount40, i3 %tmp_user_V_loc"   --->   Operation 20 'call' 'call_ln886' <Predicate = (!in_en_clrsts_read)> <Delay = 3.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln81 = store i32 0, i32 %in_len_V" [hls_userdma/userdma.cpp:81]   --->   Operation 21 'store' 'store_ln81' <Predicate = (in_en_clrsts_read)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_ln82 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_err, i1 0" [hls_userdma/userdma.cpp:82]   --->   Operation 22 'write' 'write_ln82' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end22"   --->   Operation 23 'br' 'br_ln0' <Predicate = (in_en_clrsts_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln886 = call void @getinstream_Pipeline_VITIS_LOOP_50_1, i32 %in_len_V_load, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i7 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i32 %in_s2m_len_read, i32 %incount40, i3 %tmp_user_V_loc"   --->   Operation 24 'call' 'call_ln886' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (2.47ns)   --->   "%icmp_ln1065 = icmp_eq  i32 %umax, i32 1"   --->   Operation 25 'icmp' 'icmp_ln1065' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln886 = store i32 %umax, i32 %in_len_V"   --->   Operation 26 'store' 'store_ln886' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_user_V_loc_load = load i3 %tmp_user_V_loc"   --->   Operation 27 'load' 'tmp_user_V_loc_load' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %tmp_user_V_loc_load, i32 2"   --->   Operation 28 'bitselect' 'tmp' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.97ns)   --->   "%xor_ln60 = xor i1 %tmp, i1 %icmp_ln1065" [hls_userdma/userdma.cpp:60]   --->   Operation 29 'xor' 'xor_ln60' <Predicate = (!in_en_clrsts_read)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln61 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %s2m_err, i1 %xor_ln60" [hls_userdma/userdma.cpp:61]   --->   Operation 30 'write' 'write_ln61' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln80 = br void %if.end22" [hls_userdma/userdma.cpp:80]   --->   Operation 31 'br' 'br_ln80' <Predicate = (!in_en_clrsts_read)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln84 = ret" [hls_userdma/userdma.cpp:84]   --->   Operation 32 'ret' 'ret_ln84' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_en_clrsts]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_s2m_len]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_err]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_len_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s2m_enb_clrsts_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_len_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_s2m_len_read     (read         ) [ 0010]
in_en_clrsts_read   (read         ) [ 0111]
tmp_user_V_loc      (alloca       ) [ 0111]
specinterface_ln0   (specinterface) [ 0000]
write_ln0           (write        ) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
write_ln0           (write        ) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
specinterface_ln0   (specinterface) [ 0000]
br_ln49             (br           ) [ 0000]
in_len_V_load       (load         ) [ 0010]
add_ln50            (add          ) [ 0000]
empty               (icmp         ) [ 0000]
umax                (select       ) [ 0010]
empty_60            (wait         ) [ 0000]
store_ln81          (store        ) [ 0000]
write_ln82          (write        ) [ 0000]
br_ln0              (br           ) [ 0000]
call_ln886          (call         ) [ 0000]
icmp_ln1065         (icmp         ) [ 0001]
store_ln886         (store        ) [ 0000]
tmp_user_V_loc_load (load         ) [ 0000]
tmp                 (bitselect    ) [ 0000]
xor_ln60            (xor          ) [ 0000]
write_ln61          (write        ) [ 0000]
br_ln80             (br           ) [ 0000]
ret_ln84            (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_en_clrsts">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_en_clrsts"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_s2m_len">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_s2m_len"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s2m_err">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_err"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="inbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="incount40">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s2m_len_c">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_len_c"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s2m_enb_clrsts_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_enb_clrsts_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_len_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_len_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getinstream_Pipeline_VITIS_LOOP_50_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_user_V_loc_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V_loc/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="in_s2m_len_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_s2m_len_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_en_clrsts_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_en_clrsts_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln0_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln82/1 write_ln61/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="0" index="3" bw="4" slack="0"/>
<pin id="117" dir="0" index="4" bw="4" slack="0"/>
<pin id="118" dir="0" index="5" bw="7" slack="0"/>
<pin id="119" dir="0" index="6" bw="1" slack="0"/>
<pin id="120" dir="0" index="7" bw="33" slack="0"/>
<pin id="121" dir="0" index="8" bw="32" slack="0"/>
<pin id="122" dir="0" index="9" bw="32" slack="0"/>
<pin id="123" dir="0" index="10" bw="3" slack="0"/>
<pin id="124" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln886/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_len_V_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_len_V_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln50_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="empty_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="umax_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln81_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln1065_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1065/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln886_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln886/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_user_V_loc_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="2"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_loc_load/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="xor_ln60_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="1"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln60/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="in_s2m_len_read_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="1"/>
<pin id="194" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_s2m_len_read "/>
</bind>
</comp>

<comp id="197" class="1005" name="in_en_clrsts_read_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="2"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="in_en_clrsts_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_user_V_loc_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="3" slack="0"/>
<pin id="203" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V_loc "/>
</bind>
</comp>

<comp id="207" class="1005" name="in_len_V_load_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_len_V_load "/>
</bind>
</comp>

<comp id="212" class="1005" name="umax_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="umax "/>
</bind>
</comp>

<comp id="218" class="1005" name="icmp_ln1065_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1065 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="82" pin="2"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="76" pin="2"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="66" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="68" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="112" pin=3"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="112" pin=4"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="112" pin=5"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="112" pin=6"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="112" pin=7"/></net>

<net id="132"><net_src comp="76" pin="2"/><net_sink comp="112" pin=8"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="112" pin=9"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="143"><net_src comp="134" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="58" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="76" pin="2"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="76" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="139" pin="2"/><net_sink comp="151" pin=2"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="183"><net_src comp="70" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="186" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="195"><net_src comp="76" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="112" pin=8"/></net>

<net id="200"><net_src comp="82" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="72" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="112" pin=10"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="210"><net_src comp="134" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="215"><net_src comp="151" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="221"><net_src comp="165" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="186" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStreamTop_V_data_V | {}
	Port: inStreamTop_V_keep_V | {}
	Port: inStreamTop_V_strb_V | {}
	Port: inStreamTop_V_user_V | {}
	Port: inStreamTop_V_last_V | {}
	Port: s2m_err | {1 3 }
	Port: inbuf | {1 2 }
	Port: incount40 | {1 2 }
	Port: s2m_len_c | {1 }
	Port: s2m_enb_clrsts_c | {1 }
	Port: in_len_V | {1 2 }
 - Input state : 
	Port: getinstream : inStreamTop_V_data_V | {1 2 }
	Port: getinstream : inStreamTop_V_keep_V | {1 2 }
	Port: getinstream : inStreamTop_V_strb_V | {1 2 }
	Port: getinstream : inStreamTop_V_user_V | {1 2 }
	Port: getinstream : inStreamTop_V_last_V | {1 2 }
	Port: getinstream : in_en_clrsts | {1 }
	Port: getinstream : in_s2m_len | {1 }
	Port: getinstream : s2m_err | {}
	Port: getinstream : in_len_V | {1 }
  - Chain level:
	State 1
		add_ln50 : 1
		empty : 2
		umax : 3
		call_ln886 : 1
	State 2
	State 3
		tmp : 1
		xor_ln60 : 2
		write_ln61 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|   call   | grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112 |   133   |   112   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                 add_ln50_fu_139                 |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                   empty_fu_145                  |    0    |    18   |
|          |                icmp_ln1065_fu_165               |    0    |    18   |
|----------|-------------------------------------------------|---------|---------|
|  select  |                   umax_fu_151                   |    0    |    32   |
|----------|-------------------------------------------------|---------|---------|
|    xor   |                 xor_ln60_fu_186                 |    0    |    2    |
|----------|-------------------------------------------------|---------|---------|
|   read   |            in_s2m_len_read_read_fu_76           |    0    |    0    |
|          |           in_en_clrsts_read_read_fu_82          |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              write_ln0_write_fu_88              |    0    |    0    |
|   write  |              write_ln0_write_fu_96              |    0    |    0    |
|          |                 grp_write_fu_104                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| bitselect|                    tmp_fu_178                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |   133   |   221   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   icmp_ln1065_reg_218   |    1   |
|in_en_clrsts_read_reg_197|    1   |
|  in_len_V_load_reg_207  |   32   |
| in_s2m_len_read_reg_192 |   32   |
|  tmp_user_V_loc_reg_201 |    3   |
|       umax_reg_212      |   32   |
+-------------------------+--------+
|          Total          |   101  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                       Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                 grp_write_fu_104                |  p2  |   2  |   1  |    2   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112 |  p1  |   2  |  32  |   64   ||    9    |
| grp_getinstream_Pipeline_VITIS_LOOP_50_1_fu_112 |  p8  |   2  |  32  |   64   ||    9    |
|-------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                      |      |      |      |   130  ||  4.764  ||    27   |
|-------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   133  |   221  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   101  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   234  |   248  |
+-----------+--------+--------+--------+
