

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Wed Aug  7 18:56:40 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_cc
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263561|  267433|  263561|  267433|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  263560|  267432| 23960 ~ 24312 |          -|          -|    11|    no    |
        | + Col_Loop              |   23958|   24310|  2178 ~ 2210  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    2176|    2208|   136 ~ 138   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     132|     132|             44|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      42|      42|             14|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      12|      12|              2|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|      40|   1215|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     130|    534|    -|
|Memory           |        1|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    161|    -|
|Register         |        -|      -|     236|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     414|   1912|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U73  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    |cnn_mux_134_14_1_1_U74    |cnn_mux_134_14_1_1    |        0|      0|    0|   65|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  130|  534|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_14s_1hbi_U75  |cnn_mul_mul_14s_1hbi  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biag8j  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   864|   10|     1|         8640|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  8|   2|    0|   880|   18|     2|         8768|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |add_ln1116_1_fu_766_p2   |     +    |      0|   0|   15|           7|           7|
    |add_ln1116_2_fu_779_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_705_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_789_p2   |     +    |      0|   0|   15|           8|           8|
    |add_ln1117_fu_740_p2     |     +    |      0|   0|   13|           4|           4|
    |add_ln203_5_fu_601_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln203_fu_559_p2      |     +    |      0|   0|   15|           7|           7|
    |add_ln26_fu_653_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_1030_p2     |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_525_p2        |     +    |      0|   0|   15|           7|           4|
    |add_ln908_fu_1080_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1161_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_549_p2              |     +    |      0|   0|   13|           4|           1|
    |ch_fu_752_p2             |     +    |      0|   0|   12|           3|           1|
    |f_fu_583_p2              |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_956_p2      |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_1120_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_537_p2              |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_869_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_4_fu_889_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_695_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_621_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_730_p2   |     -    |      0|   0|   15|           7|           7|
    |sub_ln1116_fu_643_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_fu_683_p2     |     -    |      0|   0|   15|           8|           8|
    |sub_ln894_fu_946_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_982_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1095_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1156_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_908_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_1010_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_1044_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1217_p2     |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_998_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_938_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_543_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln14_fu_577_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_615_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_689_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln24_fu_746_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_895_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_1004_p2  |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_972_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_531_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln908_fu_1064_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1207_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1201_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_992_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1085_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln899_fu_1050_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1213_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_1110_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_1148_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_913_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1104_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_1024_p2     |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1215|         589|         625|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  56|         13|    1|         13|
    |ap_phi_mux_storemerge_phi_fu_512_p4  |  15|          3|   14|         42|
    |c_0_reg_417                          |   9|          2|    4|          8|
    |ch_0_reg_498                         |   9|          2|    3|          6|
    |f_0_reg_429                          |   9|          2|    5|         10|
    |p_Val2_19_reg_486                    |   9|          2|   14|         28|
    |p_Val2_s_reg_440                     |   9|          2|   14|         28|
    |phi_mul_reg_405                      |   9|          2|    7|         14|
    |r_0_reg_393                          |   9|          2|    4|          8|
    |w_sum_1_reg_463                      |   9|          2|   14|         28|
    |wc_0_reg_475                         |   9|          2|    2|          4|
    |wr_0_reg_452                         |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 161|         36|   84|        193|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln1117_reg_1315       |   4|   0|    4|          0|
    |add_ln8_reg_1230          |   7|   0|    7|          0|
    |ap_CS_fsm                 |  12|   0|   12|          0|
    |c_0_reg_417               |   4|   0|    4|          0|
    |c_reg_1246                |   4|   0|    4|          0|
    |ch_0_reg_498              |   3|   0|    3|          0|
    |ch_reg_1323               |   3|   0|    3|          0|
    |conv_out_V_addr_reg_1274  |  11|   0|   11|          0|
    |f_0_reg_429               |   5|   0|    5|          0|
    |f_reg_1259                |   5|   0|    5|          0|
    |icmp_ln885_reg_1411       |   1|   0|    1|          0|
    |icmp_ln908_reg_1437       |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1457     |   1|   0|    1|          0|
    |icmp_ln924_reg_1452       |   1|   0|    1|          0|
    |or_ln_reg_1432            |   1|   0|   32|         31|
    |p_Result_24_reg_1415      |   1|   0|    1|          0|
    |p_Val2_19_reg_486         |  14|   0|   14|          0|
    |p_Val2_s_reg_440          |  14|   0|   14|          0|
    |phi_mul_reg_405           |   7|   0|    7|          0|
    |r_0_reg_393               |   4|   0|    4|          0|
    |r_reg_1238                |   4|   0|    4|          0|
    |sext_ln1116_reg_1287      |   6|   0|    6|          0|
    |sub_ln1116_1_reg_1310     |   6|   0|    7|          1|
    |sub_ln1117_reg_1292       |   7|   0|    8|          1|
    |sub_ln894_reg_1426        |  32|   0|   32|          0|
    |tmp_V_4_reg_1403          |  14|   0|   14|          0|
    |tmp_V_5_reg_1420          |  14|   0|   14|          0|
    |trunc_ln893_reg_1442      |  11|   0|   11|          0|
    |w_sum_1_reg_463           |  14|   0|   14|          0|
    |wc_0_reg_475              |   2|   0|    2|          0|
    |wc_reg_1305               |   2|   0|    2|          0|
    |wr_0_reg_452              |   2|   0|    2|          0|
    |wr_reg_1282               |   2|   0|    2|          0|
    |zext_ln14_reg_1251        |   7|   0|   12|          5|
    |zext_ln203_9_reg_1269     |   5|   0|   11|          6|
    |zext_ln26_reg_1264        |   5|   0|   64|         59|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 236|   0|  339|        103|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_0_V_address0   | out |    7|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0        | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0         |  in |   14|  ap_memory |   input_0_V  |     array    |
|input_1_V_address0   | out |    7|  ap_memory |   input_1_V  |     array    |
|input_1_V_ce0        | out |    1|  ap_memory |   input_1_V  |     array    |
|input_1_V_q0         |  in |   14|  ap_memory |   input_1_V  |     array    |
|input_2_V_address0   | out |    7|  ap_memory |   input_2_V  |     array    |
|input_2_V_ce0        | out |    1|  ap_memory |   input_2_V  |     array    |
|input_2_V_q0         |  in |   14|  ap_memory |   input_2_V  |     array    |
|input_3_V_address0   | out |    7|  ap_memory |   input_3_V  |     array    |
|input_3_V_ce0        | out |    1|  ap_memory |   input_3_V  |     array    |
|input_3_V_q0         |  in |   14|  ap_memory |   input_3_V  |     array    |
|input_4_V_address0   | out |    7|  ap_memory |   input_4_V  |     array    |
|input_4_V_ce0        | out |    1|  ap_memory |   input_4_V  |     array    |
|input_4_V_q0         |  in |   14|  ap_memory |   input_4_V  |     array    |
|input_5_V_address0   | out |    7|  ap_memory |   input_5_V  |     array    |
|input_5_V_ce0        | out |    1|  ap_memory |   input_5_V  |     array    |
|input_5_V_q0         |  in |   14|  ap_memory |   input_5_V  |     array    |
|input_6_V_address0   | out |    7|  ap_memory |   input_6_V  |     array    |
|input_6_V_ce0        | out |    1|  ap_memory |   input_6_V  |     array    |
|input_6_V_q0         |  in |   14|  ap_memory |   input_6_V  |     array    |
|input_7_V_address0   | out |    7|  ap_memory |   input_7_V  |     array    |
|input_7_V_ce0        | out |    1|  ap_memory |   input_7_V  |     array    |
|input_7_V_q0         |  in |   14|  ap_memory |   input_7_V  |     array    |
|input_8_V_address0   | out |    7|  ap_memory |   input_8_V  |     array    |
|input_8_V_ce0        | out |    1|  ap_memory |   input_8_V  |     array    |
|input_8_V_q0         |  in |   14|  ap_memory |   input_8_V  |     array    |
|input_9_V_address0   | out |    7|  ap_memory |   input_9_V  |     array    |
|input_9_V_ce0        | out |    1|  ap_memory |   input_9_V  |     array    |
|input_9_V_q0         |  in |   14|  ap_memory |   input_9_V  |     array    |
|input_10_V_address0  | out |    7|  ap_memory |  input_10_V  |     array    |
|input_10_V_ce0       | out |    1|  ap_memory |  input_10_V  |     array    |
|input_10_V_q0        |  in |   14|  ap_memory |  input_10_V  |     array    |
|input_11_V_address0  | out |    7|  ap_memory |  input_11_V  |     array    |
|input_11_V_ce0       | out |    1|  ap_memory |  input_11_V  |     array    |
|input_11_V_q0        |  in |   14|  ap_memory |  input_11_V  |     array    |
|input_12_V_address0  | out |    7|  ap_memory |  input_12_V  |     array    |
|input_12_V_ce0       | out |    1|  ap_memory |  input_12_V  |     array    |
|input_12_V_q0        |  in |   14|  ap_memory |  input_12_V  |     array    |
|conv_out_V_address0  | out |   11|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0       | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0        | out |   14|  ap_memory |  conv_out_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

