[*]
[*] GTKWave Analyzer v3.4.0 (w)1999-2022 BSI
[*] Fri May 24 06:45:41 2024
[*]
[dumpfile] "/home/toivo/code/tinytapeout/tt07-basilisc-2816-cpu/test/tb_decoder.vcd"
[dumpfile_mtime] "Fri May 24 06:39:18 2024"
[dumpfile_size] 14549496
[savefile] "/home/toivo/code/tinytapeout/tt07-basilisc-2816-cpu/test/tb_decoder.gtkw"
[timestart] 590430000
[size] 2988 1720
[pos] -1 -1
*-23.000000 205950000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_decoder.
[treeopen] tb_decoder.dec.
[treeopen] tb_decoder.dec.sched.
[sst_width] 297
[signals_width] 246
[sst_expanded] 1
[sst_vpaned_height] 554
@28
tb_decoder.reset
tb_decoder.clk
@200
-
-
@22
tb_decoder.imm_data[15:0]
@28
tb_decoder.imm_data_in[1:0]
tb_decoder.next_imm_data
tb_decoder.dec.load_imm16
tb_decoder.dec.imm16_loaded
@200
-
@22
tb_decoder.inst[15:0]
@200
-
@22
tb_decoder.r0[7:0]
tb_decoder.r1[7:0]
tb_decoder.r2[7:0]
tb_decoder.r3[7:0]
tb_decoder.r4[7:0]
tb_decoder.r5[7:0]
tb_decoder.r6[7:0]
tb_decoder.r7[7:0]
@200
-
@28
tb_decoder.dec.sched.alu.op_done
tb_decoder.dec.sched.inst_valid
tb_decoder.dec.sched.inst_done
@200
-
@28
tb_decoder.dec.sched.tx_reply_wanted
tb_decoder.mem_if.tx_command_started
tb_decoder.mem_if.tx_data_next
@200
-
@28
tb_decoder.mem_if.rx_started
@29
tb_decoder.mem_if.rx_data_valid
@200
-
@28
tb_decoder.dec.sched.do_swap
tb_decoder.dec.sched.alu.regfile_en
tb_decoder.dec.sched.alu.advance
tb_decoder.dec.sched.regfile_wait
tb_decoder.dec.sched.alu_wait
tb_decoder.dec.sched.both_wait
tb_decoder.dec.sched.command_wait
tb_decoder.dec.sched.tx_data_wait
tb_decoder.dec.sched.wait_for_mem
@200
-
@28
tb_decoder.dec.sched.alu.reg1[2:0]
tb_decoder.dec.sched.alu.reg2[2:0]
@200
-
-Decoder
@28
tb_decoder.dec.mdz[2:0]
@200
-
@28
tb_decoder.dec.arg2_reg[2:0]
@200
-
@28
tb_decoder.dec.addr_op
tb_decoder.dec.addr_reg1[2:0]
tb_decoder.dec.addr_reg2[2:0]
tb_decoder.dec.addr_wide2
@200
-
@28
tb_decoder.dec.src_sext2
@200
-
@28
tb_decoder.dec.op[2:0]
tb_decoder.dec.aaa[2:0]
@200
-
@28
tb_decoder.dec.alt_op_available
tb_decoder.dec.arg2_pure_reg
tb_decoder.dec.use_alt_op
tb_decoder.dec.invert_src2
@200
-
@28
tb_decoder.dec.cls[2:0]
@200
-Scheduler
@28
tb_decoder.dec.sched.need_addr
@200
-
@28
tb_decoder.dec.sched.addr_stage
tb_decoder.dec.sched.data_stage
tb_decoder.dec.sched.ror1_stage
tb_decoder.dec.sched.rotate_stage
tb_decoder.dec.sched.do_ror1
@200
-
@28
tb_decoder.dec.sched.send_command
tb_decoder.dec.sched.send_read
tb_decoder.dec.sched.send_write
tb_decoder.dec.sched.tx_data_next
@200
-
@28
tb_decoder.dec.sched.wait_for_mem
tb_decoder.dec.sched.rx_data_valid
@200
-
@28
tb_decoder.dec.sched.active
@200
-
@28
tb_decoder.dec.sched.external_arg2
@200
-
@28
tb_decoder.dec.sched.execute
tb_decoder.dec.sched.skip_stage
tb_decoder.dec.sched.inst_valid
tb_decoder.dec.sched.skip
tb_decoder.dec.sched.no_op
tb_decoder.dec.sched.rotate_stage
@200
-
-ALU
@28
tb_decoder.dec.sched.alu.operation[2:0]
tb_decoder.dec.sched.alu.arg2_0[1:0]
tb_decoder.dec.sched.alu.arg2[1:0]
tb_decoder.dec.sched.alu.arg2_s[1:0]
tb_decoder.dec.sched.alu.result[1:0]
tb_decoder.dec.sched.alu.scan_in[1:0]
tb_decoder.dec.sched.alu.arg2_6bit
@200
-
@28
tb_decoder.dec.sched.alu.invert_src2
tb_decoder.dec.sched.alu.invert_arg2
@200
-
@28
tb_decoder.dec.sched.alu.flag_c
tb_decoder.dec.sched.alu.flag_v
tb_decoder.dec.sched.alu.flag_s
tb_decoder.dec.sched.alu.flag_z
@200
-
@28
tb_decoder.dec.sched.alu.arg1[1:0]
tb_decoder.dec.sched.alu.arg1_s[1:0]
tb_decoder.dec.sched.alu.arg2[1:0]
tb_decoder.dec.sched.alu.arg2_s[1:0]
tb_decoder.dec.sched.alu.arg2_si[1:0]
[pattern_trace] 1
[pattern_trace] 0
