<stg><name>patch_embed_accumulate_compute<16u, 128u, 8u></name>


<trans_list>

<trans id="2792" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2818" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2793" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2794" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2795" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2796" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2797" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2798" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2799" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2800" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2801" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2802" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2803" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2804" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2805" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2806" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2807" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2808" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2809" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2810" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2811" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2812" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2813" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2814" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2815" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %dim = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %dim_block = alloca i32 1

]]></Node>
<StgValue><ssdm name="dim_block"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %patch_x_base = alloca i32 1

]]></Node>
<StgValue><ssdm name="patch_x_base"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
entry:3 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
entry:4 %y_offset = alloca i32 1

]]></Node>
<StgValue><ssdm name="y_offset"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="32">
<![CDATA[
entry:5 %indvar_flatten26 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="2" op_0_bw="32">
<![CDATA[
entry:6 %channel = alloca i32 1

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="32">
<![CDATA[
entry:7 %indvar_flatten68 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten68"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="32">
<![CDATA[
entry:8 %image_block_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="image_block_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %image_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:10 %store_ln63 = store i14 0, i14 %indvar_flatten68

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry:11 %store_ln63 = store i2 0, i2 %channel

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:12 %store_ln63 = store i13 0, i13 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:13 %store_ln63 = store i5 0, i5 %y_offset

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:14 %store_ln63 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:16 %store_ln63 = store i5 0, i5 %dim_block

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:17 %store_ln63 = store i8 0, i8 %dim

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
entry:18 %br_ln63 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body12:1 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body12:2 %y_offset_2 = load i5 %y_offset

]]></Node>
<StgValue><ssdm name="y_offset_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.body12:3 %indvar_flatten26_load = load i13 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="indvar_flatten26_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.body12:4 %channel_2 = load i2 %channel

]]></Node>
<StgValue><ssdm name="channel_2"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.body12:5 %indvar_flatten68_load = load i14 %indvar_flatten68

]]></Node>
<StgValue><ssdm name="indvar_flatten68_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="5">
<![CDATA[
for.body12:6 %empty = trunc i5 %y_offset_2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body12:7 %empty_193 = or i2 %empty, i2 %channel_2

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12:8 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %y_offset_2, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.body12:9 %tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp, i2 %empty_193

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body12:10 %empty_194 = icmp_eq  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body12:12 %icmp_ln63 = icmp_eq  i14 %indvar_flatten68_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln63"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.body12:13 %add_ln63_1 = add i14 %indvar_flatten68_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:14 %br_ln63 = br i1 %icmp_ln63, void %for.inc99, void %for.end101

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc99:0 %dim_load = load i8 %dim

]]></Node>
<StgValue><ssdm name="dim_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc99:1 %dim_block_load = load i5 %dim_block

]]></Node>
<StgValue><ssdm name="dim_block_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc99:2 %add_ln63 = add i2 %channel_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc99:5 %icmp_ln65 = icmp_eq  i13 %indvar_flatten26_load, i13 3072

]]></Node>
<StgValue><ssdm name="icmp_ln65"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc99:6 %select_ln63 = select i1 %icmp_ln65, i5 0, i5 %y_offset_2

]]></Node>
<StgValue><ssdm name="select_ln63"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc99:7 %select_ln63_1 = select i1 %icmp_ln65, i2 %add_ln63, i2 %channel_2

]]></Node>
<StgValue><ssdm name="select_ln63_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="2">
<![CDATA[
for.inc99:8 %zext_ln1273_3 = zext i2 %select_ln63_1

]]></Node>
<StgValue><ssdm name="zext_ln1273_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="2">
<![CDATA[
for.inc99:9 %tmp_191_mid = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 0, i2 %add_ln63

]]></Node>
<StgValue><ssdm name="tmp_191_mid"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc99:10 %p_mid152 = icmp_eq  i3 %tmp_191_mid, i3 0

]]></Node>
<StgValue><ssdm name="p_mid152"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc99:11 %select_ln63_2 = select i1 %icmp_ln65, i1 %p_mid152, i1 %empty_194

]]></Node>
<StgValue><ssdm name="select_ln63_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:12 %xor_ln63 = xor i1 %icmp_ln65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln63"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc99:13 %icmp_ln69 = icmp_eq  i5 %dim_block_load, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc99:14 %icmp_ln67 = icmp_eq  i9 %indvar_flatten_load, i9 192

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:15 %and_ln63_1 = and i1 %icmp_ln67, i1 %xor_ln63

]]></Node>
<StgValue><ssdm name="and_ln63_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc99:16 %add_ln65 = add i5 %select_ln63, i5 1

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:18 %or_ln65 = or i1 %and_ln63_1, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc99:20 %select_ln65_1 = select i1 %and_ln63_1, i5 %add_ln65, i5 %select_ln63

]]></Node>
<StgValue><ssdm name="select_ln65_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="5">
<![CDATA[
for.inc99:21 %select_ln65_1_cast = zext i5 %select_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_1_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="2" op_0_bw="5">
<![CDATA[
for.inc99:22 %empty_195 = trunc i5 %add_ln65

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc99:23 %p_mid114 = or i2 %empty_195, i2 %select_ln63_1

]]></Node>
<StgValue><ssdm name="p_mid114"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc99:24 %tmp_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %add_ln65, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc99:25 %tmp_191_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_mid1, i2 %p_mid114

]]></Node>
<StgValue><ssdm name="tmp_191_mid1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc99:26 %p_mid116 = icmp_eq  i4 %tmp_191_mid1, i4 0

]]></Node>
<StgValue><ssdm name="p_mid116"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc99:27 %select_ln65_2 = select i1 %and_ln63_1, i1 %p_mid116, i1 %select_ln63_2

]]></Node>
<StgValue><ssdm name="select_ln65_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:29 %xor_ln65 = xor i1 %icmp_ln67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln65"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:30 %or_ln65_1 = or i1 %icmp_ln65, i1 %xor_ln65

]]></Node>
<StgValue><ssdm name="or_ln65_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:31 %and_ln63 = and i1 %icmp_ln69, i1 %xor_ln63

]]></Node>
<StgValue><ssdm name="and_ln63"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:32 %and_ln65 = and i1 %and_ln63, i1 %or_ln65_1

]]></Node>
<StgValue><ssdm name="and_ln65"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:35 %or_ln67 = or i1 %and_ln65, i1 %and_ln63_1

]]></Node>
<StgValue><ssdm name="or_ln67"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc99:36 %or_ln67_1 = or i1 %or_ln67, i1 %icmp_ln65

]]></Node>
<StgValue><ssdm name="or_ln67_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc99:37 %select_ln67 = select i1 %or_ln67_1, i5 0, i5 %dim_block_load

]]></Node>
<StgValue><ssdm name="select_ln67"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc99:38 %select_ln67_1 = select i1 %or_ln67_1, i8 0, i8 %dim_load

]]></Node>
<StgValue><ssdm name="select_ln67_1"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc99:52 %icmp_ln73 = icmp_eq  i5 %select_ln67, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc99:53 %br_ln73 = br i1 %icmp_ln73, void %if.end, void %xlx_occurrence.if.then.8

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end:1 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %select_ln67_1, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="5">
<![CDATA[
if.end:2 %zext_ln80 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="5">
<![CDATA[
if.end:3 %zext_ln1273_32 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1273_32"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
if.end:4 %tmp_50 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %lshr_ln, i2 0

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end:5 %sub_ln1273 = sub i7 %tmp_50, i7 %zext_ln1273_32

]]></Node>
<StgValue><ssdm name="sub_ln1273"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end:6 %add_ln1273 = add i7 %sub_ln1273, i7 %zext_ln1273_3

]]></Node>
<StgValue><ssdm name="add_ln1273"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
if.end:7 %tmp_51 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %add_ln1273, i4 0

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
if.end:8 %add_ln1273_1 = add i11 %tmp_51, i11 %select_ln65_1_cast

]]></Node>
<StgValue><ssdm name="add_ln1273_1"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="11">
<![CDATA[
if.end:9 %zext_ln1273_33 = zext i11 %add_ln1273_1

]]></Node>
<StgValue><ssdm name="zext_ln1273_33"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="2048" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end:10 %patch_embed_weights_addr = getelementptr i2048 %patch_embed_weights, i64 0, i64 %zext_ln1273_33

]]></Node>
<StgValue><ssdm name="patch_embed_weights_addr"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end:11 %br_ln80 = br i1 %select_ln65_2, void %for.body55, void %for.body20

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body20:0 %patch_embed_bias_addr = getelementptr i128 %patch_embed_bias, i64 0, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="patch_embed_bias_addr"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="128" op_0_bw="5">
<![CDATA[
for.body20:1 %patch_embed_bias_load = load i5 %patch_embed_bias_addr

]]></Node>
<StgValue><ssdm name="patch_embed_bias_load"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2048" op_0_bw="11">
<![CDATA[
for.body55:1 %patch_embed_weights_load = load i11 %patch_embed_weights_addr

]]></Node>
<StgValue><ssdm name="patch_embed_weights_load"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:836 %add_ln69 = add i8 %select_ln67_1, i8 8

]]></Node>
<StgValue><ssdm name="add_ln69"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.end.i.i.i_ifconv:837 %add_ln69_1 = add i5 %select_ln67, i5 1

]]></Node>
<StgValue><ssdm name="add_ln69_1"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end.i.i.i_ifconv:838 %add_ln67_1 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
if.end.i.i.i_ifconv:839 %select_ln67_4 = select i1 %or_ln65, i9 1, i9 %add_ln67_1

]]></Node>
<StgValue><ssdm name="select_ln67_4"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.end.i.i.i_ifconv:840 %add_ln65_1 = add i13 %indvar_flatten26_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln65_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
if.end.i.i.i_ifconv:841 %select_ln65_4 = select i1 %icmp_ln65, i13 1, i13 %add_ln65_1

]]></Node>
<StgValue><ssdm name="select_ln65_4"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:842 %store_ln69 = store i14 %add_ln63_1, i14 %indvar_flatten68

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:843 %store_ln69 = store i2 %select_ln63_1, i2 %channel

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:844 %store_ln69 = store i13 %select_ln65_4, i13 %indvar_flatten26

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:845 %store_ln69 = store i5 %select_ln65_1, i5 %y_offset

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:846 %store_ln69 = store i9 %select_ln67_4, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:848 %store_ln69 = store i5 %add_ln69_1, i5 %dim_block

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:849 %store_ln69 = store i8 %add_ln69, i8 %dim

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:15 %store_ln63 = store i5 0, i5 %patch_x_base

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.body12:0 %patch_x_base_2 = load i5 %patch_x_base

]]></Node>
<StgValue><ssdm name="patch_x_base_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln65" val="0"/>
<literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12:11 %tmp_49 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %patch_x_base_2, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc99:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln63_for_each_channel_ln67_for_block_patch_x_ln69_for_block_dim_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc99:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc99:17 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln65_for_offset_y_ln67_for_block_patch_x_ln69_for_block_dim_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc99:19 %select_ln65 = select i1 %or_ln65, i5 0, i5 %patch_x_base_2

]]></Node>
<StgValue><ssdm name="select_ln65"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc99:28 %select_ln65_3 = select i1 %or_ln65, i3 0, i3 %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln65_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc99:33 %add_ln67 = add i5 %select_ln65, i5 2

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc99:34 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln67_for_block_patch_x_ln69_for_block_dim_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="and_ln65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc99:39 %p_mid1 = partselect i3 @_ssdm_op_PartSelect.i3.i5.i32.i32, i5 %add_ln67, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc99:40 %select_ln67_2 = select i1 %and_ln65, i3 %p_mid1, i3 %select_ln65_3

]]></Node>
<StgValue><ssdm name="select_ln67_2"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc99:41 %p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %select_ln67_2, i5 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc99:42 %tmp_64 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln67_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="6">
<![CDATA[
for.inc99:43 %zext_ln91 = zext i6 %tmp_64

]]></Node>
<StgValue><ssdm name="zext_ln91"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc99:44 %sub_ln91 = sub i8 %p_shl, i8 %zext_ln91

]]></Node>
<StgValue><ssdm name="sub_ln91"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc99:45 %select_ln67_3 = select i1 %and_ln65, i5 %add_ln67, i5 %select_ln65

]]></Node>
<StgValue><ssdm name="select_ln67_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="5">
<![CDATA[
for.inc99:46 %zext_ln91_1 = zext i5 %select_ln67

]]></Node>
<StgValue><ssdm name="zext_ln91_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc99:47 %add_ln91 = add i8 %sub_ln91, i8 %zext_ln91_1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="8">
<![CDATA[
for.inc99:48 %zext_ln91_2 = zext i8 %add_ln91

]]></Node>
<StgValue><ssdm name="zext_ln91_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc99:49 %patches_addr = getelementptr i512 %patches, i64 0, i64 %zext_ln91_2

]]></Node>
<StgValue><ssdm name="patches_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc99:50 %specpipeline_ln71 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln71"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc99:51 %specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_occurrence.if.then.8:0 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
xlx_occurrence.if.then.8:1 %image_stream_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %image_stream

]]></Node>
<StgValue><ssdm name="image_stream_read"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0">
<![CDATA[
xlx_occurrence.if.then.8:2 %specoccurrence_ln78 = specoccurrence void @_ssdm_op_SpecOccurrence, i64 24, void @empty_24

]]></Node>
<StgValue><ssdm name="specoccurrence_ln78"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
xlx_occurrence.if.then.8:3 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
xlx_occurrence.if.then.8:4 %store_ln78 = store i256 %image_stream_read, i256 %image_block_3

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
xlx_occurrence.if.then.8:5 %br_ln78 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="128" op_0_bw="5">
<![CDATA[
for.body20:1 %patch_embed_bias_load = load i5 %patch_embed_bias_addr

]]></Node>
<StgValue><ssdm name="patch_embed_bias_load"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="128">
<![CDATA[
for.body20:2 %trunc_ln838 = trunc i128 %patch_embed_bias_load

]]></Node>
<StgValue><ssdm name="trunc_ln838"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:3 %shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %trunc_ln838, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="27">
<![CDATA[
for.body20:4 %sext_ln837 = sext i27 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln837"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body20:5 %tmp_52 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:6 %shl_ln838_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_52, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln838_1"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="27">
<![CDATA[
for.body20:7 %sext_ln837_1 = sext i27 %shl_ln838_1

]]></Node>
<StgValue><ssdm name="sext_ln837_1"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body20:8 %tmp_53 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:9 %shl_ln838_2 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_53, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln838_2"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="27">
<![CDATA[
for.body20:10 %sext_ln837_2 = sext i27 %shl_ln838_2

]]></Node>
<StgValue><ssdm name="sext_ln837_2"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body20:11 %tmp_54 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:12 %shl_ln838_3 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_54, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln838_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="27">
<![CDATA[
for.body20:13 %sext_ln837_3 = sext i27 %shl_ln838_3

]]></Node>
<StgValue><ssdm name="sext_ln837_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body20:14 %tmp_55 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:15 %shl_ln838_4 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_55, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln838_4"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="27">
<![CDATA[
for.body20:16 %sext_ln837_4 = sext i27 %shl_ln838_4

]]></Node>
<StgValue><ssdm name="sext_ln837_4"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body20:17 %tmp_56 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:18 %shl_ln838_5 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_56, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln838_5"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="27">
<![CDATA[
for.body20:19 %sext_ln837_5 = sext i27 %shl_ln838_5

]]></Node>
<StgValue><ssdm name="sext_ln837_5"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body20:20 %tmp_57 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:21 %shl_ln838_6 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_57, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln838_6"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="27">
<![CDATA[
for.body20:22 %sext_ln837_6 = sext i27 %shl_ln838_6

]]></Node>
<StgValue><ssdm name="sext_ln837_6"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="16" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body20:23 %tmp_58 = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %patch_embed_bias_load, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="27" op_0_bw="27" op_1_bw="16" op_2_bw="11">
<![CDATA[
for.body20:24 %shl_ln838_7 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i16.i11, i16 %tmp_58, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln838_7"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="27">
<![CDATA[
for.body20:25 %sext_ln90 = sext i27 %shl_ln838_7

]]></Node>
<StgValue><ssdm name="sext_ln90"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="507" op_0_bw="507" op_1_bw="16" op_2_bw="11" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
for.body20:26 %tmp_38 = bitconcatenate i507 @_ssdm_op_BitConcatenate.i507.i16.i11.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i16 %tmp_58, i11 0, i32 %sext_ln837_6, i32 %sext_ln837_5, i32 %sext_ln837_4, i32 %sext_ln837_3, i32 %sext_ln837_2, i32 %sext_ln837_1, i32 %sext_ln837, i32 %sext_ln90, i32 %sext_ln837_6, i32 %sext_ln837_5, i32 %sext_ln837_4, i32 %sext_ln837_3, i32 %sext_ln837_2, i32 %sext_ln837_1, i32 %sext_ln837

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="512" op_0_bw="507">
<![CDATA[
for.body20:27 %sext_ln91 = sext i507 %tmp_38

]]></Node>
<StgValue><ssdm name="sext_ln91"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="512" op_1_bw="8">
<![CDATA[
for.body20:28 %store_ln91 = store i512 %sext_ln91, i8 %patches_addr

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
<literal name="select_ln65_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
for.body20:29 %br_ln93 = br void %for.body55

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="2048" op_0_bw="11">
<![CDATA[
for.body55:1 %patch_embed_weights_load = load i11 %patch_embed_weights_addr

]]></Node>
<StgValue><ssdm name="patch_embed_weights_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="2048">
<![CDATA[
for.body55:2 %trunc_ln1273 = trunc i2048 %patch_embed_weights_load

]]></Node>
<StgValue><ssdm name="trunc_ln1273"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:9 %tmp_60 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:19 %tmp_61 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:29 %tmp_63 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:38 %tmp_69 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:47 %tmp_72 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:56 %tmp_75 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:65 %tmp_78 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:74 %tmp_81 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 128, i32 143

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:83 %tmp_84 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 144, i32 159

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:92 %tmp_87 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:101 %tmp_90 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 176, i32 191

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:110 %tmp_93 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 192, i32 207

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:119 %tmp_96 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 208, i32 223

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:128 %tmp_99 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 224, i32 239

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:137 %tmp_102 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 240, i32 255

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:145 %tmp_104 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 256, i32 271

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:150 %tmp_106 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 272, i32 287

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:157 %tmp_107 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 288, i32 303

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:167 %tmp_110 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 304, i32 319

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:174 %tmp_112 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 320, i32 335

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:181 %tmp_114 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 336, i32 351

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:188 %tmp_116 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 352, i32 367

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:195 %tmp_118 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 368, i32 383

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:202 %tmp_120 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 384, i32 399

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:209 %tmp_122 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 400, i32 415

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:216 %tmp_124 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 416, i32 431

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:223 %tmp_126 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 432, i32 447

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:230 %tmp_128 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 448, i32 463

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:237 %tmp_130 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 464, i32 479

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:244 %tmp_132 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 480, i32 495

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:251 %tmp_134 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 496, i32 511

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:257 %tmp_135 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 512, i32 527

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:262 %tmp_137 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 528, i32 543

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:269 %tmp_138 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 544, i32 559

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:279 %tmp_141 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 560, i32 575

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:286 %tmp_143 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 576, i32 591

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:293 %tmp_145 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 592, i32 607

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:300 %tmp_147 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 608, i32 623

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:307 %tmp_149 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 624, i32 639

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:314 %tmp_151 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 640, i32 655

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:321 %tmp_153 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 656, i32 671

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:328 %tmp_155 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 672, i32 687

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:335 %tmp_157 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 688, i32 703

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:342 %tmp_159 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 704, i32 719

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:349 %tmp_161 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 720, i32 735

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:356 %tmp_163 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 736, i32 751

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:363 %tmp_165 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 752, i32 767

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:369 %tmp_166 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 768, i32 783

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:374 %tmp_168 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 784, i32 799

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:381 %tmp_170 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 800, i32 815

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:391 %tmp_173 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 816, i32 831

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:398 %tmp_175 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 832, i32 847

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:405 %tmp_177 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 848, i32 863

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:412 %tmp_179 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 864, i32 879

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:419 %tmp_181 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 880, i32 895

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:426 %tmp_183 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 896, i32 911

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:433 %tmp_185 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 912, i32 927

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:440 %tmp_187 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 928, i32 943

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:447 %tmp_189 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 944, i32 959

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:454 %tmp_191 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 960, i32 975

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:461 %tmp_193 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 976, i32 991

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:468 %tmp_195 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 992, i32 1007

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:475 %tmp_197 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1008, i32 1023

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:481 %tmp_198 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1024, i32 1039

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:486 %tmp_200 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1040, i32 1055

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:493 %tmp_201 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1056, i32 1071

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:503 %tmp_204 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1072, i32 1087

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:510 %tmp_206 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1088, i32 1103

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:517 %tmp_208 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1104, i32 1119

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:524 %tmp_210 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1120, i32 1135

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:531 %tmp_212 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1136, i32 1151

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:538 %tmp_214 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1152, i32 1167

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:545 %tmp_216 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1168, i32 1183

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:552 %tmp_218 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1184, i32 1199

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:559 %tmp_220 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1200, i32 1215

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:566 %tmp_222 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1216, i32 1231

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:573 %tmp_224 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1232, i32 1247

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:580 %tmp_226 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1248, i32 1263

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:587 %tmp_228 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1264, i32 1279

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:593 %tmp_229 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1280, i32 1295

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:598 %tmp_231 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1296, i32 1311

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:605 %tmp_232 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1312, i32 1327

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:615 %tmp_235 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1328, i32 1343

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:622 %tmp_237 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1344, i32 1359

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:629 %tmp_239 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1360, i32 1375

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:636 %tmp_241 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1376, i32 1391

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:643 %tmp_243 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1392, i32 1407

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:650 %tmp_245 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1408, i32 1423

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:657 %tmp_247 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1424, i32 1439

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:664 %tmp_249 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1440, i32 1455

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:671 %tmp_251 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1456, i32 1471

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:678 %tmp_253 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1472, i32 1487

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:685 %tmp_255 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1488, i32 1503

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:692 %tmp_257 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1504, i32 1519

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:699 %tmp_259 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1520, i32 1535

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:705 %tmp_260 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1536, i32 1551

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:710 %tmp_262 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1552, i32 1567

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:717 %tmp_263 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1568, i32 1583

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:727 %tmp_266 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1584, i32 1599

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:734 %tmp_268 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1600, i32 1615

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:741 %tmp_270 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1616, i32 1631

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:748 %tmp_272 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1632, i32 1647

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:755 %tmp_274 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1648, i32 1663

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:762 %tmp_276 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1664, i32 1679

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:769 %tmp_278 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1680, i32 1695

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:776 %tmp_280 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1696, i32 1711

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:783 %tmp_282 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1712, i32 1727

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:790 %tmp_284 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1728, i32 1743

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:797 %tmp_286 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1744, i32 1759

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:804 %tmp_288 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1760, i32 1775

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:811 %tmp_290 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1776, i32 1791

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:817 %tmp_291 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1792, i32 1807

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:822 %tmp_293 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1808, i32 1823

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:829 %tmp_294 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1824, i32 1839

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:839 %tmp_297 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1840, i32 1855

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:846 %tmp_299 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1856, i32 1871

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:853 %tmp_301 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1872, i32 1887

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:860 %tmp_303 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1888, i32 1903

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:867 %tmp_305 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1904, i32 1919

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:874 %tmp_307 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1920, i32 1935

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:881 %tmp_309 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1936, i32 1951

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:888 %tmp_311 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1952, i32 1967

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:895 %tmp_313 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1968, i32 1983

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:902 %tmp_315 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 1984, i32 1999

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:909 %tmp_317 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 2000, i32 2015

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:916 %tmp_319 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 2016, i32 2031

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="16" op_1_bw="2048" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:923 %tmp_321 = partselect i16 @_ssdm_op_PartSelect.i16.i2048.i32.i32, i2048 %patch_embed_weights_load, i32 2032, i32 2047

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:847 %store_ln69 = store i5 %select_ln67_3, i5 %patch_x_base

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
if.end:0 %image_block_3_load = load i256 %image_block_3

]]></Node>
<StgValue><ssdm name="image_block_3_load"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="256">
<![CDATA[
for.body55:0 %trunc_ln1271 = trunc i256 %image_block_3_load

]]></Node>
<StgValue><ssdm name="trunc_ln1271"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="8">
<![CDATA[
for.body55:3 %zext_ln1273 = zext i8 %trunc_ln1271

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="16">
<![CDATA[
for.body55:4 %sext_ln1273 = sext i16 %trunc_ln1273

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:5 %r_V = mul i24 %sext_ln1273, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="24" op_0_bw="16">
<![CDATA[
for.body55:146 %sext_ln1273_16 = sext i16 %tmp_104

]]></Node>
<StgValue><ssdm name="sext_ln1273_16"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:147 %r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="16">
<![CDATA[
for.body55:258 %sext_ln1273_32 = sext i16 %tmp_135

]]></Node>
<StgValue><ssdm name="sext_ln1273_32"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:259 %r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="16">
<![CDATA[
for.body55:370 %sext_ln1273_48 = sext i16 %tmp_166

]]></Node>
<StgValue><ssdm name="sext_ln1273_48"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:371 %r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="24" op_0_bw="16">
<![CDATA[
for.body55:482 %sext_ln1273_64 = sext i16 %tmp_198

]]></Node>
<StgValue><ssdm name="sext_ln1273_64"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:483 %r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="24" op_0_bw="16">
<![CDATA[
for.body55:594 %sext_ln1273_80 = sext i16 %tmp_229

]]></Node>
<StgValue><ssdm name="sext_ln1273_80"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:595 %r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="24" op_0_bw="16">
<![CDATA[
for.body55:706 %sext_ln1273_96 = sext i16 %tmp_260

]]></Node>
<StgValue><ssdm name="sext_ln1273_96"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:707 %r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="24" op_0_bw="16">
<![CDATA[
for.body55:818 %sext_ln1273_112 = sext i16 %tmp_291

]]></Node>
<StgValue><ssdm name="sext_ln1273_112"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:819 %r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:78 %tmp_327 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 128, i32 135

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:79 %zext_ln1273_17 = zext i8 %tmp_327

]]></Node>
<StgValue><ssdm name="zext_ln1273_17"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:80 %r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:190 %r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:270 %r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:350 %r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:430 %r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:510 %r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:590 %r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:670 %r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="338" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:5 %r_V = mul i24 %sext_ln1273, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:8 %lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="8">
<![CDATA[
for.body55:10 %zext_ln1273_1 = zext i8 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="16">
<![CDATA[
for.body55:11 %sext_ln1273_1 = sext i16 %tmp_60

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:12 %r_V_256 = mul i24 %sext_ln1273_1, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:147 %r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="24" op_0_bw="16">
<![CDATA[
for.body55:151 %sext_ln1273_17 = sext i16 %tmp_106

]]></Node>
<StgValue><ssdm name="sext_ln1273_17"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:152 %r_V_271 = mul i24 %sext_ln1273_17, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_271"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:259 %r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="24" op_0_bw="16">
<![CDATA[
for.body55:263 %sext_ln1273_33 = sext i16 %tmp_137

]]></Node>
<StgValue><ssdm name="sext_ln1273_33"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:264 %r_V_286 = mul i24 %sext_ln1273_33, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:371 %r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="16">
<![CDATA[
for.body55:375 %sext_ln1273_49 = sext i16 %tmp_168

]]></Node>
<StgValue><ssdm name="sext_ln1273_49"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:376 %r_V_301 = mul i24 %sext_ln1273_49, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_301"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:483 %r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="24" op_0_bw="16">
<![CDATA[
for.body55:487 %sext_ln1273_65 = sext i16 %tmp_200

]]></Node>
<StgValue><ssdm name="sext_ln1273_65"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:488 %r_V_316 = mul i24 %sext_ln1273_65, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_316"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:595 %r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="24" op_0_bw="16">
<![CDATA[
for.body55:599 %sext_ln1273_81 = sext i16 %tmp_231

]]></Node>
<StgValue><ssdm name="sext_ln1273_81"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:600 %r_V_331 = mul i24 %sext_ln1273_81, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_331"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:707 %r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="24" op_0_bw="16">
<![CDATA[
for.body55:711 %sext_ln1273_97 = sext i16 %tmp_262

]]></Node>
<StgValue><ssdm name="sext_ln1273_97"/></StgValue>
</operation>

<operation id="360" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:712 %r_V_346 = mul i24 %sext_ln1273_97, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_346"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:819 %r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="24" op_0_bw="16">
<![CDATA[
for.body55:823 %sext_ln1273_113 = sext i16 %tmp_293

]]></Node>
<StgValue><ssdm name="sext_ln1273_113"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:824 %r_V_361 = mul i24 %sext_ln1273_113, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_361"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:80 %r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:83 %tmp_329 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 136, i32 143

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:84 %zext_ln1273_18 = zext i8 %tmp_329

]]></Node>
<StgValue><ssdm name="zext_ln1273_18"/></StgValue>
</operation>

<operation id="367" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:85 %r_V_376 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_376"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:190 %r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:193 %r_V_391 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_391"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:270 %r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:273 %r_V_406 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_406"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:350 %r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="373" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:353 %r_V_421 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_421"/></StgValue>
</operation>

<operation id="374" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:430 %r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="375" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:433 %r_V_436 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_65

]]></Node>
<StgValue><ssdm name="r_V_436"/></StgValue>
</operation>

<operation id="376" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:510 %r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="377" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:513 %r_V_451 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_81

]]></Node>
<StgValue><ssdm name="r_V_451"/></StgValue>
</operation>

<operation id="378" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:590 %r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="379" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:593 %r_V_466 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_97

]]></Node>
<StgValue><ssdm name="r_V_466"/></StgValue>
</operation>

<operation id="380" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:670 %r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="381" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:673 %r_V_481 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_113

]]></Node>
<StgValue><ssdm name="r_V_481"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="382" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:5 %r_V = mul i24 %sext_ln1273, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:12 %r_V_256 = mul i24 %sext_ln1273_1, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:17 %lshr_ln1271_1 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="lshr_ln1271_1"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="8">
<![CDATA[
for.body55:18 %zext_ln1271 = zext i8 %lshr_ln1271_1

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="16">
<![CDATA[
for.body55:20 %sext_ln1273_2 = sext i16 %tmp_61

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:21 %r_V_257 = mul i24 %zext_ln1271, i24 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_257"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:30 %tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:39 %tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:48 %tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:57 %tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:66 %tmp_79 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:75 %tmp_82 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:84 %tmp_85 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 72, i32 79

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:93 %tmp_88 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 80, i32 87

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:102 %tmp_91 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 88, i32 95

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:111 %tmp_94 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:120 %tmp_97 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:129 %tmp_100 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:138 %tmp_103 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="401" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:147 %r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="402" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:152 %r_V_271 = mul i24 %sext_ln1273_17, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_271"/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="16">
<![CDATA[
for.body55:158 %sext_ln1273_18 = sext i16 %tmp_107

]]></Node>
<StgValue><ssdm name="sext_ln1273_18"/></StgValue>
</operation>

<operation id="404" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:159 %r_V_272 = mul i24 %zext_ln1271, i24 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="405" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:259 %r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="406" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:264 %r_V_286 = mul i24 %sext_ln1273_33, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="16">
<![CDATA[
for.body55:270 %sext_ln1273_34 = sext i16 %tmp_138

]]></Node>
<StgValue><ssdm name="sext_ln1273_34"/></StgValue>
</operation>

<operation id="408" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:271 %r_V_287 = mul i24 %zext_ln1271, i24 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_287"/></StgValue>
</operation>

<operation id="409" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:371 %r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="410" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:376 %r_V_301 = mul i24 %sext_ln1273_49, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_301"/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="24" op_0_bw="16">
<![CDATA[
for.body55:382 %sext_ln1273_50 = sext i16 %tmp_170

]]></Node>
<StgValue><ssdm name="sext_ln1273_50"/></StgValue>
</operation>

<operation id="412" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:383 %r_V_302 = mul i24 %zext_ln1271, i24 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_302"/></StgValue>
</operation>

<operation id="413" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:483 %r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="414" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:488 %r_V_316 = mul i24 %sext_ln1273_65, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_316"/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="24" op_0_bw="16">
<![CDATA[
for.body55:494 %sext_ln1273_66 = sext i16 %tmp_201

]]></Node>
<StgValue><ssdm name="sext_ln1273_66"/></StgValue>
</operation>

<operation id="416" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:495 %r_V_317 = mul i24 %zext_ln1271, i24 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_317"/></StgValue>
</operation>

<operation id="417" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:595 %r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="418" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:600 %r_V_331 = mul i24 %sext_ln1273_81, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_331"/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="24" op_0_bw="16">
<![CDATA[
for.body55:606 %sext_ln1273_82 = sext i16 %tmp_232

]]></Node>
<StgValue><ssdm name="sext_ln1273_82"/></StgValue>
</operation>

<operation id="420" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:607 %r_V_332 = mul i24 %zext_ln1271, i24 %sext_ln1273_82

]]></Node>
<StgValue><ssdm name="r_V_332"/></StgValue>
</operation>

<operation id="421" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:707 %r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="422" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:712 %r_V_346 = mul i24 %sext_ln1273_97, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_346"/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="24" op_0_bw="16">
<![CDATA[
for.body55:718 %sext_ln1273_98 = sext i16 %tmp_263

]]></Node>
<StgValue><ssdm name="sext_ln1273_98"/></StgValue>
</operation>

<operation id="424" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:719 %r_V_347 = mul i24 %zext_ln1271, i24 %sext_ln1273_98

]]></Node>
<StgValue><ssdm name="r_V_347"/></StgValue>
</operation>

<operation id="425" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:819 %r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="426" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:824 %r_V_361 = mul i24 %sext_ln1273_113, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_361"/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="24" op_0_bw="16">
<![CDATA[
for.body55:830 %sext_ln1273_114 = sext i16 %tmp_294

]]></Node>
<StgValue><ssdm name="sext_ln1273_114"/></StgValue>
</operation>

<operation id="428" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:831 %r_V_362 = mul i24 %zext_ln1271, i24 %sext_ln1273_114

]]></Node>
<StgValue><ssdm name="r_V_362"/></StgValue>
</operation>

<operation id="429" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:80 %r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="430" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:85 %r_V_376 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_376"/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:90 %tmp_330 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 144, i32 151

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:91 %zext_ln1273_19 = zext i8 %tmp_330

]]></Node>
<StgValue><ssdm name="zext_ln1273_19"/></StgValue>
</operation>

<operation id="433" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:92 %r_V_377 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_377"/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:100 %tmp_333 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 152, i32 159

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:107 %tmp_335 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 160, i32 167

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:114 %tmp_337 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 168, i32 175

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:121 %tmp_339 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 176, i32 183

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:128 %tmp_341 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 184, i32 191

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:135 %tmp_343 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 192, i32 199

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:142 %tmp_345 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 200, i32 207

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:149 %tmp_347 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 208, i32 215

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:156 %tmp_349 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 216, i32 223

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:163 %tmp_351 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 224, i32 231

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:170 %tmp_353 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 232, i32 239

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:177 %tmp_355 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 240, i32 247

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:184 %trunc_ln1273_s = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %image_block_3_load, i32 248, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln1273_s"/></StgValue>
</operation>

<operation id="447" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:190 %r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="448" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:193 %r_V_391 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_391"/></StgValue>
</operation>

<operation id="449" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:198 %r_V_392 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_392"/></StgValue>
</operation>

<operation id="450" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:270 %r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="451" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:273 %r_V_406 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_406"/></StgValue>
</operation>

<operation id="452" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:278 %r_V_407 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_407"/></StgValue>
</operation>

<operation id="453" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:350 %r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="454" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:353 %r_V_421 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_421"/></StgValue>
</operation>

<operation id="455" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:358 %r_V_422 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_422"/></StgValue>
</operation>

<operation id="456" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:430 %r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="457" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:433 %r_V_436 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_65

]]></Node>
<StgValue><ssdm name="r_V_436"/></StgValue>
</operation>

<operation id="458" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:438 %r_V_437 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_437"/></StgValue>
</operation>

<operation id="459" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:510 %r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="460" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:513 %r_V_451 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_81

]]></Node>
<StgValue><ssdm name="r_V_451"/></StgValue>
</operation>

<operation id="461" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:518 %r_V_452 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_82

]]></Node>
<StgValue><ssdm name="r_V_452"/></StgValue>
</operation>

<operation id="462" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:590 %r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="463" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:593 %r_V_466 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_97

]]></Node>
<StgValue><ssdm name="r_V_466"/></StgValue>
</operation>

<operation id="464" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:598 %r_V_467 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_98

]]></Node>
<StgValue><ssdm name="r_V_467"/></StgValue>
</operation>

<operation id="465" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:670 %r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="466" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:673 %r_V_481 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_113

]]></Node>
<StgValue><ssdm name="r_V_481"/></StgValue>
</operation>

<operation id="467" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:678 %r_V_482 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_114

]]></Node>
<StgValue><ssdm name="r_V_482"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="468" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:5 %r_V = mul i24 %sext_ln1273, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:6 %tmp_59 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:7 %lhs = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_59, i2 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:12 %r_V_256 = mul i24 %sext_ln1273_1, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_256"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="25" op_0_bw="24">
<![CDATA[
for.body55:13 %sext_ln1347 = sext i24 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="25" op_0_bw="24">
<![CDATA[
for.body55:14 %sext_ln1347_1 = sext i24 %r_V_256

]]></Node>
<StgValue><ssdm name="sext_ln1347_1"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:15 %ret_V = add i25 %sext_ln1347, i25 %sext_ln1347_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:21 %r_V_257 = mul i24 %zext_ln1271, i24 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_257"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="8">
<![CDATA[
for.body55:31 %zext_ln1273_4 = zext i8 %tmp_67

]]></Node>
<StgValue><ssdm name="zext_ln1273_4"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="16">
<![CDATA[
for.body55:32 %sext_ln1273_3 = sext i16 %tmp_63

]]></Node>
<StgValue><ssdm name="sext_ln1273_3"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:33 %r_V_258 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:147 %r_V_16 = mul i24 %sext_ln1273_16, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:148 %tmp_105 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_16, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:149 %lhs_16 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_105, i2 0

]]></Node>
<StgValue><ssdm name="lhs_16"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:152 %r_V_271 = mul i24 %sext_ln1273_17, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_271"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="25" op_0_bw="24">
<![CDATA[
for.body55:153 %sext_ln1347_16 = sext i24 %lhs_16

]]></Node>
<StgValue><ssdm name="sext_ln1347_16"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="25" op_0_bw="24">
<![CDATA[
for.body55:154 %sext_ln1347_17 = sext i24 %r_V_271

]]></Node>
<StgValue><ssdm name="sext_ln1347_17"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:155 %ret_V_15 = add i25 %sext_ln1347_16, i25 %sext_ln1347_17

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:159 %r_V_272 = mul i24 %zext_ln1271, i24 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="16">
<![CDATA[
for.body55:168 %sext_ln1273_19 = sext i16 %tmp_110

]]></Node>
<StgValue><ssdm name="sext_ln1273_19"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:169 %r_V_273 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_273"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:259 %r_V_32 = mul i24 %sext_ln1273_32, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:260 %tmp_136 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_32, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:261 %lhs_32 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_136, i2 0

]]></Node>
<StgValue><ssdm name="lhs_32"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:264 %r_V_286 = mul i24 %sext_ln1273_33, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_286"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="25" op_0_bw="24">
<![CDATA[
for.body55:265 %sext_ln1347_32 = sext i24 %lhs_32

]]></Node>
<StgValue><ssdm name="sext_ln1347_32"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="25" op_0_bw="24">
<![CDATA[
for.body55:266 %sext_ln1347_33 = sext i24 %r_V_286

]]></Node>
<StgValue><ssdm name="sext_ln1347_33"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:267 %ret_V_30 = add i25 %sext_ln1347_32, i25 %sext_ln1347_33

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:271 %r_V_287 = mul i24 %zext_ln1271, i24 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_287"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="16">
<![CDATA[
for.body55:280 %sext_ln1273_35 = sext i16 %tmp_141

]]></Node>
<StgValue><ssdm name="sext_ln1273_35"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:281 %r_V_288 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_288"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:371 %r_V_48 = mul i24 %sext_ln1273_48, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_48"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:372 %tmp_167 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_48, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:373 %lhs_48 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_167, i2 0

]]></Node>
<StgValue><ssdm name="lhs_48"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:376 %r_V_301 = mul i24 %sext_ln1273_49, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_301"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="25" op_0_bw="24">
<![CDATA[
for.body55:377 %sext_ln1347_48 = sext i24 %lhs_48

]]></Node>
<StgValue><ssdm name="sext_ln1347_48"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="25" op_0_bw="24">
<![CDATA[
for.body55:378 %sext_ln1347_49 = sext i24 %r_V_301

]]></Node>
<StgValue><ssdm name="sext_ln1347_49"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:379 %ret_V_45 = add i25 %sext_ln1347_48, i25 %sext_ln1347_49

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:383 %r_V_302 = mul i24 %zext_ln1271, i24 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_302"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="16">
<![CDATA[
for.body55:392 %sext_ln1273_51 = sext i16 %tmp_173

]]></Node>
<StgValue><ssdm name="sext_ln1273_51"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:393 %r_V_303 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_303"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:483 %r_V_64 = mul i24 %sext_ln1273_64, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_64"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:484 %tmp_199 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_64, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:485 %lhs_64 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_199, i2 0

]]></Node>
<StgValue><ssdm name="lhs_64"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:488 %r_V_316 = mul i24 %sext_ln1273_65, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_316"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="25" op_0_bw="24">
<![CDATA[
for.body55:489 %sext_ln1347_64 = sext i24 %lhs_64

]]></Node>
<StgValue><ssdm name="sext_ln1347_64"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="25" op_0_bw="24">
<![CDATA[
for.body55:490 %sext_ln1347_65 = sext i24 %r_V_316

]]></Node>
<StgValue><ssdm name="sext_ln1347_65"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:491 %ret_V_60 = add i25 %sext_ln1347_64, i25 %sext_ln1347_65

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:495 %r_V_317 = mul i24 %zext_ln1271, i24 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_317"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="16">
<![CDATA[
for.body55:504 %sext_ln1273_67 = sext i16 %tmp_204

]]></Node>
<StgValue><ssdm name="sext_ln1273_67"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:505 %r_V_318 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_318"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:595 %r_V_80 = mul i24 %sext_ln1273_80, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_80"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:596 %tmp_230 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_80, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:597 %lhs_80 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_230, i2 0

]]></Node>
<StgValue><ssdm name="lhs_80"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:600 %r_V_331 = mul i24 %sext_ln1273_81, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_331"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="25" op_0_bw="24">
<![CDATA[
for.body55:601 %sext_ln1347_80 = sext i24 %lhs_80

]]></Node>
<StgValue><ssdm name="sext_ln1347_80"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="25" op_0_bw="24">
<![CDATA[
for.body55:602 %sext_ln1347_81 = sext i24 %r_V_331

]]></Node>
<StgValue><ssdm name="sext_ln1347_81"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:603 %ret_V_75 = add i25 %sext_ln1347_80, i25 %sext_ln1347_81

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:607 %r_V_332 = mul i24 %zext_ln1271, i24 %sext_ln1273_82

]]></Node>
<StgValue><ssdm name="r_V_332"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="16">
<![CDATA[
for.body55:616 %sext_ln1273_83 = sext i16 %tmp_235

]]></Node>
<StgValue><ssdm name="sext_ln1273_83"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:617 %r_V_333 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_83

]]></Node>
<StgValue><ssdm name="r_V_333"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:707 %r_V_96 = mul i24 %sext_ln1273_96, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_96"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:708 %tmp_261 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_96, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:709 %lhs_96 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_261, i2 0

]]></Node>
<StgValue><ssdm name="lhs_96"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:712 %r_V_346 = mul i24 %sext_ln1273_97, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_346"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="25" op_0_bw="24">
<![CDATA[
for.body55:713 %sext_ln1347_96 = sext i24 %lhs_96

]]></Node>
<StgValue><ssdm name="sext_ln1347_96"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="25" op_0_bw="24">
<![CDATA[
for.body55:714 %sext_ln1347_97 = sext i24 %r_V_346

]]></Node>
<StgValue><ssdm name="sext_ln1347_97"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:715 %ret_V_90 = add i25 %sext_ln1347_96, i25 %sext_ln1347_97

]]></Node>
<StgValue><ssdm name="ret_V_90"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:719 %r_V_347 = mul i24 %zext_ln1271, i24 %sext_ln1273_98

]]></Node>
<StgValue><ssdm name="r_V_347"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="16">
<![CDATA[
for.body55:728 %sext_ln1273_99 = sext i16 %tmp_266

]]></Node>
<StgValue><ssdm name="sext_ln1273_99"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:729 %r_V_348 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_99

]]></Node>
<StgValue><ssdm name="r_V_348"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:819 %r_V_112 = mul i24 %sext_ln1273_112, i24 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_112"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:820 %tmp_292 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_112, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
for.body55:821 %lhs_112 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_292, i2 0

]]></Node>
<StgValue><ssdm name="lhs_112"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:824 %r_V_361 = mul i24 %sext_ln1273_113, i24 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_361"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="25" op_0_bw="24">
<![CDATA[
for.body55:825 %sext_ln1347_112 = sext i24 %lhs_112

]]></Node>
<StgValue><ssdm name="sext_ln1347_112"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="25" op_0_bw="24">
<![CDATA[
for.body55:826 %sext_ln1347_113 = sext i24 %r_V_361

]]></Node>
<StgValue><ssdm name="sext_ln1347_113"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:827 %ret_V_105 = add i25 %sext_ln1347_112, i25 %sext_ln1347_113

]]></Node>
<StgValue><ssdm name="ret_V_105"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:831 %r_V_362 = mul i24 %zext_ln1271, i24 %sext_ln1273_114

]]></Node>
<StgValue><ssdm name="r_V_362"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="24" op_0_bw="16">
<![CDATA[
for.body55:840 %sext_ln1273_115 = sext i16 %tmp_297

]]></Node>
<StgValue><ssdm name="sext_ln1273_115"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:841 %r_V_363 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_115

]]></Node>
<StgValue><ssdm name="r_V_363"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:80 %r_V_128 = mul i24 %zext_ln1273_17, i24 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_128"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:81 %tmp_328 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_128, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:82 %lhs_136 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_328, i2 0

]]></Node>
<StgValue><ssdm name="lhs_136"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:85 %r_V_376 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_376"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:86 %sext_ln1347_128 = sext i24 %lhs_136

]]></Node>
<StgValue><ssdm name="sext_ln1347_128"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:87 %sext_ln1347_129 = sext i24 %r_V_376

]]></Node>
<StgValue><ssdm name="sext_ln1347_129"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:88 %ret_V_120 = add i25 %sext_ln1347_128, i25 %sext_ln1347_129

]]></Node>
<StgValue><ssdm name="ret_V_120"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:92 %r_V_377 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_377"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:101 %zext_ln1273_20 = zext i8 %tmp_333

]]></Node>
<StgValue><ssdm name="zext_ln1273_20"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:102 %r_V_378 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_378"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:190 %r_V_144 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_16

]]></Node>
<StgValue><ssdm name="r_V_144"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:191 %tmp_357 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_144, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:192 %lhs_152 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_357, i2 0

]]></Node>
<StgValue><ssdm name="lhs_152"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:193 %r_V_391 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_17

]]></Node>
<StgValue><ssdm name="r_V_391"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:194 %sext_ln1347_144 = sext i24 %lhs_152

]]></Node>
<StgValue><ssdm name="sext_ln1347_144"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:195 %sext_ln1347_145 = sext i24 %r_V_391

]]></Node>
<StgValue><ssdm name="sext_ln1347_145"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:196 %ret_V_135 = add i25 %sext_ln1347_144, i25 %sext_ln1347_145

]]></Node>
<StgValue><ssdm name="ret_V_135"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:198 %r_V_392 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_392"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:206 %r_V_393 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_393"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:270 %r_V_160 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_32

]]></Node>
<StgValue><ssdm name="r_V_160"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:271 %tmp_372 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_160, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:272 %lhs_168 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_372, i2 0

]]></Node>
<StgValue><ssdm name="lhs_168"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:273 %r_V_406 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_33

]]></Node>
<StgValue><ssdm name="r_V_406"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:274 %sext_ln1347_160 = sext i24 %lhs_168

]]></Node>
<StgValue><ssdm name="sext_ln1347_160"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:275 %sext_ln1347_161 = sext i24 %r_V_406

]]></Node>
<StgValue><ssdm name="sext_ln1347_161"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:276 %ret_V_150 = add i25 %sext_ln1347_160, i25 %sext_ln1347_161

]]></Node>
<StgValue><ssdm name="ret_V_150"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:278 %r_V_407 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_407"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:286 %r_V_408 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_408"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:350 %r_V_176 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_48

]]></Node>
<StgValue><ssdm name="r_V_176"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:351 %tmp_387 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_176, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:352 %lhs_184 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_387, i2 0

]]></Node>
<StgValue><ssdm name="lhs_184"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:353 %r_V_421 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_49

]]></Node>
<StgValue><ssdm name="r_V_421"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:354 %sext_ln1347_176 = sext i24 %lhs_184

]]></Node>
<StgValue><ssdm name="sext_ln1347_176"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:355 %sext_ln1347_177 = sext i24 %r_V_421

]]></Node>
<StgValue><ssdm name="sext_ln1347_177"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:356 %ret_V_165 = add i25 %sext_ln1347_176, i25 %sext_ln1347_177

]]></Node>
<StgValue><ssdm name="ret_V_165"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:358 %r_V_422 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_422"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:366 %r_V_423 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_423"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:430 %r_V_192 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_64

]]></Node>
<StgValue><ssdm name="r_V_192"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:431 %tmp_402 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_192, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:432 %lhs_200 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_402, i2 0

]]></Node>
<StgValue><ssdm name="lhs_200"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:433 %r_V_436 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_65

]]></Node>
<StgValue><ssdm name="r_V_436"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:434 %sext_ln1347_192 = sext i24 %lhs_200

]]></Node>
<StgValue><ssdm name="sext_ln1347_192"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:435 %sext_ln1347_193 = sext i24 %r_V_436

]]></Node>
<StgValue><ssdm name="sext_ln1347_193"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:436 %ret_V_180 = add i25 %sext_ln1347_192, i25 %sext_ln1347_193

]]></Node>
<StgValue><ssdm name="ret_V_180"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:438 %r_V_437 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_437"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:446 %r_V_438 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_438"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:510 %r_V_208 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_80

]]></Node>
<StgValue><ssdm name="r_V_208"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:511 %tmp_417 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_208, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:512 %lhs_216 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_417, i2 0

]]></Node>
<StgValue><ssdm name="lhs_216"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:513 %r_V_451 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_81

]]></Node>
<StgValue><ssdm name="r_V_451"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:514 %sext_ln1347_208 = sext i24 %lhs_216

]]></Node>
<StgValue><ssdm name="sext_ln1347_208"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:515 %sext_ln1347_209 = sext i24 %r_V_451

]]></Node>
<StgValue><ssdm name="sext_ln1347_209"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:516 %ret_V_195 = add i25 %sext_ln1347_208, i25 %sext_ln1347_209

]]></Node>
<StgValue><ssdm name="ret_V_195"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:518 %r_V_452 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_82

]]></Node>
<StgValue><ssdm name="r_V_452"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:526 %r_V_453 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_83

]]></Node>
<StgValue><ssdm name="r_V_453"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:590 %r_V_224 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_96

]]></Node>
<StgValue><ssdm name="r_V_224"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:591 %tmp_432 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_224, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:592 %lhs_232 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_432, i2 0

]]></Node>
<StgValue><ssdm name="lhs_232"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:593 %r_V_466 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_97

]]></Node>
<StgValue><ssdm name="r_V_466"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:594 %sext_ln1347_224 = sext i24 %lhs_232

]]></Node>
<StgValue><ssdm name="sext_ln1347_224"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:595 %sext_ln1347_225 = sext i24 %r_V_466

]]></Node>
<StgValue><ssdm name="sext_ln1347_225"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:596 %ret_V_210 = add i25 %sext_ln1347_224, i25 %sext_ln1347_225

]]></Node>
<StgValue><ssdm name="ret_V_210"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:598 %r_V_467 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_98

]]></Node>
<StgValue><ssdm name="r_V_467"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:606 %r_V_468 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_99

]]></Node>
<StgValue><ssdm name="r_V_468"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:670 %r_V_240 = mul i24 %zext_ln1273_17, i24 %sext_ln1273_112

]]></Node>
<StgValue><ssdm name="r_V_240"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="22" op_0_bw="22" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:671 %tmp_447 = partselect i22 @_ssdm_op_PartSelect.i22.i24.i32.i32, i24 %r_V_240, i32 2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="24" op_0_bw="24" op_1_bw="22" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:672 %lhs_248 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i22.i2, i22 %tmp_447, i2 0

]]></Node>
<StgValue><ssdm name="lhs_248"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:673 %r_V_481 = mul i24 %zext_ln1273_18, i24 %sext_ln1273_113

]]></Node>
<StgValue><ssdm name="r_V_481"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:674 %sext_ln1347_240 = sext i24 %lhs_248

]]></Node>
<StgValue><ssdm name="sext_ln1347_240"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="25" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:675 %sext_ln1347_241 = sext i24 %r_V_481

]]></Node>
<StgValue><ssdm name="sext_ln1347_241"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:676 %ret_V_225 = add i25 %sext_ln1347_240, i25 %sext_ln1347_241

]]></Node>
<StgValue><ssdm name="ret_V_225"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:678 %r_V_482 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_114

]]></Node>
<StgValue><ssdm name="r_V_482"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:686 %r_V_483 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_115

]]></Node>
<StgValue><ssdm name="r_V_483"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="622" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:15 %ret_V = add i25 %sext_ln1347, i25 %sext_ln1347_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="623" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:16 %lhs_1 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_1"/></StgValue>
</operation>

<operation id="624" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:21 %r_V_257 = mul i24 %zext_ln1271, i24 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_257"/></StgValue>
</operation>

<operation id="625" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:22 %lhs_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_1, i2 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="626" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="26" op_0_bw="25">
<![CDATA[
for.body55:23 %sext_ln1347_2 = sext i25 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln1347_2"/></StgValue>
</operation>

<operation id="627" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="26" op_0_bw="24">
<![CDATA[
for.body55:24 %sext_ln1347_18 = sext i24 %r_V_257

]]></Node>
<StgValue><ssdm name="sext_ln1347_18"/></StgValue>
</operation>

<operation id="628" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:25 %ret_V_1 = add i26 %sext_ln1347_2, i26 %sext_ln1347_18

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="629" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:33 %r_V_258 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="630" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="8">
<![CDATA[
for.body55:40 %zext_ln1273_5 = zext i8 %tmp_70

]]></Node>
<StgValue><ssdm name="zext_ln1273_5"/></StgValue>
</operation>

<operation id="631" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="16">
<![CDATA[
for.body55:41 %sext_ln1273_4 = sext i16 %tmp_69

]]></Node>
<StgValue><ssdm name="sext_ln1273_4"/></StgValue>
</operation>

<operation id="632" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:42 %r_V_259 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_259"/></StgValue>
</operation>

<operation id="633" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:155 %ret_V_15 = add i25 %sext_ln1347_16, i25 %sext_ln1347_17

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="634" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:156 %lhs_17 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_15, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_17"/></StgValue>
</operation>

<operation id="635" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:159 %r_V_272 = mul i24 %zext_ln1271, i24 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_272"/></StgValue>
</operation>

<operation id="636" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:160 %lhs_18 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_17, i2 0

]]></Node>
<StgValue><ssdm name="lhs_18"/></StgValue>
</operation>

<operation id="637" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="26" op_0_bw="25">
<![CDATA[
for.body55:161 %sext_ln1347_34 = sext i25 %lhs_18

]]></Node>
<StgValue><ssdm name="sext_ln1347_34"/></StgValue>
</operation>

<operation id="638" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="26" op_0_bw="24">
<![CDATA[
for.body55:162 %sext_ln1347_50 = sext i24 %r_V_272

]]></Node>
<StgValue><ssdm name="sext_ln1347_50"/></StgValue>
</operation>

<operation id="639" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:163 %ret_V_16 = add i26 %sext_ln1347_34, i26 %sext_ln1347_50

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="640" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:169 %r_V_273 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_273"/></StgValue>
</operation>

<operation id="641" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="24" op_0_bw="16">
<![CDATA[
for.body55:175 %sext_ln1273_20 = sext i16 %tmp_112

]]></Node>
<StgValue><ssdm name="sext_ln1273_20"/></StgValue>
</operation>

<operation id="642" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:176 %r_V_274 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="643" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:267 %ret_V_30 = add i25 %sext_ln1347_32, i25 %sext_ln1347_33

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="644" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:268 %lhs_33 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_30, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_33"/></StgValue>
</operation>

<operation id="645" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:271 %r_V_287 = mul i24 %zext_ln1271, i24 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_287"/></StgValue>
</operation>

<operation id="646" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:272 %lhs_34 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_33, i2 0

]]></Node>
<StgValue><ssdm name="lhs_34"/></StgValue>
</operation>

<operation id="647" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="26" op_0_bw="25">
<![CDATA[
for.body55:273 %sext_ln1347_66 = sext i25 %lhs_34

]]></Node>
<StgValue><ssdm name="sext_ln1347_66"/></StgValue>
</operation>

<operation id="648" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="26" op_0_bw="24">
<![CDATA[
for.body55:274 %sext_ln1347_82 = sext i24 %r_V_287

]]></Node>
<StgValue><ssdm name="sext_ln1347_82"/></StgValue>
</operation>

<operation id="649" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:275 %ret_V_31 = add i26 %sext_ln1347_66, i26 %sext_ln1347_82

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="650" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:281 %r_V_288 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_288"/></StgValue>
</operation>

<operation id="651" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="16">
<![CDATA[
for.body55:287 %sext_ln1273_36 = sext i16 %tmp_143

]]></Node>
<StgValue><ssdm name="sext_ln1273_36"/></StgValue>
</operation>

<operation id="652" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:288 %r_V_289 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_289"/></StgValue>
</operation>

<operation id="653" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:379 %ret_V_45 = add i25 %sext_ln1347_48, i25 %sext_ln1347_49

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="654" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:380 %lhs_49 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_45, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_49"/></StgValue>
</operation>

<operation id="655" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:383 %r_V_302 = mul i24 %zext_ln1271, i24 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_302"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:384 %lhs_50 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_49, i2 0

]]></Node>
<StgValue><ssdm name="lhs_50"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="26" op_0_bw="25">
<![CDATA[
for.body55:385 %sext_ln1347_98 = sext i25 %lhs_50

]]></Node>
<StgValue><ssdm name="sext_ln1347_98"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="26" op_0_bw="24">
<![CDATA[
for.body55:386 %sext_ln1347_114 = sext i24 %r_V_302

]]></Node>
<StgValue><ssdm name="sext_ln1347_114"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:387 %ret_V_46 = add i26 %sext_ln1347_98, i26 %sext_ln1347_114

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:393 %r_V_303 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_303"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="16">
<![CDATA[
for.body55:399 %sext_ln1273_52 = sext i16 %tmp_175

]]></Node>
<StgValue><ssdm name="sext_ln1273_52"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:400 %r_V_304 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_304"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:491 %ret_V_60 = add i25 %sext_ln1347_64, i25 %sext_ln1347_65

]]></Node>
<StgValue><ssdm name="ret_V_60"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:492 %lhs_65 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_60, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_65"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:495 %r_V_317 = mul i24 %zext_ln1271, i24 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_317"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:496 %lhs_66 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_65, i2 0

]]></Node>
<StgValue><ssdm name="lhs_66"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="26" op_0_bw="25">
<![CDATA[
for.body55:497 %sext_ln1347_130 = sext i25 %lhs_66

]]></Node>
<StgValue><ssdm name="sext_ln1347_130"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="26" op_0_bw="24">
<![CDATA[
for.body55:498 %sext_ln1347_146 = sext i24 %r_V_317

]]></Node>
<StgValue><ssdm name="sext_ln1347_146"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:499 %ret_V_61 = add i26 %sext_ln1347_130, i26 %sext_ln1347_146

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:505 %r_V_318 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_318"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="24" op_0_bw="16">
<![CDATA[
for.body55:511 %sext_ln1273_68 = sext i16 %tmp_206

]]></Node>
<StgValue><ssdm name="sext_ln1273_68"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:512 %r_V_319 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_319"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:603 %ret_V_75 = add i25 %sext_ln1347_80, i25 %sext_ln1347_81

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:604 %lhs_81 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_75, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_81"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:607 %r_V_332 = mul i24 %zext_ln1271, i24 %sext_ln1273_82

]]></Node>
<StgValue><ssdm name="r_V_332"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:608 %lhs_82 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_81, i2 0

]]></Node>
<StgValue><ssdm name="lhs_82"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="26" op_0_bw="25">
<![CDATA[
for.body55:609 %sext_ln1347_162 = sext i25 %lhs_82

]]></Node>
<StgValue><ssdm name="sext_ln1347_162"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="26" op_0_bw="24">
<![CDATA[
for.body55:610 %sext_ln1347_178 = sext i24 %r_V_332

]]></Node>
<StgValue><ssdm name="sext_ln1347_178"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:611 %ret_V_76 = add i26 %sext_ln1347_162, i26 %sext_ln1347_178

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:617 %r_V_333 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_83

]]></Node>
<StgValue><ssdm name="r_V_333"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="24" op_0_bw="16">
<![CDATA[
for.body55:623 %sext_ln1273_84 = sext i16 %tmp_237

]]></Node>
<StgValue><ssdm name="sext_ln1273_84"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:624 %r_V_334 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_84

]]></Node>
<StgValue><ssdm name="r_V_334"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:715 %ret_V_90 = add i25 %sext_ln1347_96, i25 %sext_ln1347_97

]]></Node>
<StgValue><ssdm name="ret_V_90"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:716 %lhs_97 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_90, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_97"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:719 %r_V_347 = mul i24 %zext_ln1271, i24 %sext_ln1273_98

]]></Node>
<StgValue><ssdm name="r_V_347"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:720 %lhs_98 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_97, i2 0

]]></Node>
<StgValue><ssdm name="lhs_98"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="26" op_0_bw="25">
<![CDATA[
for.body55:721 %sext_ln1347_194 = sext i25 %lhs_98

]]></Node>
<StgValue><ssdm name="sext_ln1347_194"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="26" op_0_bw="24">
<![CDATA[
for.body55:722 %sext_ln1347_210 = sext i24 %r_V_347

]]></Node>
<StgValue><ssdm name="sext_ln1347_210"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:723 %ret_V_91 = add i26 %sext_ln1347_194, i26 %sext_ln1347_210

]]></Node>
<StgValue><ssdm name="ret_V_91"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:729 %r_V_348 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_99

]]></Node>
<StgValue><ssdm name="r_V_348"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="24" op_0_bw="16">
<![CDATA[
for.body55:735 %sext_ln1273_100 = sext i16 %tmp_268

]]></Node>
<StgValue><ssdm name="sext_ln1273_100"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:736 %r_V_349 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_100

]]></Node>
<StgValue><ssdm name="r_V_349"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
for.body55:827 %ret_V_105 = add i25 %sext_ln1347_112, i25 %sext_ln1347_113

]]></Node>
<StgValue><ssdm name="ret_V_105"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:828 %lhs_113 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_105, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_113"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:831 %r_V_362 = mul i24 %zext_ln1271, i24 %sext_ln1273_114

]]></Node>
<StgValue><ssdm name="r_V_362"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
for.body55:832 %lhs_114 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_113, i2 0

]]></Node>
<StgValue><ssdm name="lhs_114"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="26" op_0_bw="25">
<![CDATA[
for.body55:833 %sext_ln1347_226 = sext i25 %lhs_114

]]></Node>
<StgValue><ssdm name="sext_ln1347_226"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="26" op_0_bw="24">
<![CDATA[
for.body55:834 %sext_ln1347_242 = sext i24 %r_V_362

]]></Node>
<StgValue><ssdm name="sext_ln1347_242"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:835 %ret_V_106 = add i26 %sext_ln1347_226, i26 %sext_ln1347_242

]]></Node>
<StgValue><ssdm name="ret_V_106"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:841 %r_V_363 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_115

]]></Node>
<StgValue><ssdm name="r_V_363"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="24" op_0_bw="16">
<![CDATA[
for.body55:847 %sext_ln1273_116 = sext i16 %tmp_299

]]></Node>
<StgValue><ssdm name="sext_ln1273_116"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:848 %r_V_364 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_116

]]></Node>
<StgValue><ssdm name="r_V_364"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:88 %ret_V_120 = add i25 %sext_ln1347_128, i25 %sext_ln1347_129

]]></Node>
<StgValue><ssdm name="ret_V_120"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:89 %lhs_137 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_120, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_137"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:92 %r_V_377 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_377"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:93 %lhs_138 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_137, i2 0

]]></Node>
<StgValue><ssdm name="lhs_138"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:94 %sext_ln1347_256 = sext i25 %lhs_138

]]></Node>
<StgValue><ssdm name="sext_ln1347_256"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:95 %sext_ln1347_257 = sext i24 %r_V_377

]]></Node>
<StgValue><ssdm name="sext_ln1347_257"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:96 %ret_V_121 = add i26 %sext_ln1347_256, i26 %sext_ln1347_257

]]></Node>
<StgValue><ssdm name="ret_V_121"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:102 %r_V_378 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_378"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:108 %zext_ln1273_21 = zext i8 %tmp_335

]]></Node>
<StgValue><ssdm name="zext_ln1273_21"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:109 %r_V_379 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_379"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:196 %ret_V_135 = add i25 %sext_ln1347_144, i25 %sext_ln1347_145

]]></Node>
<StgValue><ssdm name="ret_V_135"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:197 %lhs_153 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_135, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_153"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:198 %r_V_392 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_18

]]></Node>
<StgValue><ssdm name="r_V_392"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:199 %lhs_154 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_153, i2 0

]]></Node>
<StgValue><ssdm name="lhs_154"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:200 %sext_ln1347_258 = sext i25 %lhs_154

]]></Node>
<StgValue><ssdm name="sext_ln1347_258"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:201 %sext_ln1347_259 = sext i24 %r_V_392

]]></Node>
<StgValue><ssdm name="sext_ln1347_259"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:202 %ret_V_136 = add i26 %sext_ln1347_258, i26 %sext_ln1347_259

]]></Node>
<StgValue><ssdm name="ret_V_136"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:206 %r_V_393 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_393"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:211 %r_V_394 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_394"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:276 %ret_V_150 = add i25 %sext_ln1347_160, i25 %sext_ln1347_161

]]></Node>
<StgValue><ssdm name="ret_V_150"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:277 %lhs_169 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_150, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_169"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:278 %r_V_407 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_34

]]></Node>
<StgValue><ssdm name="r_V_407"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:279 %lhs_170 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_169, i2 0

]]></Node>
<StgValue><ssdm name="lhs_170"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:280 %sext_ln1347_260 = sext i25 %lhs_170

]]></Node>
<StgValue><ssdm name="sext_ln1347_260"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:281 %sext_ln1347_261 = sext i24 %r_V_407

]]></Node>
<StgValue><ssdm name="sext_ln1347_261"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:282 %ret_V_151 = add i26 %sext_ln1347_260, i26 %sext_ln1347_261

]]></Node>
<StgValue><ssdm name="ret_V_151"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:286 %r_V_408 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_408"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:291 %r_V_409 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_409"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:356 %ret_V_165 = add i25 %sext_ln1347_176, i25 %sext_ln1347_177

]]></Node>
<StgValue><ssdm name="ret_V_165"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:357 %lhs_185 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_165, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_185"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:358 %r_V_422 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_50

]]></Node>
<StgValue><ssdm name="r_V_422"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:359 %lhs_186 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_185, i2 0

]]></Node>
<StgValue><ssdm name="lhs_186"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:360 %sext_ln1347_262 = sext i25 %lhs_186

]]></Node>
<StgValue><ssdm name="sext_ln1347_262"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:361 %sext_ln1347_263 = sext i24 %r_V_422

]]></Node>
<StgValue><ssdm name="sext_ln1347_263"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:362 %ret_V_166 = add i26 %sext_ln1347_262, i26 %sext_ln1347_263

]]></Node>
<StgValue><ssdm name="ret_V_166"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:366 %r_V_423 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_423"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:371 %r_V_424 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_424"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:436 %ret_V_180 = add i25 %sext_ln1347_192, i25 %sext_ln1347_193

]]></Node>
<StgValue><ssdm name="ret_V_180"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:437 %lhs_201 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_180, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_201"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:438 %r_V_437 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_66

]]></Node>
<StgValue><ssdm name="r_V_437"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:439 %lhs_202 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_201, i2 0

]]></Node>
<StgValue><ssdm name="lhs_202"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:440 %sext_ln1347_264 = sext i25 %lhs_202

]]></Node>
<StgValue><ssdm name="sext_ln1347_264"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:441 %sext_ln1347_265 = sext i24 %r_V_437

]]></Node>
<StgValue><ssdm name="sext_ln1347_265"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:442 %ret_V_181 = add i26 %sext_ln1347_264, i26 %sext_ln1347_265

]]></Node>
<StgValue><ssdm name="ret_V_181"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:446 %r_V_438 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_438"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:451 %r_V_439 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_439"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:516 %ret_V_195 = add i25 %sext_ln1347_208, i25 %sext_ln1347_209

]]></Node>
<StgValue><ssdm name="ret_V_195"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:517 %lhs_217 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_195, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_217"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:518 %r_V_452 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_82

]]></Node>
<StgValue><ssdm name="r_V_452"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:519 %lhs_218 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_217, i2 0

]]></Node>
<StgValue><ssdm name="lhs_218"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:520 %sext_ln1347_266 = sext i25 %lhs_218

]]></Node>
<StgValue><ssdm name="sext_ln1347_266"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:521 %sext_ln1347_267 = sext i24 %r_V_452

]]></Node>
<StgValue><ssdm name="sext_ln1347_267"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:522 %ret_V_196 = add i26 %sext_ln1347_266, i26 %sext_ln1347_267

]]></Node>
<StgValue><ssdm name="ret_V_196"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:526 %r_V_453 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_83

]]></Node>
<StgValue><ssdm name="r_V_453"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:531 %r_V_454 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_84

]]></Node>
<StgValue><ssdm name="r_V_454"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:596 %ret_V_210 = add i25 %sext_ln1347_224, i25 %sext_ln1347_225

]]></Node>
<StgValue><ssdm name="ret_V_210"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:597 %lhs_233 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_210, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_233"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:598 %r_V_467 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_98

]]></Node>
<StgValue><ssdm name="r_V_467"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:599 %lhs_234 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_233, i2 0

]]></Node>
<StgValue><ssdm name="lhs_234"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:600 %sext_ln1347_268 = sext i25 %lhs_234

]]></Node>
<StgValue><ssdm name="sext_ln1347_268"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:601 %sext_ln1347_269 = sext i24 %r_V_467

]]></Node>
<StgValue><ssdm name="sext_ln1347_269"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:602 %ret_V_211 = add i26 %sext_ln1347_268, i26 %sext_ln1347_269

]]></Node>
<StgValue><ssdm name="ret_V_211"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:606 %r_V_468 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_99

]]></Node>
<StgValue><ssdm name="r_V_468"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:611 %r_V_469 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_100

]]></Node>
<StgValue><ssdm name="r_V_469"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:676 %ret_V_225 = add i25 %sext_ln1347_240, i25 %sext_ln1347_241

]]></Node>
<StgValue><ssdm name="ret_V_225"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="23" op_0_bw="23" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:677 %lhs_249 = partselect i23 @_ssdm_op_PartSelect.i23.i25.i32.i32, i25 %ret_V_225, i32 2, i32 24

]]></Node>
<StgValue><ssdm name="lhs_249"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:678 %r_V_482 = mul i24 %zext_ln1273_19, i24 %sext_ln1273_114

]]></Node>
<StgValue><ssdm name="r_V_482"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="25" op_0_bw="25" op_1_bw="23" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:679 %lhs_250 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i23.i2, i23 %lhs_249, i2 0

]]></Node>
<StgValue><ssdm name="lhs_250"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="26" op_0_bw="25">
<![CDATA[
if.end.i.i.i_ifconv:680 %sext_ln1347_270 = sext i25 %lhs_250

]]></Node>
<StgValue><ssdm name="sext_ln1347_270"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="26" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:681 %sext_ln1347_271 = sext i24 %r_V_482

]]></Node>
<StgValue><ssdm name="sext_ln1347_271"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:682 %ret_V_226 = add i26 %sext_ln1347_270, i26 %sext_ln1347_271

]]></Node>
<StgValue><ssdm name="ret_V_226"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:686 %r_V_483 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_115

]]></Node>
<StgValue><ssdm name="r_V_483"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:691 %r_V_484 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_116

]]></Node>
<StgValue><ssdm name="r_V_484"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="776" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:25 %ret_V_1 = add i26 %sext_ln1347_2, i26 %sext_ln1347_18

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="777" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:26 %tmp_65 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_1, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="778" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:27 %tmp_66 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_65, i2 0

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="779" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="34" op_0_bw="26">
<![CDATA[
for.body55:28 %lhs_3 = sext i26 %tmp_66

]]></Node>
<StgValue><ssdm name="lhs_3"/></StgValue>
</operation>

<operation id="780" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:33 %r_V_258 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_258"/></StgValue>
</operation>

<operation id="781" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="34" op_0_bw="24">
<![CDATA[
for.body55:34 %sext_ln1347_3 = sext i24 %r_V_258

]]></Node>
<StgValue><ssdm name="sext_ln1347_3"/></StgValue>
</operation>

<operation id="782" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:35 %ret_V_2 = add i34 %lhs_3, i34 %sext_ln1347_3

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="783" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:42 %r_V_259 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_259"/></StgValue>
</operation>

<operation id="784" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="24" op_0_bw="8">
<![CDATA[
for.body55:49 %zext_ln1273_6 = zext i8 %tmp_73

]]></Node>
<StgValue><ssdm name="zext_ln1273_6"/></StgValue>
</operation>

<operation id="785" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="24" op_0_bw="16">
<![CDATA[
for.body55:50 %sext_ln1273_5 = sext i16 %tmp_72

]]></Node>
<StgValue><ssdm name="sext_ln1273_5"/></StgValue>
</operation>

<operation id="786" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:51 %r_V_260 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="787" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:163 %ret_V_16 = add i26 %sext_ln1347_34, i26 %sext_ln1347_50

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="788" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:164 %tmp_108 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_16, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="789" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:165 %tmp_109 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_108, i2 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="790" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="34" op_0_bw="26">
<![CDATA[
for.body55:166 %lhs_19 = sext i26 %tmp_109

]]></Node>
<StgValue><ssdm name="lhs_19"/></StgValue>
</operation>

<operation id="791" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:169 %r_V_273 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_273"/></StgValue>
</operation>

<operation id="792" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="34" op_0_bw="24">
<![CDATA[
for.body55:170 %sext_ln1347_19 = sext i24 %r_V_273

]]></Node>
<StgValue><ssdm name="sext_ln1347_19"/></StgValue>
</operation>

<operation id="793" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:171 %ret_V_17 = add i34 %lhs_19, i34 %sext_ln1347_19

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="794" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:176 %r_V_274 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="795" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="24" op_0_bw="16">
<![CDATA[
for.body55:182 %sext_ln1273_21 = sext i16 %tmp_114

]]></Node>
<StgValue><ssdm name="sext_ln1273_21"/></StgValue>
</operation>

<operation id="796" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:183 %r_V_275 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_275"/></StgValue>
</operation>

<operation id="797" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:275 %ret_V_31 = add i26 %sext_ln1347_66, i26 %sext_ln1347_82

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="798" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:276 %tmp_139 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_31, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="799" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:277 %tmp_140 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_139, i2 0

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="800" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="34" op_0_bw="26">
<![CDATA[
for.body55:278 %lhs_35 = sext i26 %tmp_140

]]></Node>
<StgValue><ssdm name="lhs_35"/></StgValue>
</operation>

<operation id="801" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:281 %r_V_288 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_288"/></StgValue>
</operation>

<operation id="802" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="34" op_0_bw="24">
<![CDATA[
for.body55:282 %sext_ln1347_35 = sext i24 %r_V_288

]]></Node>
<StgValue><ssdm name="sext_ln1347_35"/></StgValue>
</operation>

<operation id="803" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:283 %ret_V_32 = add i34 %lhs_35, i34 %sext_ln1347_35

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="804" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:288 %r_V_289 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_289"/></StgValue>
</operation>

<operation id="805" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="24" op_0_bw="16">
<![CDATA[
for.body55:294 %sext_ln1273_37 = sext i16 %tmp_145

]]></Node>
<StgValue><ssdm name="sext_ln1273_37"/></StgValue>
</operation>

<operation id="806" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:295 %r_V_290 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_290"/></StgValue>
</operation>

<operation id="807" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:387 %ret_V_46 = add i26 %sext_ln1347_98, i26 %sext_ln1347_114

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="808" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:388 %tmp_171 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_46, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="809" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:389 %tmp_172 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_171, i2 0

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="810" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="34" op_0_bw="26">
<![CDATA[
for.body55:390 %lhs_51 = sext i26 %tmp_172

]]></Node>
<StgValue><ssdm name="lhs_51"/></StgValue>
</operation>

<operation id="811" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:393 %r_V_303 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_303"/></StgValue>
</operation>

<operation id="812" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="34" op_0_bw="24">
<![CDATA[
for.body55:394 %sext_ln1347_51 = sext i24 %r_V_303

]]></Node>
<StgValue><ssdm name="sext_ln1347_51"/></StgValue>
</operation>

<operation id="813" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:395 %ret_V_47 = add i34 %lhs_51, i34 %sext_ln1347_51

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="814" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:400 %r_V_304 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_304"/></StgValue>
</operation>

<operation id="815" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="16">
<![CDATA[
for.body55:406 %sext_ln1273_53 = sext i16 %tmp_177

]]></Node>
<StgValue><ssdm name="sext_ln1273_53"/></StgValue>
</operation>

<operation id="816" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:407 %r_V_305 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_305"/></StgValue>
</operation>

<operation id="817" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:499 %ret_V_61 = add i26 %sext_ln1347_130, i26 %sext_ln1347_146

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="818" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:500 %tmp_202 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_61, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="819" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:501 %tmp_203 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_202, i2 0

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="820" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="34" op_0_bw="26">
<![CDATA[
for.body55:502 %lhs_67 = sext i26 %tmp_203

]]></Node>
<StgValue><ssdm name="lhs_67"/></StgValue>
</operation>

<operation id="821" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:505 %r_V_318 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_318"/></StgValue>
</operation>

<operation id="822" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="34" op_0_bw="24">
<![CDATA[
for.body55:506 %sext_ln1347_67 = sext i24 %r_V_318

]]></Node>
<StgValue><ssdm name="sext_ln1347_67"/></StgValue>
</operation>

<operation id="823" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:507 %ret_V_62 = add i34 %lhs_67, i34 %sext_ln1347_67

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="824" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:512 %r_V_319 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_319"/></StgValue>
</operation>

<operation id="825" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="16">
<![CDATA[
for.body55:518 %sext_ln1273_69 = sext i16 %tmp_208

]]></Node>
<StgValue><ssdm name="sext_ln1273_69"/></StgValue>
</operation>

<operation id="826" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:519 %r_V_320 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_320"/></StgValue>
</operation>

<operation id="827" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:611 %ret_V_76 = add i26 %sext_ln1347_162, i26 %sext_ln1347_178

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="828" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:612 %tmp_233 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_76, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="829" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:613 %tmp_234 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_233, i2 0

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="830" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="34" op_0_bw="26">
<![CDATA[
for.body55:614 %lhs_83 = sext i26 %tmp_234

]]></Node>
<StgValue><ssdm name="lhs_83"/></StgValue>
</operation>

<operation id="831" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:617 %r_V_333 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_83

]]></Node>
<StgValue><ssdm name="r_V_333"/></StgValue>
</operation>

<operation id="832" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="34" op_0_bw="24">
<![CDATA[
for.body55:618 %sext_ln1347_83 = sext i24 %r_V_333

]]></Node>
<StgValue><ssdm name="sext_ln1347_83"/></StgValue>
</operation>

<operation id="833" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:619 %ret_V_77 = add i34 %lhs_83, i34 %sext_ln1347_83

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="834" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:624 %r_V_334 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_84

]]></Node>
<StgValue><ssdm name="r_V_334"/></StgValue>
</operation>

<operation id="835" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="24" op_0_bw="16">
<![CDATA[
for.body55:630 %sext_ln1273_85 = sext i16 %tmp_239

]]></Node>
<StgValue><ssdm name="sext_ln1273_85"/></StgValue>
</operation>

<operation id="836" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:631 %r_V_335 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_85

]]></Node>
<StgValue><ssdm name="r_V_335"/></StgValue>
</operation>

<operation id="837" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:723 %ret_V_91 = add i26 %sext_ln1347_194, i26 %sext_ln1347_210

]]></Node>
<StgValue><ssdm name="ret_V_91"/></StgValue>
</operation>

<operation id="838" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:724 %tmp_264 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_91, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="839" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:725 %tmp_265 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_264, i2 0

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="840" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="34" op_0_bw="26">
<![CDATA[
for.body55:726 %lhs_99 = sext i26 %tmp_265

]]></Node>
<StgValue><ssdm name="lhs_99"/></StgValue>
</operation>

<operation id="841" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:729 %r_V_348 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_99

]]></Node>
<StgValue><ssdm name="r_V_348"/></StgValue>
</operation>

<operation id="842" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="34" op_0_bw="24">
<![CDATA[
for.body55:730 %sext_ln1347_99 = sext i24 %r_V_348

]]></Node>
<StgValue><ssdm name="sext_ln1347_99"/></StgValue>
</operation>

<operation id="843" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:731 %ret_V_92 = add i34 %lhs_99, i34 %sext_ln1347_99

]]></Node>
<StgValue><ssdm name="ret_V_92"/></StgValue>
</operation>

<operation id="844" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:736 %r_V_349 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_100

]]></Node>
<StgValue><ssdm name="r_V_349"/></StgValue>
</operation>

<operation id="845" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="24" op_0_bw="16">
<![CDATA[
for.body55:742 %sext_ln1273_101 = sext i16 %tmp_270

]]></Node>
<StgValue><ssdm name="sext_ln1273_101"/></StgValue>
</operation>

<operation id="846" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:743 %r_V_350 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_101

]]></Node>
<StgValue><ssdm name="r_V_350"/></StgValue>
</operation>

<operation id="847" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
for.body55:835 %ret_V_106 = add i26 %sext_ln1347_226, i26 %sext_ln1347_242

]]></Node>
<StgValue><ssdm name="ret_V_106"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:836 %tmp_295 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_106, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
for.body55:837 %tmp_296 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_295, i2 0

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="34" op_0_bw="26">
<![CDATA[
for.body55:838 %lhs_115 = sext i26 %tmp_296

]]></Node>
<StgValue><ssdm name="lhs_115"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:841 %r_V_363 = mul i24 %zext_ln1273_4, i24 %sext_ln1273_115

]]></Node>
<StgValue><ssdm name="r_V_363"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="34" op_0_bw="24">
<![CDATA[
for.body55:842 %sext_ln1347_115 = sext i24 %r_V_363

]]></Node>
<StgValue><ssdm name="sext_ln1347_115"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:843 %ret_V_107 = add i34 %lhs_115, i34 %sext_ln1347_115

]]></Node>
<StgValue><ssdm name="ret_V_107"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:848 %r_V_364 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_116

]]></Node>
<StgValue><ssdm name="r_V_364"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="24" op_0_bw="16">
<![CDATA[
for.body55:854 %sext_ln1273_117 = sext i16 %tmp_301

]]></Node>
<StgValue><ssdm name="sext_ln1273_117"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:855 %r_V_365 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_117

]]></Node>
<StgValue><ssdm name="r_V_365"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:96 %ret_V_121 = add i26 %sext_ln1347_256, i26 %sext_ln1347_257

]]></Node>
<StgValue><ssdm name="ret_V_121"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:97 %tmp_331 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_121, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:98 %tmp_332 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_331, i2 0

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:99 %lhs_139 = sext i26 %tmp_332

]]></Node>
<StgValue><ssdm name="lhs_139"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:102 %r_V_378 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_3

]]></Node>
<StgValue><ssdm name="r_V_378"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:103 %sext_ln1347_131 = sext i24 %r_V_378

]]></Node>
<StgValue><ssdm name="sext_ln1347_131"/></StgValue>
</operation>

<operation id="863" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:104 %ret_V_122 = add i34 %lhs_139, i34 %sext_ln1347_131

]]></Node>
<StgValue><ssdm name="ret_V_122"/></StgValue>
</operation>

<operation id="864" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:109 %r_V_379 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_379"/></StgValue>
</operation>

<operation id="865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:115 %zext_ln1273_22 = zext i8 %tmp_337

]]></Node>
<StgValue><ssdm name="zext_ln1273_22"/></StgValue>
</operation>

<operation id="866" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:116 %r_V_380 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="r_V_380"/></StgValue>
</operation>

<operation id="867" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:202 %ret_V_136 = add i26 %sext_ln1347_258, i26 %sext_ln1347_259

]]></Node>
<StgValue><ssdm name="ret_V_136"/></StgValue>
</operation>

<operation id="868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:203 %tmp_358 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_136, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:204 %tmp_359 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_358, i2 0

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:205 %lhs_155 = sext i26 %tmp_359

]]></Node>
<StgValue><ssdm name="lhs_155"/></StgValue>
</operation>

<operation id="871" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:206 %r_V_393 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_19

]]></Node>
<StgValue><ssdm name="r_V_393"/></StgValue>
</operation>

<operation id="872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:207 %sext_ln1347_147 = sext i24 %r_V_393

]]></Node>
<StgValue><ssdm name="sext_ln1347_147"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:208 %ret_V_137 = add i34 %lhs_155, i34 %sext_ln1347_147

]]></Node>
<StgValue><ssdm name="ret_V_137"/></StgValue>
</operation>

<operation id="874" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:211 %r_V_394 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_394"/></StgValue>
</operation>

<operation id="875" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:216 %r_V_395 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_395"/></StgValue>
</operation>

<operation id="876" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:282 %ret_V_151 = add i26 %sext_ln1347_260, i26 %sext_ln1347_261

]]></Node>
<StgValue><ssdm name="ret_V_151"/></StgValue>
</operation>

<operation id="877" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:283 %tmp_373 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_151, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="878" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:284 %tmp_374 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_373, i2 0

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="879" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:285 %lhs_171 = sext i26 %tmp_374

]]></Node>
<StgValue><ssdm name="lhs_171"/></StgValue>
</operation>

<operation id="880" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:286 %r_V_408 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_35

]]></Node>
<StgValue><ssdm name="r_V_408"/></StgValue>
</operation>

<operation id="881" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:287 %sext_ln1347_163 = sext i24 %r_V_408

]]></Node>
<StgValue><ssdm name="sext_ln1347_163"/></StgValue>
</operation>

<operation id="882" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:288 %ret_V_152 = add i34 %lhs_171, i34 %sext_ln1347_163

]]></Node>
<StgValue><ssdm name="ret_V_152"/></StgValue>
</operation>

<operation id="883" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:291 %r_V_409 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_409"/></StgValue>
</operation>

<operation id="884" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:296 %r_V_410 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_410"/></StgValue>
</operation>

<operation id="885" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:362 %ret_V_166 = add i26 %sext_ln1347_262, i26 %sext_ln1347_263

]]></Node>
<StgValue><ssdm name="ret_V_166"/></StgValue>
</operation>

<operation id="886" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:363 %tmp_388 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_166, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="887" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:364 %tmp_389 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_388, i2 0

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="888" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:365 %lhs_187 = sext i26 %tmp_389

]]></Node>
<StgValue><ssdm name="lhs_187"/></StgValue>
</operation>

<operation id="889" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:366 %r_V_423 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_51

]]></Node>
<StgValue><ssdm name="r_V_423"/></StgValue>
</operation>

<operation id="890" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:367 %sext_ln1347_179 = sext i24 %r_V_423

]]></Node>
<StgValue><ssdm name="sext_ln1347_179"/></StgValue>
</operation>

<operation id="891" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:368 %ret_V_167 = add i34 %lhs_187, i34 %sext_ln1347_179

]]></Node>
<StgValue><ssdm name="ret_V_167"/></StgValue>
</operation>

<operation id="892" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:371 %r_V_424 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_424"/></StgValue>
</operation>

<operation id="893" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:376 %r_V_425 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_425"/></StgValue>
</operation>

<operation id="894" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:442 %ret_V_181 = add i26 %sext_ln1347_264, i26 %sext_ln1347_265

]]></Node>
<StgValue><ssdm name="ret_V_181"/></StgValue>
</operation>

<operation id="895" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:443 %tmp_403 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_181, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="896" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:444 %tmp_404 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_403, i2 0

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="897" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:445 %lhs_203 = sext i26 %tmp_404

]]></Node>
<StgValue><ssdm name="lhs_203"/></StgValue>
</operation>

<operation id="898" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:446 %r_V_438 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_67

]]></Node>
<StgValue><ssdm name="r_V_438"/></StgValue>
</operation>

<operation id="899" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:447 %sext_ln1347_195 = sext i24 %r_V_438

]]></Node>
<StgValue><ssdm name="sext_ln1347_195"/></StgValue>
</operation>

<operation id="900" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:448 %ret_V_182 = add i34 %lhs_203, i34 %sext_ln1347_195

]]></Node>
<StgValue><ssdm name="ret_V_182"/></StgValue>
</operation>

<operation id="901" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:451 %r_V_439 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_439"/></StgValue>
</operation>

<operation id="902" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:456 %r_V_440 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_440"/></StgValue>
</operation>

<operation id="903" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:522 %ret_V_196 = add i26 %sext_ln1347_266, i26 %sext_ln1347_267

]]></Node>
<StgValue><ssdm name="ret_V_196"/></StgValue>
</operation>

<operation id="904" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:523 %tmp_418 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_196, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="905" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:524 %tmp_419 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_418, i2 0

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="906" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:525 %lhs_219 = sext i26 %tmp_419

]]></Node>
<StgValue><ssdm name="lhs_219"/></StgValue>
</operation>

<operation id="907" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:526 %r_V_453 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_83

]]></Node>
<StgValue><ssdm name="r_V_453"/></StgValue>
</operation>

<operation id="908" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:527 %sext_ln1347_211 = sext i24 %r_V_453

]]></Node>
<StgValue><ssdm name="sext_ln1347_211"/></StgValue>
</operation>

<operation id="909" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:528 %ret_V_197 = add i34 %lhs_219, i34 %sext_ln1347_211

]]></Node>
<StgValue><ssdm name="ret_V_197"/></StgValue>
</operation>

<operation id="910" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:531 %r_V_454 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_84

]]></Node>
<StgValue><ssdm name="r_V_454"/></StgValue>
</operation>

<operation id="911" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:536 %r_V_455 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_85

]]></Node>
<StgValue><ssdm name="r_V_455"/></StgValue>
</operation>

<operation id="912" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:602 %ret_V_211 = add i26 %sext_ln1347_268, i26 %sext_ln1347_269

]]></Node>
<StgValue><ssdm name="ret_V_211"/></StgValue>
</operation>

<operation id="913" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:603 %tmp_433 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_211, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="914" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:604 %tmp_434 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_433, i2 0

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="915" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:605 %lhs_235 = sext i26 %tmp_434

]]></Node>
<StgValue><ssdm name="lhs_235"/></StgValue>
</operation>

<operation id="916" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:606 %r_V_468 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_99

]]></Node>
<StgValue><ssdm name="r_V_468"/></StgValue>
</operation>

<operation id="917" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:607 %sext_ln1347_227 = sext i24 %r_V_468

]]></Node>
<StgValue><ssdm name="sext_ln1347_227"/></StgValue>
</operation>

<operation id="918" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:608 %ret_V_212 = add i34 %lhs_235, i34 %sext_ln1347_227

]]></Node>
<StgValue><ssdm name="ret_V_212"/></StgValue>
</operation>

<operation id="919" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:611 %r_V_469 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_100

]]></Node>
<StgValue><ssdm name="r_V_469"/></StgValue>
</operation>

<operation id="920" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:616 %r_V_470 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_101

]]></Node>
<StgValue><ssdm name="r_V_470"/></StgValue>
</operation>

<operation id="921" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:682 %ret_V_226 = add i26 %sext_ln1347_270, i26 %sext_ln1347_271

]]></Node>
<StgValue><ssdm name="ret_V_226"/></StgValue>
</operation>

<operation id="922" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="24" op_0_bw="24" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:683 %tmp_448 = partselect i24 @_ssdm_op_PartSelect.i24.i26.i32.i32, i26 %ret_V_226, i32 2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="923" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="26" op_0_bw="26" op_1_bw="24" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:684 %tmp_449 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i24.i2, i24 %tmp_448, i2 0

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="924" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="34" op_0_bw="26">
<![CDATA[
if.end.i.i.i_ifconv:685 %lhs_251 = sext i26 %tmp_449

]]></Node>
<StgValue><ssdm name="lhs_251"/></StgValue>
</operation>

<operation id="925" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:686 %r_V_483 = mul i24 %zext_ln1273_20, i24 %sext_ln1273_115

]]></Node>
<StgValue><ssdm name="r_V_483"/></StgValue>
</operation>

<operation id="926" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:687 %sext_ln1347_243 = sext i24 %r_V_483

]]></Node>
<StgValue><ssdm name="sext_ln1347_243"/></StgValue>
</operation>

<operation id="927" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:688 %ret_V_227 = add i34 %lhs_251, i34 %sext_ln1347_243

]]></Node>
<StgValue><ssdm name="ret_V_227"/></StgValue>
</operation>

<operation id="928" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:691 %r_V_484 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_116

]]></Node>
<StgValue><ssdm name="r_V_484"/></StgValue>
</operation>

<operation id="929" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:696 %r_V_485 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_117

]]></Node>
<StgValue><ssdm name="r_V_485"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="930" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:35 %ret_V_2 = add i34 %lhs_3, i34 %sext_ln1347_3

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="931" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:36 %tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_2, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="932" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:37 %lhs_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_68, i2 0

]]></Node>
<StgValue><ssdm name="lhs_4"/></StgValue>
</operation>

<operation id="933" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:42 %r_V_259 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_259"/></StgValue>
</operation>

<operation id="934" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="34" op_0_bw="24">
<![CDATA[
for.body55:43 %sext_ln1347_4 = sext i24 %r_V_259

]]></Node>
<StgValue><ssdm name="sext_ln1347_4"/></StgValue>
</operation>

<operation id="935" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:44 %ret_V_3 = add i34 %lhs_4, i34 %sext_ln1347_4

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="936" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:51 %r_V_260 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="937" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="24" op_0_bw="8">
<![CDATA[
for.body55:58 %zext_ln1273_7 = zext i8 %tmp_76

]]></Node>
<StgValue><ssdm name="zext_ln1273_7"/></StgValue>
</operation>

<operation id="938" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="24" op_0_bw="16">
<![CDATA[
for.body55:59 %sext_ln1273_6 = sext i16 %tmp_75

]]></Node>
<StgValue><ssdm name="sext_ln1273_6"/></StgValue>
</operation>

<operation id="939" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:60 %r_V_261 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_261"/></StgValue>
</operation>

<operation id="940" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:171 %ret_V_17 = add i34 %lhs_19, i34 %sext_ln1347_19

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="941" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:172 %tmp_111 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_17, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="942" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:173 %lhs_20 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_111, i2 0

]]></Node>
<StgValue><ssdm name="lhs_20"/></StgValue>
</operation>

<operation id="943" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:176 %r_V_274 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_274"/></StgValue>
</operation>

<operation id="944" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="34" op_0_bw="24">
<![CDATA[
for.body55:177 %sext_ln1347_20 = sext i24 %r_V_274

]]></Node>
<StgValue><ssdm name="sext_ln1347_20"/></StgValue>
</operation>

<operation id="945" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:178 %ret_V_18 = add i34 %lhs_20, i34 %sext_ln1347_20

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="946" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:183 %r_V_275 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_275"/></StgValue>
</operation>

<operation id="947" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="24" op_0_bw="16">
<![CDATA[
for.body55:189 %sext_ln1273_22 = sext i16 %tmp_116

]]></Node>
<StgValue><ssdm name="sext_ln1273_22"/></StgValue>
</operation>

<operation id="948" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:190 %r_V_276 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="949" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:283 %ret_V_32 = add i34 %lhs_35, i34 %sext_ln1347_35

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="950" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:284 %tmp_142 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_32, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="951" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:285 %lhs_36 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_142, i2 0

]]></Node>
<StgValue><ssdm name="lhs_36"/></StgValue>
</operation>

<operation id="952" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:288 %r_V_289 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_289"/></StgValue>
</operation>

<operation id="953" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="34" op_0_bw="24">
<![CDATA[
for.body55:289 %sext_ln1347_36 = sext i24 %r_V_289

]]></Node>
<StgValue><ssdm name="sext_ln1347_36"/></StgValue>
</operation>

<operation id="954" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:290 %ret_V_33 = add i34 %lhs_36, i34 %sext_ln1347_36

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="955" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:295 %r_V_290 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_290"/></StgValue>
</operation>

<operation id="956" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="16">
<![CDATA[
for.body55:301 %sext_ln1273_38 = sext i16 %tmp_147

]]></Node>
<StgValue><ssdm name="sext_ln1273_38"/></StgValue>
</operation>

<operation id="957" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:302 %r_V_291 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_291"/></StgValue>
</operation>

<operation id="958" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:395 %ret_V_47 = add i34 %lhs_51, i34 %sext_ln1347_51

]]></Node>
<StgValue><ssdm name="ret_V_47"/></StgValue>
</operation>

<operation id="959" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:396 %tmp_174 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_47, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="960" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:397 %lhs_52 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_174, i2 0

]]></Node>
<StgValue><ssdm name="lhs_52"/></StgValue>
</operation>

<operation id="961" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:400 %r_V_304 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_304"/></StgValue>
</operation>

<operation id="962" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="34" op_0_bw="24">
<![CDATA[
for.body55:401 %sext_ln1347_52 = sext i24 %r_V_304

]]></Node>
<StgValue><ssdm name="sext_ln1347_52"/></StgValue>
</operation>

<operation id="963" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:402 %ret_V_48 = add i34 %lhs_52, i34 %sext_ln1347_52

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="964" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:407 %r_V_305 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_305"/></StgValue>
</operation>

<operation id="965" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="16">
<![CDATA[
for.body55:413 %sext_ln1273_54 = sext i16 %tmp_179

]]></Node>
<StgValue><ssdm name="sext_ln1273_54"/></StgValue>
</operation>

<operation id="966" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:414 %r_V_306 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_306"/></StgValue>
</operation>

<operation id="967" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:507 %ret_V_62 = add i34 %lhs_67, i34 %sext_ln1347_67

]]></Node>
<StgValue><ssdm name="ret_V_62"/></StgValue>
</operation>

<operation id="968" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:508 %tmp_205 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_62, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="969" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:509 %lhs_68 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_205, i2 0

]]></Node>
<StgValue><ssdm name="lhs_68"/></StgValue>
</operation>

<operation id="970" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:512 %r_V_319 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_319"/></StgValue>
</operation>

<operation id="971" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="34" op_0_bw="24">
<![CDATA[
for.body55:513 %sext_ln1347_68 = sext i24 %r_V_319

]]></Node>
<StgValue><ssdm name="sext_ln1347_68"/></StgValue>
</operation>

<operation id="972" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:514 %ret_V_63 = add i34 %lhs_68, i34 %sext_ln1347_68

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="973" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:519 %r_V_320 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_320"/></StgValue>
</operation>

<operation id="974" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="24" op_0_bw="16">
<![CDATA[
for.body55:525 %sext_ln1273_70 = sext i16 %tmp_210

]]></Node>
<StgValue><ssdm name="sext_ln1273_70"/></StgValue>
</operation>

<operation id="975" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:526 %r_V_321 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_321"/></StgValue>
</operation>

<operation id="976" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:619 %ret_V_77 = add i34 %lhs_83, i34 %sext_ln1347_83

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="977" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:620 %tmp_236 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_77, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="978" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:621 %lhs_84 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_236, i2 0

]]></Node>
<StgValue><ssdm name="lhs_84"/></StgValue>
</operation>

<operation id="979" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:624 %r_V_334 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_84

]]></Node>
<StgValue><ssdm name="r_V_334"/></StgValue>
</operation>

<operation id="980" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="34" op_0_bw="24">
<![CDATA[
for.body55:625 %sext_ln1347_84 = sext i24 %r_V_334

]]></Node>
<StgValue><ssdm name="sext_ln1347_84"/></StgValue>
</operation>

<operation id="981" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:626 %ret_V_78 = add i34 %lhs_84, i34 %sext_ln1347_84

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="982" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:631 %r_V_335 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_85

]]></Node>
<StgValue><ssdm name="r_V_335"/></StgValue>
</operation>

<operation id="983" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="24" op_0_bw="16">
<![CDATA[
for.body55:637 %sext_ln1273_86 = sext i16 %tmp_241

]]></Node>
<StgValue><ssdm name="sext_ln1273_86"/></StgValue>
</operation>

<operation id="984" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:638 %r_V_336 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_86

]]></Node>
<StgValue><ssdm name="r_V_336"/></StgValue>
</operation>

<operation id="985" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:731 %ret_V_92 = add i34 %lhs_99, i34 %sext_ln1347_99

]]></Node>
<StgValue><ssdm name="ret_V_92"/></StgValue>
</operation>

<operation id="986" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:732 %tmp_267 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_92, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="987" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:733 %lhs_100 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_267, i2 0

]]></Node>
<StgValue><ssdm name="lhs_100"/></StgValue>
</operation>

<operation id="988" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:736 %r_V_349 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_100

]]></Node>
<StgValue><ssdm name="r_V_349"/></StgValue>
</operation>

<operation id="989" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="34" op_0_bw="24">
<![CDATA[
for.body55:737 %sext_ln1347_100 = sext i24 %r_V_349

]]></Node>
<StgValue><ssdm name="sext_ln1347_100"/></StgValue>
</operation>

<operation id="990" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:738 %ret_V_93 = add i34 %lhs_100, i34 %sext_ln1347_100

]]></Node>
<StgValue><ssdm name="ret_V_93"/></StgValue>
</operation>

<operation id="991" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:743 %r_V_350 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_101

]]></Node>
<StgValue><ssdm name="r_V_350"/></StgValue>
</operation>

<operation id="992" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="24" op_0_bw="16">
<![CDATA[
for.body55:749 %sext_ln1273_102 = sext i16 %tmp_272

]]></Node>
<StgValue><ssdm name="sext_ln1273_102"/></StgValue>
</operation>

<operation id="993" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:750 %r_V_351 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_102

]]></Node>
<StgValue><ssdm name="r_V_351"/></StgValue>
</operation>

<operation id="994" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:843 %ret_V_107 = add i34 %lhs_115, i34 %sext_ln1347_115

]]></Node>
<StgValue><ssdm name="ret_V_107"/></StgValue>
</operation>

<operation id="995" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:844 %tmp_298 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_107, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="996" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:845 %lhs_116 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_298, i2 0

]]></Node>
<StgValue><ssdm name="lhs_116"/></StgValue>
</operation>

<operation id="997" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:848 %r_V_364 = mul i24 %zext_ln1273_5, i24 %sext_ln1273_116

]]></Node>
<StgValue><ssdm name="r_V_364"/></StgValue>
</operation>

<operation id="998" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="34" op_0_bw="24">
<![CDATA[
for.body55:849 %sext_ln1347_116 = sext i24 %r_V_364

]]></Node>
<StgValue><ssdm name="sext_ln1347_116"/></StgValue>
</operation>

<operation id="999" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:850 %ret_V_108 = add i34 %lhs_116, i34 %sext_ln1347_116

]]></Node>
<StgValue><ssdm name="ret_V_108"/></StgValue>
</operation>

<operation id="1000" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:855 %r_V_365 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_117

]]></Node>
<StgValue><ssdm name="r_V_365"/></StgValue>
</operation>

<operation id="1001" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="24" op_0_bw="16">
<![CDATA[
for.body55:861 %sext_ln1273_118 = sext i16 %tmp_303

]]></Node>
<StgValue><ssdm name="sext_ln1273_118"/></StgValue>
</operation>

<operation id="1002" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:862 %r_V_366 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_118

]]></Node>
<StgValue><ssdm name="r_V_366"/></StgValue>
</operation>

<operation id="1003" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:104 %ret_V_122 = add i34 %lhs_139, i34 %sext_ln1347_131

]]></Node>
<StgValue><ssdm name="ret_V_122"/></StgValue>
</operation>

<operation id="1004" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:105 %tmp_334 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_122, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="1005" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:106 %lhs_140 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_334, i2 0

]]></Node>
<StgValue><ssdm name="lhs_140"/></StgValue>
</operation>

<operation id="1006" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:109 %r_V_379 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_4

]]></Node>
<StgValue><ssdm name="r_V_379"/></StgValue>
</operation>

<operation id="1007" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:110 %sext_ln1347_132 = sext i24 %r_V_379

]]></Node>
<StgValue><ssdm name="sext_ln1347_132"/></StgValue>
</operation>

<operation id="1008" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:111 %ret_V_123 = add i34 %lhs_140, i34 %sext_ln1347_132

]]></Node>
<StgValue><ssdm name="ret_V_123"/></StgValue>
</operation>

<operation id="1009" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:116 %r_V_380 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="r_V_380"/></StgValue>
</operation>

<operation id="1010" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:122 %zext_ln1273_23 = zext i8 %tmp_339

]]></Node>
<StgValue><ssdm name="zext_ln1273_23"/></StgValue>
</operation>

<operation id="1011" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:123 %r_V_381 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_381"/></StgValue>
</operation>

<operation id="1012" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:208 %ret_V_137 = add i34 %lhs_155, i34 %sext_ln1347_147

]]></Node>
<StgValue><ssdm name="ret_V_137"/></StgValue>
</operation>

<operation id="1013" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:209 %tmp_360 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_137, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="1014" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:210 %lhs_156 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_360, i2 0

]]></Node>
<StgValue><ssdm name="lhs_156"/></StgValue>
</operation>

<operation id="1015" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:211 %r_V_394 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_20

]]></Node>
<StgValue><ssdm name="r_V_394"/></StgValue>
</operation>

<operation id="1016" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:212 %sext_ln1347_148 = sext i24 %r_V_394

]]></Node>
<StgValue><ssdm name="sext_ln1347_148"/></StgValue>
</operation>

<operation id="1017" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:213 %ret_V_138 = add i34 %lhs_156, i34 %sext_ln1347_148

]]></Node>
<StgValue><ssdm name="ret_V_138"/></StgValue>
</operation>

<operation id="1018" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:216 %r_V_395 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_395"/></StgValue>
</operation>

<operation id="1019" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:221 %r_V_396 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_396"/></StgValue>
</operation>

<operation id="1020" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:288 %ret_V_152 = add i34 %lhs_171, i34 %sext_ln1347_163

]]></Node>
<StgValue><ssdm name="ret_V_152"/></StgValue>
</operation>

<operation id="1021" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:289 %tmp_375 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_152, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="1022" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:290 %lhs_172 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_375, i2 0

]]></Node>
<StgValue><ssdm name="lhs_172"/></StgValue>
</operation>

<operation id="1023" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:291 %r_V_409 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_36

]]></Node>
<StgValue><ssdm name="r_V_409"/></StgValue>
</operation>

<operation id="1024" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:292 %sext_ln1347_164 = sext i24 %r_V_409

]]></Node>
<StgValue><ssdm name="sext_ln1347_164"/></StgValue>
</operation>

<operation id="1025" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:293 %ret_V_153 = add i34 %lhs_172, i34 %sext_ln1347_164

]]></Node>
<StgValue><ssdm name="ret_V_153"/></StgValue>
</operation>

<operation id="1026" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:296 %r_V_410 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_410"/></StgValue>
</operation>

<operation id="1027" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:301 %r_V_411 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_411"/></StgValue>
</operation>

<operation id="1028" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:368 %ret_V_167 = add i34 %lhs_187, i34 %sext_ln1347_179

]]></Node>
<StgValue><ssdm name="ret_V_167"/></StgValue>
</operation>

<operation id="1029" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:369 %tmp_390 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_167, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="1030" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:370 %lhs_188 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_390, i2 0

]]></Node>
<StgValue><ssdm name="lhs_188"/></StgValue>
</operation>

<operation id="1031" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:371 %r_V_424 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_52

]]></Node>
<StgValue><ssdm name="r_V_424"/></StgValue>
</operation>

<operation id="1032" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:372 %sext_ln1347_180 = sext i24 %r_V_424

]]></Node>
<StgValue><ssdm name="sext_ln1347_180"/></StgValue>
</operation>

<operation id="1033" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:373 %ret_V_168 = add i34 %lhs_188, i34 %sext_ln1347_180

]]></Node>
<StgValue><ssdm name="ret_V_168"/></StgValue>
</operation>

<operation id="1034" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:376 %r_V_425 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_425"/></StgValue>
</operation>

<operation id="1035" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:381 %r_V_426 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_426"/></StgValue>
</operation>

<operation id="1036" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:448 %ret_V_182 = add i34 %lhs_203, i34 %sext_ln1347_195

]]></Node>
<StgValue><ssdm name="ret_V_182"/></StgValue>
</operation>

<operation id="1037" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:449 %tmp_405 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_182, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="1038" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:450 %lhs_204 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_405, i2 0

]]></Node>
<StgValue><ssdm name="lhs_204"/></StgValue>
</operation>

<operation id="1039" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:451 %r_V_439 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_68

]]></Node>
<StgValue><ssdm name="r_V_439"/></StgValue>
</operation>

<operation id="1040" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:452 %sext_ln1347_196 = sext i24 %r_V_439

]]></Node>
<StgValue><ssdm name="sext_ln1347_196"/></StgValue>
</operation>

<operation id="1041" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:453 %ret_V_183 = add i34 %lhs_204, i34 %sext_ln1347_196

]]></Node>
<StgValue><ssdm name="ret_V_183"/></StgValue>
</operation>

<operation id="1042" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:456 %r_V_440 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_440"/></StgValue>
</operation>

<operation id="1043" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:461 %r_V_441 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_441"/></StgValue>
</operation>

<operation id="1044" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:528 %ret_V_197 = add i34 %lhs_219, i34 %sext_ln1347_211

]]></Node>
<StgValue><ssdm name="ret_V_197"/></StgValue>
</operation>

<operation id="1045" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:529 %tmp_420 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_197, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="1046" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:530 %lhs_220 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_420, i2 0

]]></Node>
<StgValue><ssdm name="lhs_220"/></StgValue>
</operation>

<operation id="1047" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:531 %r_V_454 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_84

]]></Node>
<StgValue><ssdm name="r_V_454"/></StgValue>
</operation>

<operation id="1048" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:532 %sext_ln1347_212 = sext i24 %r_V_454

]]></Node>
<StgValue><ssdm name="sext_ln1347_212"/></StgValue>
</operation>

<operation id="1049" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:533 %ret_V_198 = add i34 %lhs_220, i34 %sext_ln1347_212

]]></Node>
<StgValue><ssdm name="ret_V_198"/></StgValue>
</operation>

<operation id="1050" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:536 %r_V_455 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_85

]]></Node>
<StgValue><ssdm name="r_V_455"/></StgValue>
</operation>

<operation id="1051" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:541 %r_V_456 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_86

]]></Node>
<StgValue><ssdm name="r_V_456"/></StgValue>
</operation>

<operation id="1052" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:608 %ret_V_212 = add i34 %lhs_235, i34 %sext_ln1347_227

]]></Node>
<StgValue><ssdm name="ret_V_212"/></StgValue>
</operation>

<operation id="1053" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:609 %tmp_435 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_212, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="1054" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:610 %lhs_236 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_435, i2 0

]]></Node>
<StgValue><ssdm name="lhs_236"/></StgValue>
</operation>

<operation id="1055" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:611 %r_V_469 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_100

]]></Node>
<StgValue><ssdm name="r_V_469"/></StgValue>
</operation>

<operation id="1056" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:612 %sext_ln1347_228 = sext i24 %r_V_469

]]></Node>
<StgValue><ssdm name="sext_ln1347_228"/></StgValue>
</operation>

<operation id="1057" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:613 %ret_V_213 = add i34 %lhs_236, i34 %sext_ln1347_228

]]></Node>
<StgValue><ssdm name="ret_V_213"/></StgValue>
</operation>

<operation id="1058" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:616 %r_V_470 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_101

]]></Node>
<StgValue><ssdm name="r_V_470"/></StgValue>
</operation>

<operation id="1059" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:621 %r_V_471 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_102

]]></Node>
<StgValue><ssdm name="r_V_471"/></StgValue>
</operation>

<operation id="1060" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:688 %ret_V_227 = add i34 %lhs_251, i34 %sext_ln1347_243

]]></Node>
<StgValue><ssdm name="ret_V_227"/></StgValue>
</operation>

<operation id="1061" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:689 %tmp_450 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_227, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="1062" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:690 %lhs_252 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_450, i2 0

]]></Node>
<StgValue><ssdm name="lhs_252"/></StgValue>
</operation>

<operation id="1063" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:691 %r_V_484 = mul i24 %zext_ln1273_21, i24 %sext_ln1273_116

]]></Node>
<StgValue><ssdm name="r_V_484"/></StgValue>
</operation>

<operation id="1064" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:692 %sext_ln1347_244 = sext i24 %r_V_484

]]></Node>
<StgValue><ssdm name="sext_ln1347_244"/></StgValue>
</operation>

<operation id="1065" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:693 %ret_V_228 = add i34 %lhs_252, i34 %sext_ln1347_244

]]></Node>
<StgValue><ssdm name="ret_V_228"/></StgValue>
</operation>

<operation id="1066" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:696 %r_V_485 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_117

]]></Node>
<StgValue><ssdm name="r_V_485"/></StgValue>
</operation>

<operation id="1067" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:701 %r_V_486 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_118

]]></Node>
<StgValue><ssdm name="r_V_486"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="1068" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:44 %ret_V_3 = add i34 %lhs_4, i34 %sext_ln1347_4

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="1069" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:45 %tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_3, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="1070" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:46 %lhs_5 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_71, i2 0

]]></Node>
<StgValue><ssdm name="lhs_5"/></StgValue>
</operation>

<operation id="1071" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:51 %r_V_260 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="r_V_260"/></StgValue>
</operation>

<operation id="1072" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="34" op_0_bw="24">
<![CDATA[
for.body55:52 %sext_ln1347_5 = sext i24 %r_V_260

]]></Node>
<StgValue><ssdm name="sext_ln1347_5"/></StgValue>
</operation>

<operation id="1073" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:53 %ret_V_4 = add i34 %lhs_5, i34 %sext_ln1347_5

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="1074" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:60 %r_V_261 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_261"/></StgValue>
</operation>

<operation id="1075" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="24" op_0_bw="8">
<![CDATA[
for.body55:67 %zext_ln1273_8 = zext i8 %tmp_79

]]></Node>
<StgValue><ssdm name="zext_ln1273_8"/></StgValue>
</operation>

<operation id="1076" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="24" op_0_bw="16">
<![CDATA[
for.body55:68 %sext_ln1273_7 = sext i16 %tmp_78

]]></Node>
<StgValue><ssdm name="sext_ln1273_7"/></StgValue>
</operation>

<operation id="1077" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:69 %r_V_262 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="1078" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:178 %ret_V_18 = add i34 %lhs_20, i34 %sext_ln1347_20

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="1079" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:179 %tmp_113 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_18, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1080" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:180 %lhs_21 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_113, i2 0

]]></Node>
<StgValue><ssdm name="lhs_21"/></StgValue>
</operation>

<operation id="1081" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:183 %r_V_275 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_275"/></StgValue>
</operation>

<operation id="1082" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="34" op_0_bw="24">
<![CDATA[
for.body55:184 %sext_ln1347_21 = sext i24 %r_V_275

]]></Node>
<StgValue><ssdm name="sext_ln1347_21"/></StgValue>
</operation>

<operation id="1083" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:185 %ret_V_19 = add i34 %lhs_21, i34 %sext_ln1347_21

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="1084" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:190 %r_V_276 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="1085" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="16">
<![CDATA[
for.body55:196 %sext_ln1273_23 = sext i16 %tmp_118

]]></Node>
<StgValue><ssdm name="sext_ln1273_23"/></StgValue>
</operation>

<operation id="1086" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:197 %r_V_277 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_277"/></StgValue>
</operation>

<operation id="1087" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:290 %ret_V_33 = add i34 %lhs_36, i34 %sext_ln1347_36

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="1088" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:291 %tmp_144 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_33, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1089" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:292 %lhs_37 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_144, i2 0

]]></Node>
<StgValue><ssdm name="lhs_37"/></StgValue>
</operation>

<operation id="1090" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:295 %r_V_290 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_290"/></StgValue>
</operation>

<operation id="1091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="34" op_0_bw="24">
<![CDATA[
for.body55:296 %sext_ln1347_37 = sext i24 %r_V_290

]]></Node>
<StgValue><ssdm name="sext_ln1347_37"/></StgValue>
</operation>

<operation id="1092" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:297 %ret_V_34 = add i34 %lhs_37, i34 %sext_ln1347_37

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="1093" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:302 %r_V_291 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_291"/></StgValue>
</operation>

<operation id="1094" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="16">
<![CDATA[
for.body55:308 %sext_ln1273_39 = sext i16 %tmp_149

]]></Node>
<StgValue><ssdm name="sext_ln1273_39"/></StgValue>
</operation>

<operation id="1095" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:309 %r_V_292 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_292"/></StgValue>
</operation>

<operation id="1096" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:402 %ret_V_48 = add i34 %lhs_52, i34 %sext_ln1347_52

]]></Node>
<StgValue><ssdm name="ret_V_48"/></StgValue>
</operation>

<operation id="1097" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:403 %tmp_176 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_48, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="1098" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:404 %lhs_53 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_176, i2 0

]]></Node>
<StgValue><ssdm name="lhs_53"/></StgValue>
</operation>

<operation id="1099" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:407 %r_V_305 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_305"/></StgValue>
</operation>

<operation id="1100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="34" op_0_bw="24">
<![CDATA[
for.body55:408 %sext_ln1347_53 = sext i24 %r_V_305

]]></Node>
<StgValue><ssdm name="sext_ln1347_53"/></StgValue>
</operation>

<operation id="1101" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:409 %ret_V_49 = add i34 %lhs_53, i34 %sext_ln1347_53

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="1102" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:414 %r_V_306 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_306"/></StgValue>
</operation>

<operation id="1103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="24" op_0_bw="16">
<![CDATA[
for.body55:420 %sext_ln1273_55 = sext i16 %tmp_181

]]></Node>
<StgValue><ssdm name="sext_ln1273_55"/></StgValue>
</operation>

<operation id="1104" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:421 %r_V_307 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_307"/></StgValue>
</operation>

<operation id="1105" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:514 %ret_V_63 = add i34 %lhs_68, i34 %sext_ln1347_68

]]></Node>
<StgValue><ssdm name="ret_V_63"/></StgValue>
</operation>

<operation id="1106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:515 %tmp_207 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_63, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:516 %lhs_69 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_207, i2 0

]]></Node>
<StgValue><ssdm name="lhs_69"/></StgValue>
</operation>

<operation id="1108" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:519 %r_V_320 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_320"/></StgValue>
</operation>

<operation id="1109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="34" op_0_bw="24">
<![CDATA[
for.body55:520 %sext_ln1347_69 = sext i24 %r_V_320

]]></Node>
<StgValue><ssdm name="sext_ln1347_69"/></StgValue>
</operation>

<operation id="1110" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:521 %ret_V_64 = add i34 %lhs_69, i34 %sext_ln1347_69

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="1111" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:526 %r_V_321 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_321"/></StgValue>
</operation>

<operation id="1112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="24" op_0_bw="16">
<![CDATA[
for.body55:532 %sext_ln1273_71 = sext i16 %tmp_212

]]></Node>
<StgValue><ssdm name="sext_ln1273_71"/></StgValue>
</operation>

<operation id="1113" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:533 %r_V_322 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_71

]]></Node>
<StgValue><ssdm name="r_V_322"/></StgValue>
</operation>

<operation id="1114" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:626 %ret_V_78 = add i34 %lhs_84, i34 %sext_ln1347_84

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="1115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:627 %tmp_238 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_78, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:628 %lhs_85 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_238, i2 0

]]></Node>
<StgValue><ssdm name="lhs_85"/></StgValue>
</operation>

<operation id="1117" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:631 %r_V_335 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_85

]]></Node>
<StgValue><ssdm name="r_V_335"/></StgValue>
</operation>

<operation id="1118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="34" op_0_bw="24">
<![CDATA[
for.body55:632 %sext_ln1347_85 = sext i24 %r_V_335

]]></Node>
<StgValue><ssdm name="sext_ln1347_85"/></StgValue>
</operation>

<operation id="1119" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:633 %ret_V_79 = add i34 %lhs_85, i34 %sext_ln1347_85

]]></Node>
<StgValue><ssdm name="ret_V_79"/></StgValue>
</operation>

<operation id="1120" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:638 %r_V_336 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_86

]]></Node>
<StgValue><ssdm name="r_V_336"/></StgValue>
</operation>

<operation id="1121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="24" op_0_bw="16">
<![CDATA[
for.body55:644 %sext_ln1273_87 = sext i16 %tmp_243

]]></Node>
<StgValue><ssdm name="sext_ln1273_87"/></StgValue>
</operation>

<operation id="1122" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:645 %r_V_337 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_87

]]></Node>
<StgValue><ssdm name="r_V_337"/></StgValue>
</operation>

<operation id="1123" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:738 %ret_V_93 = add i34 %lhs_100, i34 %sext_ln1347_100

]]></Node>
<StgValue><ssdm name="ret_V_93"/></StgValue>
</operation>

<operation id="1124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:739 %tmp_269 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_93, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:740 %lhs_101 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_269, i2 0

]]></Node>
<StgValue><ssdm name="lhs_101"/></StgValue>
</operation>

<operation id="1126" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:743 %r_V_350 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_101

]]></Node>
<StgValue><ssdm name="r_V_350"/></StgValue>
</operation>

<operation id="1127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="34" op_0_bw="24">
<![CDATA[
for.body55:744 %sext_ln1347_101 = sext i24 %r_V_350

]]></Node>
<StgValue><ssdm name="sext_ln1347_101"/></StgValue>
</operation>

<operation id="1128" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:745 %ret_V_94 = add i34 %lhs_101, i34 %sext_ln1347_101

]]></Node>
<StgValue><ssdm name="ret_V_94"/></StgValue>
</operation>

<operation id="1129" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:750 %r_V_351 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_102

]]></Node>
<StgValue><ssdm name="r_V_351"/></StgValue>
</operation>

<operation id="1130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="24" op_0_bw="16">
<![CDATA[
for.body55:756 %sext_ln1273_103 = sext i16 %tmp_274

]]></Node>
<StgValue><ssdm name="sext_ln1273_103"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:757 %r_V_352 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_103

]]></Node>
<StgValue><ssdm name="r_V_352"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:850 %ret_V_108 = add i34 %lhs_116, i34 %sext_ln1347_116

]]></Node>
<StgValue><ssdm name="ret_V_108"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:851 %tmp_300 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_108, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:852 %lhs_117 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_300, i2 0

]]></Node>
<StgValue><ssdm name="lhs_117"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:855 %r_V_365 = mul i24 %zext_ln1273_6, i24 %sext_ln1273_117

]]></Node>
<StgValue><ssdm name="r_V_365"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="34" op_0_bw="24">
<![CDATA[
for.body55:856 %sext_ln1347_117 = sext i24 %r_V_365

]]></Node>
<StgValue><ssdm name="sext_ln1347_117"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:857 %ret_V_109 = add i34 %lhs_117, i34 %sext_ln1347_117

]]></Node>
<StgValue><ssdm name="ret_V_109"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:862 %r_V_366 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_118

]]></Node>
<StgValue><ssdm name="r_V_366"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="24" op_0_bw="16">
<![CDATA[
for.body55:868 %sext_ln1273_119 = sext i16 %tmp_305

]]></Node>
<StgValue><ssdm name="sext_ln1273_119"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:869 %r_V_367 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_119

]]></Node>
<StgValue><ssdm name="r_V_367"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:111 %ret_V_123 = add i34 %lhs_140, i34 %sext_ln1347_132

]]></Node>
<StgValue><ssdm name="ret_V_123"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:112 %tmp_336 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_123, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:113 %lhs_141 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_336, i2 0

]]></Node>
<StgValue><ssdm name="lhs_141"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:116 %r_V_380 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_5

]]></Node>
<StgValue><ssdm name="r_V_380"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:117 %sext_ln1347_133 = sext i24 %r_V_380

]]></Node>
<StgValue><ssdm name="sext_ln1347_133"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:118 %ret_V_124 = add i34 %lhs_141, i34 %sext_ln1347_133

]]></Node>
<StgValue><ssdm name="ret_V_124"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:123 %r_V_381 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_381"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:129 %zext_ln1273_24 = zext i8 %tmp_341

]]></Node>
<StgValue><ssdm name="zext_ln1273_24"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:130 %r_V_382 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="r_V_382"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:213 %ret_V_138 = add i34 %lhs_156, i34 %sext_ln1347_148

]]></Node>
<StgValue><ssdm name="ret_V_138"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:214 %tmp_361 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_138, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:215 %lhs_157 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_361, i2 0

]]></Node>
<StgValue><ssdm name="lhs_157"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:216 %r_V_395 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_21

]]></Node>
<StgValue><ssdm name="r_V_395"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:217 %sext_ln1347_149 = sext i24 %r_V_395

]]></Node>
<StgValue><ssdm name="sext_ln1347_149"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:218 %ret_V_139 = add i34 %lhs_157, i34 %sext_ln1347_149

]]></Node>
<StgValue><ssdm name="ret_V_139"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:221 %r_V_396 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_396"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:226 %r_V_397 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_397"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:293 %ret_V_153 = add i34 %lhs_172, i34 %sext_ln1347_164

]]></Node>
<StgValue><ssdm name="ret_V_153"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:294 %tmp_376 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_153, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:295 %lhs_173 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_376, i2 0

]]></Node>
<StgValue><ssdm name="lhs_173"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:296 %r_V_410 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_37

]]></Node>
<StgValue><ssdm name="r_V_410"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:297 %sext_ln1347_165 = sext i24 %r_V_410

]]></Node>
<StgValue><ssdm name="sext_ln1347_165"/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:298 %ret_V_154 = add i34 %lhs_173, i34 %sext_ln1347_165

]]></Node>
<StgValue><ssdm name="ret_V_154"/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:301 %r_V_411 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_411"/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:306 %r_V_412 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_412"/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:373 %ret_V_168 = add i34 %lhs_188, i34 %sext_ln1347_180

]]></Node>
<StgValue><ssdm name="ret_V_168"/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:374 %tmp_391 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_168, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:375 %lhs_189 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_391, i2 0

]]></Node>
<StgValue><ssdm name="lhs_189"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:376 %r_V_425 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_53

]]></Node>
<StgValue><ssdm name="r_V_425"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:377 %sext_ln1347_181 = sext i24 %r_V_425

]]></Node>
<StgValue><ssdm name="sext_ln1347_181"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:378 %ret_V_169 = add i34 %lhs_189, i34 %sext_ln1347_181

]]></Node>
<StgValue><ssdm name="ret_V_169"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:381 %r_V_426 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_426"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:386 %r_V_427 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_427"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:453 %ret_V_183 = add i34 %lhs_204, i34 %sext_ln1347_196

]]></Node>
<StgValue><ssdm name="ret_V_183"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:454 %tmp_406 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_183, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:455 %lhs_205 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_406, i2 0

]]></Node>
<StgValue><ssdm name="lhs_205"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:456 %r_V_440 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_69

]]></Node>
<StgValue><ssdm name="r_V_440"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:457 %sext_ln1347_197 = sext i24 %r_V_440

]]></Node>
<StgValue><ssdm name="sext_ln1347_197"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:458 %ret_V_184 = add i34 %lhs_205, i34 %sext_ln1347_197

]]></Node>
<StgValue><ssdm name="ret_V_184"/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:461 %r_V_441 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_441"/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:466 %r_V_442 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_71

]]></Node>
<StgValue><ssdm name="r_V_442"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:533 %ret_V_198 = add i34 %lhs_220, i34 %sext_ln1347_212

]]></Node>
<StgValue><ssdm name="ret_V_198"/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:534 %tmp_421 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_198, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:535 %lhs_221 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_421, i2 0

]]></Node>
<StgValue><ssdm name="lhs_221"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:536 %r_V_455 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_85

]]></Node>
<StgValue><ssdm name="r_V_455"/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:537 %sext_ln1347_213 = sext i24 %r_V_455

]]></Node>
<StgValue><ssdm name="sext_ln1347_213"/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:538 %ret_V_199 = add i34 %lhs_221, i34 %sext_ln1347_213

]]></Node>
<StgValue><ssdm name="ret_V_199"/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:541 %r_V_456 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_86

]]></Node>
<StgValue><ssdm name="r_V_456"/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:546 %r_V_457 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_87

]]></Node>
<StgValue><ssdm name="r_V_457"/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:613 %ret_V_213 = add i34 %lhs_236, i34 %sext_ln1347_228

]]></Node>
<StgValue><ssdm name="ret_V_213"/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:614 %tmp_436 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_213, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:615 %lhs_237 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_436, i2 0

]]></Node>
<StgValue><ssdm name="lhs_237"/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:616 %r_V_470 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_101

]]></Node>
<StgValue><ssdm name="r_V_470"/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:617 %sext_ln1347_229 = sext i24 %r_V_470

]]></Node>
<StgValue><ssdm name="sext_ln1347_229"/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:618 %ret_V_214 = add i34 %lhs_237, i34 %sext_ln1347_229

]]></Node>
<StgValue><ssdm name="ret_V_214"/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:621 %r_V_471 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_102

]]></Node>
<StgValue><ssdm name="r_V_471"/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:626 %r_V_472 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_103

]]></Node>
<StgValue><ssdm name="r_V_472"/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:693 %ret_V_228 = add i34 %lhs_252, i34 %sext_ln1347_244

]]></Node>
<StgValue><ssdm name="ret_V_228"/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:694 %tmp_451 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_228, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:695 %lhs_253 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_451, i2 0

]]></Node>
<StgValue><ssdm name="lhs_253"/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:696 %r_V_485 = mul i24 %zext_ln1273_22, i24 %sext_ln1273_117

]]></Node>
<StgValue><ssdm name="r_V_485"/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:697 %sext_ln1347_245 = sext i24 %r_V_485

]]></Node>
<StgValue><ssdm name="sext_ln1347_245"/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:698 %ret_V_229 = add i34 %lhs_253, i34 %sext_ln1347_245

]]></Node>
<StgValue><ssdm name="ret_V_229"/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:701 %r_V_486 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_118

]]></Node>
<StgValue><ssdm name="r_V_486"/></StgValue>
</operation>

<operation id="1205" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:706 %r_V_487 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_119

]]></Node>
<StgValue><ssdm name="r_V_487"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="1206" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:53 %ret_V_4 = add i34 %lhs_5, i34 %sext_ln1347_5

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="1207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:54 %tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_4, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="1208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:55 %lhs_6 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_74, i2 0

]]></Node>
<StgValue><ssdm name="lhs_6"/></StgValue>
</operation>

<operation id="1209" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:60 %r_V_261 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_261"/></StgValue>
</operation>

<operation id="1210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="34" op_0_bw="24">
<![CDATA[
for.body55:61 %sext_ln1347_6 = sext i24 %r_V_261

]]></Node>
<StgValue><ssdm name="sext_ln1347_6"/></StgValue>
</operation>

<operation id="1211" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:62 %ret_V_5 = add i34 %lhs_6, i34 %sext_ln1347_6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="1212" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:69 %r_V_262 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="1213" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="24" op_0_bw="8">
<![CDATA[
for.body55:76 %zext_ln1273_9 = zext i8 %tmp_82

]]></Node>
<StgValue><ssdm name="zext_ln1273_9"/></StgValue>
</operation>

<operation id="1214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="24" op_0_bw="16">
<![CDATA[
for.body55:77 %sext_ln1273_8 = sext i16 %tmp_81

]]></Node>
<StgValue><ssdm name="sext_ln1273_8"/></StgValue>
</operation>

<operation id="1215" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:78 %r_V_263 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_263"/></StgValue>
</operation>

<operation id="1216" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:185 %ret_V_19 = add i34 %lhs_21, i34 %sext_ln1347_21

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="1217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:186 %tmp_115 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_19, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:187 %lhs_22 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_115, i2 0

]]></Node>
<StgValue><ssdm name="lhs_22"/></StgValue>
</operation>

<operation id="1219" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:190 %r_V_276 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_276"/></StgValue>
</operation>

<operation id="1220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="34" op_0_bw="24">
<![CDATA[
for.body55:191 %sext_ln1347_22 = sext i24 %r_V_276

]]></Node>
<StgValue><ssdm name="sext_ln1347_22"/></StgValue>
</operation>

<operation id="1221" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:192 %ret_V_20 = add i34 %lhs_22, i34 %sext_ln1347_22

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="1222" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:197 %r_V_277 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_277"/></StgValue>
</operation>

<operation id="1223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="16">
<![CDATA[
for.body55:203 %sext_ln1273_24 = sext i16 %tmp_120

]]></Node>
<StgValue><ssdm name="sext_ln1273_24"/></StgValue>
</operation>

<operation id="1224" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:204 %r_V_278 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1225" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:297 %ret_V_34 = add i34 %lhs_37, i34 %sext_ln1347_37

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="1226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:298 %tmp_146 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_34, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:299 %lhs_38 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_146, i2 0

]]></Node>
<StgValue><ssdm name="lhs_38"/></StgValue>
</operation>

<operation id="1228" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:302 %r_V_291 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_291"/></StgValue>
</operation>

<operation id="1229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="34" op_0_bw="24">
<![CDATA[
for.body55:303 %sext_ln1347_38 = sext i24 %r_V_291

]]></Node>
<StgValue><ssdm name="sext_ln1347_38"/></StgValue>
</operation>

<operation id="1230" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:304 %ret_V_35 = add i34 %lhs_38, i34 %sext_ln1347_38

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="1231" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:309 %r_V_292 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_292"/></StgValue>
</operation>

<operation id="1232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="24" op_0_bw="16">
<![CDATA[
for.body55:315 %sext_ln1273_40 = sext i16 %tmp_151

]]></Node>
<StgValue><ssdm name="sext_ln1273_40"/></StgValue>
</operation>

<operation id="1233" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:316 %r_V_293 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_293"/></StgValue>
</operation>

<operation id="1234" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:409 %ret_V_49 = add i34 %lhs_53, i34 %sext_ln1347_53

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="1235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:410 %tmp_178 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_49, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="1236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:411 %lhs_54 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_178, i2 0

]]></Node>
<StgValue><ssdm name="lhs_54"/></StgValue>
</operation>

<operation id="1237" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:414 %r_V_306 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_306"/></StgValue>
</operation>

<operation id="1238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="34" op_0_bw="24">
<![CDATA[
for.body55:415 %sext_ln1347_54 = sext i24 %r_V_306

]]></Node>
<StgValue><ssdm name="sext_ln1347_54"/></StgValue>
</operation>

<operation id="1239" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:416 %ret_V_50 = add i34 %lhs_54, i34 %sext_ln1347_54

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="1240" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:421 %r_V_307 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_307"/></StgValue>
</operation>

<operation id="1241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="16">
<![CDATA[
for.body55:427 %sext_ln1273_56 = sext i16 %tmp_183

]]></Node>
<StgValue><ssdm name="sext_ln1273_56"/></StgValue>
</operation>

<operation id="1242" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:428 %r_V_308 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_308"/></StgValue>
</operation>

<operation id="1243" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:521 %ret_V_64 = add i34 %lhs_69, i34 %sext_ln1347_69

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="1244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:522 %tmp_209 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_64, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:523 %lhs_70 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_209, i2 0

]]></Node>
<StgValue><ssdm name="lhs_70"/></StgValue>
</operation>

<operation id="1246" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:526 %r_V_321 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_321"/></StgValue>
</operation>

<operation id="1247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="34" op_0_bw="24">
<![CDATA[
for.body55:527 %sext_ln1347_70 = sext i24 %r_V_321

]]></Node>
<StgValue><ssdm name="sext_ln1347_70"/></StgValue>
</operation>

<operation id="1248" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:528 %ret_V_65 = add i34 %lhs_70, i34 %sext_ln1347_70

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="1249" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:533 %r_V_322 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_71

]]></Node>
<StgValue><ssdm name="r_V_322"/></StgValue>
</operation>

<operation id="1250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="24" op_0_bw="16">
<![CDATA[
for.body55:539 %sext_ln1273_72 = sext i16 %tmp_214

]]></Node>
<StgValue><ssdm name="sext_ln1273_72"/></StgValue>
</operation>

<operation id="1251" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:540 %r_V_323 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_72

]]></Node>
<StgValue><ssdm name="r_V_323"/></StgValue>
</operation>

<operation id="1252" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:633 %ret_V_79 = add i34 %lhs_85, i34 %sext_ln1347_85

]]></Node>
<StgValue><ssdm name="ret_V_79"/></StgValue>
</operation>

<operation id="1253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:634 %tmp_240 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_79, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:635 %lhs_86 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_240, i2 0

]]></Node>
<StgValue><ssdm name="lhs_86"/></StgValue>
</operation>

<operation id="1255" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:638 %r_V_336 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_86

]]></Node>
<StgValue><ssdm name="r_V_336"/></StgValue>
</operation>

<operation id="1256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="34" op_0_bw="24">
<![CDATA[
for.body55:639 %sext_ln1347_86 = sext i24 %r_V_336

]]></Node>
<StgValue><ssdm name="sext_ln1347_86"/></StgValue>
</operation>

<operation id="1257" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:640 %ret_V_80 = add i34 %lhs_86, i34 %sext_ln1347_86

]]></Node>
<StgValue><ssdm name="ret_V_80"/></StgValue>
</operation>

<operation id="1258" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:645 %r_V_337 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_87

]]></Node>
<StgValue><ssdm name="r_V_337"/></StgValue>
</operation>

<operation id="1259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="16">
<![CDATA[
for.body55:651 %sext_ln1273_88 = sext i16 %tmp_245

]]></Node>
<StgValue><ssdm name="sext_ln1273_88"/></StgValue>
</operation>

<operation id="1260" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:652 %r_V_338 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_88

]]></Node>
<StgValue><ssdm name="r_V_338"/></StgValue>
</operation>

<operation id="1261" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:745 %ret_V_94 = add i34 %lhs_101, i34 %sext_ln1347_101

]]></Node>
<StgValue><ssdm name="ret_V_94"/></StgValue>
</operation>

<operation id="1262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:746 %tmp_271 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_94, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:747 %lhs_102 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_271, i2 0

]]></Node>
<StgValue><ssdm name="lhs_102"/></StgValue>
</operation>

<operation id="1264" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:750 %r_V_351 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_102

]]></Node>
<StgValue><ssdm name="r_V_351"/></StgValue>
</operation>

<operation id="1265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="34" op_0_bw="24">
<![CDATA[
for.body55:751 %sext_ln1347_102 = sext i24 %r_V_351

]]></Node>
<StgValue><ssdm name="sext_ln1347_102"/></StgValue>
</operation>

<operation id="1266" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:752 %ret_V_95 = add i34 %lhs_102, i34 %sext_ln1347_102

]]></Node>
<StgValue><ssdm name="ret_V_95"/></StgValue>
</operation>

<operation id="1267" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:757 %r_V_352 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_103

]]></Node>
<StgValue><ssdm name="r_V_352"/></StgValue>
</operation>

<operation id="1268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="24" op_0_bw="16">
<![CDATA[
for.body55:763 %sext_ln1273_104 = sext i16 %tmp_276

]]></Node>
<StgValue><ssdm name="sext_ln1273_104"/></StgValue>
</operation>

<operation id="1269" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:764 %r_V_353 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_104

]]></Node>
<StgValue><ssdm name="r_V_353"/></StgValue>
</operation>

<operation id="1270" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:857 %ret_V_109 = add i34 %lhs_117, i34 %sext_ln1347_117

]]></Node>
<StgValue><ssdm name="ret_V_109"/></StgValue>
</operation>

<operation id="1271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:858 %tmp_302 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_109, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:859 %lhs_118 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_302, i2 0

]]></Node>
<StgValue><ssdm name="lhs_118"/></StgValue>
</operation>

<operation id="1273" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:862 %r_V_366 = mul i24 %zext_ln1273_7, i24 %sext_ln1273_118

]]></Node>
<StgValue><ssdm name="r_V_366"/></StgValue>
</operation>

<operation id="1274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="34" op_0_bw="24">
<![CDATA[
for.body55:863 %sext_ln1347_118 = sext i24 %r_V_366

]]></Node>
<StgValue><ssdm name="sext_ln1347_118"/></StgValue>
</operation>

<operation id="1275" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:864 %ret_V_110 = add i34 %lhs_118, i34 %sext_ln1347_118

]]></Node>
<StgValue><ssdm name="ret_V_110"/></StgValue>
</operation>

<operation id="1276" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:869 %r_V_367 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_119

]]></Node>
<StgValue><ssdm name="r_V_367"/></StgValue>
</operation>

<operation id="1277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="24" op_0_bw="16">
<![CDATA[
for.body55:875 %sext_ln1273_120 = sext i16 %tmp_307

]]></Node>
<StgValue><ssdm name="sext_ln1273_120"/></StgValue>
</operation>

<operation id="1278" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:876 %r_V_368 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_120

]]></Node>
<StgValue><ssdm name="r_V_368"/></StgValue>
</operation>

<operation id="1279" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:118 %ret_V_124 = add i34 %lhs_141, i34 %sext_ln1347_133

]]></Node>
<StgValue><ssdm name="ret_V_124"/></StgValue>
</operation>

<operation id="1280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:119 %tmp_338 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_124, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="1281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:120 %lhs_142 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_338, i2 0

]]></Node>
<StgValue><ssdm name="lhs_142"/></StgValue>
</operation>

<operation id="1282" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:123 %r_V_381 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_6

]]></Node>
<StgValue><ssdm name="r_V_381"/></StgValue>
</operation>

<operation id="1283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:124 %sext_ln1347_134 = sext i24 %r_V_381

]]></Node>
<StgValue><ssdm name="sext_ln1347_134"/></StgValue>
</operation>

<operation id="1284" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:125 %ret_V_125 = add i34 %lhs_142, i34 %sext_ln1347_134

]]></Node>
<StgValue><ssdm name="ret_V_125"/></StgValue>
</operation>

<operation id="1285" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:130 %r_V_382 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="r_V_382"/></StgValue>
</operation>

<operation id="1286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:136 %zext_ln1273_25 = zext i8 %tmp_343

]]></Node>
<StgValue><ssdm name="zext_ln1273_25"/></StgValue>
</operation>

<operation id="1287" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:137 %r_V_383 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_383"/></StgValue>
</operation>

<operation id="1288" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:218 %ret_V_139 = add i34 %lhs_157, i34 %sext_ln1347_149

]]></Node>
<StgValue><ssdm name="ret_V_139"/></StgValue>
</operation>

<operation id="1289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:219 %tmp_362 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_139, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="1290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:220 %lhs_158 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_362, i2 0

]]></Node>
<StgValue><ssdm name="lhs_158"/></StgValue>
</operation>

<operation id="1291" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:221 %r_V_396 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_22

]]></Node>
<StgValue><ssdm name="r_V_396"/></StgValue>
</operation>

<operation id="1292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:222 %sext_ln1347_150 = sext i24 %r_V_396

]]></Node>
<StgValue><ssdm name="sext_ln1347_150"/></StgValue>
</operation>

<operation id="1293" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:223 %ret_V_140 = add i34 %lhs_158, i34 %sext_ln1347_150

]]></Node>
<StgValue><ssdm name="ret_V_140"/></StgValue>
</operation>

<operation id="1294" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:226 %r_V_397 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_397"/></StgValue>
</operation>

<operation id="1295" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:231 %r_V_398 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_398"/></StgValue>
</operation>

<operation id="1296" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:298 %ret_V_154 = add i34 %lhs_173, i34 %sext_ln1347_165

]]></Node>
<StgValue><ssdm name="ret_V_154"/></StgValue>
</operation>

<operation id="1297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:299 %tmp_377 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_154, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="1298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:300 %lhs_174 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_377, i2 0

]]></Node>
<StgValue><ssdm name="lhs_174"/></StgValue>
</operation>

<operation id="1299" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:301 %r_V_411 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_38

]]></Node>
<StgValue><ssdm name="r_V_411"/></StgValue>
</operation>

<operation id="1300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:302 %sext_ln1347_166 = sext i24 %r_V_411

]]></Node>
<StgValue><ssdm name="sext_ln1347_166"/></StgValue>
</operation>

<operation id="1301" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:303 %ret_V_155 = add i34 %lhs_174, i34 %sext_ln1347_166

]]></Node>
<StgValue><ssdm name="ret_V_155"/></StgValue>
</operation>

<operation id="1302" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:306 %r_V_412 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_412"/></StgValue>
</operation>

<operation id="1303" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:311 %r_V_413 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_413"/></StgValue>
</operation>

<operation id="1304" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:378 %ret_V_169 = add i34 %lhs_189, i34 %sext_ln1347_181

]]></Node>
<StgValue><ssdm name="ret_V_169"/></StgValue>
</operation>

<operation id="1305" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:379 %tmp_392 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_169, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="1306" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:380 %lhs_190 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_392, i2 0

]]></Node>
<StgValue><ssdm name="lhs_190"/></StgValue>
</operation>

<operation id="1307" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:381 %r_V_426 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_54

]]></Node>
<StgValue><ssdm name="r_V_426"/></StgValue>
</operation>

<operation id="1308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:382 %sext_ln1347_182 = sext i24 %r_V_426

]]></Node>
<StgValue><ssdm name="sext_ln1347_182"/></StgValue>
</operation>

<operation id="1309" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:383 %ret_V_170 = add i34 %lhs_190, i34 %sext_ln1347_182

]]></Node>
<StgValue><ssdm name="ret_V_170"/></StgValue>
</operation>

<operation id="1310" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:386 %r_V_427 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_427"/></StgValue>
</operation>

<operation id="1311" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:391 %r_V_428 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_428"/></StgValue>
</operation>

<operation id="1312" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:458 %ret_V_184 = add i34 %lhs_205, i34 %sext_ln1347_197

]]></Node>
<StgValue><ssdm name="ret_V_184"/></StgValue>
</operation>

<operation id="1313" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:459 %tmp_407 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_184, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="1314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:460 %lhs_206 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_407, i2 0

]]></Node>
<StgValue><ssdm name="lhs_206"/></StgValue>
</operation>

<operation id="1315" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:461 %r_V_441 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_70

]]></Node>
<StgValue><ssdm name="r_V_441"/></StgValue>
</operation>

<operation id="1316" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:462 %sext_ln1347_198 = sext i24 %r_V_441

]]></Node>
<StgValue><ssdm name="sext_ln1347_198"/></StgValue>
</operation>

<operation id="1317" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:463 %ret_V_185 = add i34 %lhs_206, i34 %sext_ln1347_198

]]></Node>
<StgValue><ssdm name="ret_V_185"/></StgValue>
</operation>

<operation id="1318" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:466 %r_V_442 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_71

]]></Node>
<StgValue><ssdm name="r_V_442"/></StgValue>
</operation>

<operation id="1319" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:471 %r_V_443 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_72

]]></Node>
<StgValue><ssdm name="r_V_443"/></StgValue>
</operation>

<operation id="1320" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:538 %ret_V_199 = add i34 %lhs_221, i34 %sext_ln1347_213

]]></Node>
<StgValue><ssdm name="ret_V_199"/></StgValue>
</operation>

<operation id="1321" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:539 %tmp_422 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_199, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="1322" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:540 %lhs_222 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_422, i2 0

]]></Node>
<StgValue><ssdm name="lhs_222"/></StgValue>
</operation>

<operation id="1323" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:541 %r_V_456 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_86

]]></Node>
<StgValue><ssdm name="r_V_456"/></StgValue>
</operation>

<operation id="1324" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:542 %sext_ln1347_214 = sext i24 %r_V_456

]]></Node>
<StgValue><ssdm name="sext_ln1347_214"/></StgValue>
</operation>

<operation id="1325" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:543 %ret_V_200 = add i34 %lhs_222, i34 %sext_ln1347_214

]]></Node>
<StgValue><ssdm name="ret_V_200"/></StgValue>
</operation>

<operation id="1326" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:546 %r_V_457 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_87

]]></Node>
<StgValue><ssdm name="r_V_457"/></StgValue>
</operation>

<operation id="1327" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:551 %r_V_458 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_88

]]></Node>
<StgValue><ssdm name="r_V_458"/></StgValue>
</operation>

<operation id="1328" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:618 %ret_V_214 = add i34 %lhs_237, i34 %sext_ln1347_229

]]></Node>
<StgValue><ssdm name="ret_V_214"/></StgValue>
</operation>

<operation id="1329" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:619 %tmp_437 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_214, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="1330" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:620 %lhs_238 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_437, i2 0

]]></Node>
<StgValue><ssdm name="lhs_238"/></StgValue>
</operation>

<operation id="1331" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:621 %r_V_471 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_102

]]></Node>
<StgValue><ssdm name="r_V_471"/></StgValue>
</operation>

<operation id="1332" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:622 %sext_ln1347_230 = sext i24 %r_V_471

]]></Node>
<StgValue><ssdm name="sext_ln1347_230"/></StgValue>
</operation>

<operation id="1333" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:623 %ret_V_215 = add i34 %lhs_238, i34 %sext_ln1347_230

]]></Node>
<StgValue><ssdm name="ret_V_215"/></StgValue>
</operation>

<operation id="1334" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:626 %r_V_472 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_103

]]></Node>
<StgValue><ssdm name="r_V_472"/></StgValue>
</operation>

<operation id="1335" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:631 %r_V_473 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_104

]]></Node>
<StgValue><ssdm name="r_V_473"/></StgValue>
</operation>

<operation id="1336" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:698 %ret_V_229 = add i34 %lhs_253, i34 %sext_ln1347_245

]]></Node>
<StgValue><ssdm name="ret_V_229"/></StgValue>
</operation>

<operation id="1337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:699 %tmp_452 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_229, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="1338" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:700 %lhs_254 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_452, i2 0

]]></Node>
<StgValue><ssdm name="lhs_254"/></StgValue>
</operation>

<operation id="1339" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:701 %r_V_486 = mul i24 %zext_ln1273_23, i24 %sext_ln1273_118

]]></Node>
<StgValue><ssdm name="r_V_486"/></StgValue>
</operation>

<operation id="1340" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:702 %sext_ln1347_246 = sext i24 %r_V_486

]]></Node>
<StgValue><ssdm name="sext_ln1347_246"/></StgValue>
</operation>

<operation id="1341" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:703 %ret_V_230 = add i34 %lhs_254, i34 %sext_ln1347_246

]]></Node>
<StgValue><ssdm name="ret_V_230"/></StgValue>
</operation>

<operation id="1342" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:706 %r_V_487 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_119

]]></Node>
<StgValue><ssdm name="r_V_487"/></StgValue>
</operation>

<operation id="1343" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:711 %r_V_488 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_120

]]></Node>
<StgValue><ssdm name="r_V_488"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="1344" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:62 %ret_V_5 = add i34 %lhs_6, i34 %sext_ln1347_6

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="1345" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:63 %tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_5, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="1346" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:64 %lhs_7 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_77, i2 0

]]></Node>
<StgValue><ssdm name="lhs_7"/></StgValue>
</operation>

<operation id="1347" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:69 %r_V_262 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="r_V_262"/></StgValue>
</operation>

<operation id="1348" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="34" op_0_bw="24">
<![CDATA[
for.body55:70 %sext_ln1347_7 = sext i24 %r_V_262

]]></Node>
<StgValue><ssdm name="sext_ln1347_7"/></StgValue>
</operation>

<operation id="1349" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:71 %ret_V_6 = add i34 %lhs_7, i34 %sext_ln1347_7

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="1350" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:78 %r_V_263 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_263"/></StgValue>
</operation>

<operation id="1351" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="24" op_0_bw="8">
<![CDATA[
for.body55:85 %zext_ln1273_10 = zext i8 %tmp_85

]]></Node>
<StgValue><ssdm name="zext_ln1273_10"/></StgValue>
</operation>

<operation id="1352" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="24" op_0_bw="16">
<![CDATA[
for.body55:86 %sext_ln1273_9 = sext i16 %tmp_84

]]></Node>
<StgValue><ssdm name="sext_ln1273_9"/></StgValue>
</operation>

<operation id="1353" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:87 %r_V_264 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="1354" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:192 %ret_V_20 = add i34 %lhs_22, i34 %sext_ln1347_22

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="1355" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:193 %tmp_117 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_20, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1356" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:194 %lhs_23 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_117, i2 0

]]></Node>
<StgValue><ssdm name="lhs_23"/></StgValue>
</operation>

<operation id="1357" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:197 %r_V_277 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_277"/></StgValue>
</operation>

<operation id="1358" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="34" op_0_bw="24">
<![CDATA[
for.body55:198 %sext_ln1347_23 = sext i24 %r_V_277

]]></Node>
<StgValue><ssdm name="sext_ln1347_23"/></StgValue>
</operation>

<operation id="1359" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:199 %ret_V_21 = add i34 %lhs_23, i34 %sext_ln1347_23

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="1360" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:204 %r_V_278 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1361" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="24" op_0_bw="16">
<![CDATA[
for.body55:210 %sext_ln1273_25 = sext i16 %tmp_122

]]></Node>
<StgValue><ssdm name="sext_ln1273_25"/></StgValue>
</operation>

<operation id="1362" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:211 %r_V_279 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_279"/></StgValue>
</operation>

<operation id="1363" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:304 %ret_V_35 = add i34 %lhs_38, i34 %sext_ln1347_38

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="1364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:305 %tmp_148 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_35, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1365" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:306 %lhs_39 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_148, i2 0

]]></Node>
<StgValue><ssdm name="lhs_39"/></StgValue>
</operation>

<operation id="1366" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:309 %r_V_292 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_292"/></StgValue>
</operation>

<operation id="1367" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="34" op_0_bw="24">
<![CDATA[
for.body55:310 %sext_ln1347_39 = sext i24 %r_V_292

]]></Node>
<StgValue><ssdm name="sext_ln1347_39"/></StgValue>
</operation>

<operation id="1368" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:311 %ret_V_36 = add i34 %lhs_39, i34 %sext_ln1347_39

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="1369" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:316 %r_V_293 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_293"/></StgValue>
</operation>

<operation id="1370" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="24" op_0_bw="16">
<![CDATA[
for.body55:322 %sext_ln1273_41 = sext i16 %tmp_153

]]></Node>
<StgValue><ssdm name="sext_ln1273_41"/></StgValue>
</operation>

<operation id="1371" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:323 %r_V_294 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_294"/></StgValue>
</operation>

<operation id="1372" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:416 %ret_V_50 = add i34 %lhs_54, i34 %sext_ln1347_54

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="1373" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:417 %tmp_180 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_50, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="1374" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:418 %lhs_55 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_180, i2 0

]]></Node>
<StgValue><ssdm name="lhs_55"/></StgValue>
</operation>

<operation id="1375" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:421 %r_V_307 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_307"/></StgValue>
</operation>

<operation id="1376" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="34" op_0_bw="24">
<![CDATA[
for.body55:422 %sext_ln1347_55 = sext i24 %r_V_307

]]></Node>
<StgValue><ssdm name="sext_ln1347_55"/></StgValue>
</operation>

<operation id="1377" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:423 %ret_V_51 = add i34 %lhs_55, i34 %sext_ln1347_55

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="1378" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:428 %r_V_308 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_308"/></StgValue>
</operation>

<operation id="1379" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="24" op_0_bw="16">
<![CDATA[
for.body55:434 %sext_ln1273_57 = sext i16 %tmp_185

]]></Node>
<StgValue><ssdm name="sext_ln1273_57"/></StgValue>
</operation>

<operation id="1380" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:435 %r_V_309 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_309"/></StgValue>
</operation>

<operation id="1381" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:528 %ret_V_65 = add i34 %lhs_70, i34 %sext_ln1347_70

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="1382" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:529 %tmp_211 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_65, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:530 %lhs_71 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_211, i2 0

]]></Node>
<StgValue><ssdm name="lhs_71"/></StgValue>
</operation>

<operation id="1384" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:533 %r_V_322 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_71

]]></Node>
<StgValue><ssdm name="r_V_322"/></StgValue>
</operation>

<operation id="1385" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="34" op_0_bw="24">
<![CDATA[
for.body55:534 %sext_ln1347_71 = sext i24 %r_V_322

]]></Node>
<StgValue><ssdm name="sext_ln1347_71"/></StgValue>
</operation>

<operation id="1386" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:535 %ret_V_66 = add i34 %lhs_71, i34 %sext_ln1347_71

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="1387" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:540 %r_V_323 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_72

]]></Node>
<StgValue><ssdm name="r_V_323"/></StgValue>
</operation>

<operation id="1388" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="16">
<![CDATA[
for.body55:546 %sext_ln1273_73 = sext i16 %tmp_216

]]></Node>
<StgValue><ssdm name="sext_ln1273_73"/></StgValue>
</operation>

<operation id="1389" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:547 %r_V_324 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_73

]]></Node>
<StgValue><ssdm name="r_V_324"/></StgValue>
</operation>

<operation id="1390" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:640 %ret_V_80 = add i34 %lhs_86, i34 %sext_ln1347_86

]]></Node>
<StgValue><ssdm name="ret_V_80"/></StgValue>
</operation>

<operation id="1391" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:641 %tmp_242 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_80, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1392" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:642 %lhs_87 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_242, i2 0

]]></Node>
<StgValue><ssdm name="lhs_87"/></StgValue>
</operation>

<operation id="1393" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:645 %r_V_337 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_87

]]></Node>
<StgValue><ssdm name="r_V_337"/></StgValue>
</operation>

<operation id="1394" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="34" op_0_bw="24">
<![CDATA[
for.body55:646 %sext_ln1347_87 = sext i24 %r_V_337

]]></Node>
<StgValue><ssdm name="sext_ln1347_87"/></StgValue>
</operation>

<operation id="1395" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:647 %ret_V_81 = add i34 %lhs_87, i34 %sext_ln1347_87

]]></Node>
<StgValue><ssdm name="ret_V_81"/></StgValue>
</operation>

<operation id="1396" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:652 %r_V_338 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_88

]]></Node>
<StgValue><ssdm name="r_V_338"/></StgValue>
</operation>

<operation id="1397" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="16">
<![CDATA[
for.body55:658 %sext_ln1273_89 = sext i16 %tmp_247

]]></Node>
<StgValue><ssdm name="sext_ln1273_89"/></StgValue>
</operation>

<operation id="1398" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:659 %r_V_339 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_89

]]></Node>
<StgValue><ssdm name="r_V_339"/></StgValue>
</operation>

<operation id="1399" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:752 %ret_V_95 = add i34 %lhs_102, i34 %sext_ln1347_102

]]></Node>
<StgValue><ssdm name="ret_V_95"/></StgValue>
</operation>

<operation id="1400" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:753 %tmp_273 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_95, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1401" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:754 %lhs_103 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_273, i2 0

]]></Node>
<StgValue><ssdm name="lhs_103"/></StgValue>
</operation>

<operation id="1402" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:757 %r_V_352 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_103

]]></Node>
<StgValue><ssdm name="r_V_352"/></StgValue>
</operation>

<operation id="1403" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="34" op_0_bw="24">
<![CDATA[
for.body55:758 %sext_ln1347_103 = sext i24 %r_V_352

]]></Node>
<StgValue><ssdm name="sext_ln1347_103"/></StgValue>
</operation>

<operation id="1404" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:759 %ret_V_96 = add i34 %lhs_103, i34 %sext_ln1347_103

]]></Node>
<StgValue><ssdm name="ret_V_96"/></StgValue>
</operation>

<operation id="1405" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:764 %r_V_353 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_104

]]></Node>
<StgValue><ssdm name="r_V_353"/></StgValue>
</operation>

<operation id="1406" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="24" op_0_bw="16">
<![CDATA[
for.body55:770 %sext_ln1273_105 = sext i16 %tmp_278

]]></Node>
<StgValue><ssdm name="sext_ln1273_105"/></StgValue>
</operation>

<operation id="1407" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:771 %r_V_354 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_105

]]></Node>
<StgValue><ssdm name="r_V_354"/></StgValue>
</operation>

<operation id="1408" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:864 %ret_V_110 = add i34 %lhs_118, i34 %sext_ln1347_118

]]></Node>
<StgValue><ssdm name="ret_V_110"/></StgValue>
</operation>

<operation id="1409" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:865 %tmp_304 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_110, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1410" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:866 %lhs_119 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_304, i2 0

]]></Node>
<StgValue><ssdm name="lhs_119"/></StgValue>
</operation>

<operation id="1411" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:869 %r_V_367 = mul i24 %zext_ln1273_8, i24 %sext_ln1273_119

]]></Node>
<StgValue><ssdm name="r_V_367"/></StgValue>
</operation>

<operation id="1412" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="34" op_0_bw="24">
<![CDATA[
for.body55:870 %sext_ln1347_119 = sext i24 %r_V_367

]]></Node>
<StgValue><ssdm name="sext_ln1347_119"/></StgValue>
</operation>

<operation id="1413" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:871 %ret_V_111 = add i34 %lhs_119, i34 %sext_ln1347_119

]]></Node>
<StgValue><ssdm name="ret_V_111"/></StgValue>
</operation>

<operation id="1414" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:876 %r_V_368 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_120

]]></Node>
<StgValue><ssdm name="r_V_368"/></StgValue>
</operation>

<operation id="1415" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="24" op_0_bw="16">
<![CDATA[
for.body55:882 %sext_ln1273_121 = sext i16 %tmp_309

]]></Node>
<StgValue><ssdm name="sext_ln1273_121"/></StgValue>
</operation>

<operation id="1416" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:883 %r_V_369 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_121

]]></Node>
<StgValue><ssdm name="r_V_369"/></StgValue>
</operation>

<operation id="1417" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:125 %ret_V_125 = add i34 %lhs_142, i34 %sext_ln1347_134

]]></Node>
<StgValue><ssdm name="ret_V_125"/></StgValue>
</operation>

<operation id="1418" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:126 %tmp_340 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_125, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="1419" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:127 %lhs_143 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_340, i2 0

]]></Node>
<StgValue><ssdm name="lhs_143"/></StgValue>
</operation>

<operation id="1420" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:130 %r_V_382 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_7

]]></Node>
<StgValue><ssdm name="r_V_382"/></StgValue>
</operation>

<operation id="1421" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:131 %sext_ln1347_135 = sext i24 %r_V_382

]]></Node>
<StgValue><ssdm name="sext_ln1347_135"/></StgValue>
</operation>

<operation id="1422" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:132 %ret_V_126 = add i34 %lhs_143, i34 %sext_ln1347_135

]]></Node>
<StgValue><ssdm name="ret_V_126"/></StgValue>
</operation>

<operation id="1423" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:137 %r_V_383 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_383"/></StgValue>
</operation>

<operation id="1424" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:143 %zext_ln1273_26 = zext i8 %tmp_345

]]></Node>
<StgValue><ssdm name="zext_ln1273_26"/></StgValue>
</operation>

<operation id="1425" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:144 %r_V_384 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_384"/></StgValue>
</operation>

<operation id="1426" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:223 %ret_V_140 = add i34 %lhs_158, i34 %sext_ln1347_150

]]></Node>
<StgValue><ssdm name="ret_V_140"/></StgValue>
</operation>

<operation id="1427" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:224 %tmp_363 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_140, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="1428" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:225 %lhs_159 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_363, i2 0

]]></Node>
<StgValue><ssdm name="lhs_159"/></StgValue>
</operation>

<operation id="1429" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:226 %r_V_397 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_23

]]></Node>
<StgValue><ssdm name="r_V_397"/></StgValue>
</operation>

<operation id="1430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:227 %sext_ln1347_151 = sext i24 %r_V_397

]]></Node>
<StgValue><ssdm name="sext_ln1347_151"/></StgValue>
</operation>

<operation id="1431" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:228 %ret_V_141 = add i34 %lhs_159, i34 %sext_ln1347_151

]]></Node>
<StgValue><ssdm name="ret_V_141"/></StgValue>
</operation>

<operation id="1432" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:231 %r_V_398 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_398"/></StgValue>
</operation>

<operation id="1433" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:236 %r_V_399 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_399"/></StgValue>
</operation>

<operation id="1434" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:303 %ret_V_155 = add i34 %lhs_174, i34 %sext_ln1347_166

]]></Node>
<StgValue><ssdm name="ret_V_155"/></StgValue>
</operation>

<operation id="1435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:304 %tmp_378 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_155, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="1436" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:305 %lhs_175 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_378, i2 0

]]></Node>
<StgValue><ssdm name="lhs_175"/></StgValue>
</operation>

<operation id="1437" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:306 %r_V_412 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_39

]]></Node>
<StgValue><ssdm name="r_V_412"/></StgValue>
</operation>

<operation id="1438" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:307 %sext_ln1347_167 = sext i24 %r_V_412

]]></Node>
<StgValue><ssdm name="sext_ln1347_167"/></StgValue>
</operation>

<operation id="1439" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:308 %ret_V_156 = add i34 %lhs_175, i34 %sext_ln1347_167

]]></Node>
<StgValue><ssdm name="ret_V_156"/></StgValue>
</operation>

<operation id="1440" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:311 %r_V_413 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_413"/></StgValue>
</operation>

<operation id="1441" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:316 %r_V_414 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_414"/></StgValue>
</operation>

<operation id="1442" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:383 %ret_V_170 = add i34 %lhs_190, i34 %sext_ln1347_182

]]></Node>
<StgValue><ssdm name="ret_V_170"/></StgValue>
</operation>

<operation id="1443" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:384 %tmp_393 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_170, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="1444" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:385 %lhs_191 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_393, i2 0

]]></Node>
<StgValue><ssdm name="lhs_191"/></StgValue>
</operation>

<operation id="1445" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:386 %r_V_427 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_55

]]></Node>
<StgValue><ssdm name="r_V_427"/></StgValue>
</operation>

<operation id="1446" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:387 %sext_ln1347_183 = sext i24 %r_V_427

]]></Node>
<StgValue><ssdm name="sext_ln1347_183"/></StgValue>
</operation>

<operation id="1447" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:388 %ret_V_171 = add i34 %lhs_191, i34 %sext_ln1347_183

]]></Node>
<StgValue><ssdm name="ret_V_171"/></StgValue>
</operation>

<operation id="1448" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:391 %r_V_428 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_428"/></StgValue>
</operation>

<operation id="1449" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:396 %r_V_429 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_429"/></StgValue>
</operation>

<operation id="1450" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:463 %ret_V_185 = add i34 %lhs_206, i34 %sext_ln1347_198

]]></Node>
<StgValue><ssdm name="ret_V_185"/></StgValue>
</operation>

<operation id="1451" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:464 %tmp_408 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_185, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="1452" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:465 %lhs_207 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_408, i2 0

]]></Node>
<StgValue><ssdm name="lhs_207"/></StgValue>
</operation>

<operation id="1453" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:466 %r_V_442 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_71

]]></Node>
<StgValue><ssdm name="r_V_442"/></StgValue>
</operation>

<operation id="1454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:467 %sext_ln1347_199 = sext i24 %r_V_442

]]></Node>
<StgValue><ssdm name="sext_ln1347_199"/></StgValue>
</operation>

<operation id="1455" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:468 %ret_V_186 = add i34 %lhs_207, i34 %sext_ln1347_199

]]></Node>
<StgValue><ssdm name="ret_V_186"/></StgValue>
</operation>

<operation id="1456" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:471 %r_V_443 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_72

]]></Node>
<StgValue><ssdm name="r_V_443"/></StgValue>
</operation>

<operation id="1457" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:476 %r_V_444 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_73

]]></Node>
<StgValue><ssdm name="r_V_444"/></StgValue>
</operation>

<operation id="1458" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:543 %ret_V_200 = add i34 %lhs_222, i34 %sext_ln1347_214

]]></Node>
<StgValue><ssdm name="ret_V_200"/></StgValue>
</operation>

<operation id="1459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:544 %tmp_423 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_200, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="1460" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:545 %lhs_223 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_423, i2 0

]]></Node>
<StgValue><ssdm name="lhs_223"/></StgValue>
</operation>

<operation id="1461" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:546 %r_V_457 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_87

]]></Node>
<StgValue><ssdm name="r_V_457"/></StgValue>
</operation>

<operation id="1462" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:547 %sext_ln1347_215 = sext i24 %r_V_457

]]></Node>
<StgValue><ssdm name="sext_ln1347_215"/></StgValue>
</operation>

<operation id="1463" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:548 %ret_V_201 = add i34 %lhs_223, i34 %sext_ln1347_215

]]></Node>
<StgValue><ssdm name="ret_V_201"/></StgValue>
</operation>

<operation id="1464" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:551 %r_V_458 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_88

]]></Node>
<StgValue><ssdm name="r_V_458"/></StgValue>
</operation>

<operation id="1465" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:556 %r_V_459 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_89

]]></Node>
<StgValue><ssdm name="r_V_459"/></StgValue>
</operation>

<operation id="1466" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:623 %ret_V_215 = add i34 %lhs_238, i34 %sext_ln1347_230

]]></Node>
<StgValue><ssdm name="ret_V_215"/></StgValue>
</operation>

<operation id="1467" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:624 %tmp_438 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_215, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="1468" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:625 %lhs_239 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_438, i2 0

]]></Node>
<StgValue><ssdm name="lhs_239"/></StgValue>
</operation>

<operation id="1469" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:626 %r_V_472 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_103

]]></Node>
<StgValue><ssdm name="r_V_472"/></StgValue>
</operation>

<operation id="1470" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:627 %sext_ln1347_231 = sext i24 %r_V_472

]]></Node>
<StgValue><ssdm name="sext_ln1347_231"/></StgValue>
</operation>

<operation id="1471" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:628 %ret_V_216 = add i34 %lhs_239, i34 %sext_ln1347_231

]]></Node>
<StgValue><ssdm name="ret_V_216"/></StgValue>
</operation>

<operation id="1472" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:631 %r_V_473 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_104

]]></Node>
<StgValue><ssdm name="r_V_473"/></StgValue>
</operation>

<operation id="1473" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:636 %r_V_474 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_105

]]></Node>
<StgValue><ssdm name="r_V_474"/></StgValue>
</operation>

<operation id="1474" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:703 %ret_V_230 = add i34 %lhs_254, i34 %sext_ln1347_246

]]></Node>
<StgValue><ssdm name="ret_V_230"/></StgValue>
</operation>

<operation id="1475" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:704 %tmp_453 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_230, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="1476" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:705 %lhs_255 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_453, i2 0

]]></Node>
<StgValue><ssdm name="lhs_255"/></StgValue>
</operation>

<operation id="1477" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:706 %r_V_487 = mul i24 %zext_ln1273_24, i24 %sext_ln1273_119

]]></Node>
<StgValue><ssdm name="r_V_487"/></StgValue>
</operation>

<operation id="1478" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:707 %sext_ln1347_247 = sext i24 %r_V_487

]]></Node>
<StgValue><ssdm name="sext_ln1347_247"/></StgValue>
</operation>

<operation id="1479" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:708 %ret_V_231 = add i34 %lhs_255, i34 %sext_ln1347_247

]]></Node>
<StgValue><ssdm name="ret_V_231"/></StgValue>
</operation>

<operation id="1480" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:711 %r_V_488 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_120

]]></Node>
<StgValue><ssdm name="r_V_488"/></StgValue>
</operation>

<operation id="1481" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:716 %r_V_489 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_121

]]></Node>
<StgValue><ssdm name="r_V_489"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1482" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:71 %ret_V_6 = add i34 %lhs_7, i34 %sext_ln1347_7

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="1483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:72 %tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_6, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="1484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:73 %lhs_8 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_80, i2 0

]]></Node>
<StgValue><ssdm name="lhs_8"/></StgValue>
</operation>

<operation id="1485" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:78 %r_V_263 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_263"/></StgValue>
</operation>

<operation id="1486" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="34" op_0_bw="24">
<![CDATA[
for.body55:79 %sext_ln1347_8 = sext i24 %r_V_263

]]></Node>
<StgValue><ssdm name="sext_ln1347_8"/></StgValue>
</operation>

<operation id="1487" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:80 %ret_V_7 = add i34 %lhs_8, i34 %sext_ln1347_8

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="1488" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:87 %r_V_264 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="1489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="24" op_0_bw="8">
<![CDATA[
for.body55:94 %zext_ln1273_11 = zext i8 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln1273_11"/></StgValue>
</operation>

<operation id="1490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="24" op_0_bw="16">
<![CDATA[
for.body55:95 %sext_ln1273_10 = sext i16 %tmp_87

]]></Node>
<StgValue><ssdm name="sext_ln1273_10"/></StgValue>
</operation>

<operation id="1491" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:96 %r_V_265 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_265"/></StgValue>
</operation>

<operation id="1492" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:199 %ret_V_21 = add i34 %lhs_23, i34 %sext_ln1347_23

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="1493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:200 %tmp_119 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_21, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:201 %lhs_24 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_119, i2 0

]]></Node>
<StgValue><ssdm name="lhs_24"/></StgValue>
</operation>

<operation id="1495" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:204 %r_V_278 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_278"/></StgValue>
</operation>

<operation id="1496" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="34" op_0_bw="24">
<![CDATA[
for.body55:205 %sext_ln1347_24 = sext i24 %r_V_278

]]></Node>
<StgValue><ssdm name="sext_ln1347_24"/></StgValue>
</operation>

<operation id="1497" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:206 %ret_V_22 = add i34 %lhs_24, i34 %sext_ln1347_24

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="1498" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:211 %r_V_279 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_279"/></StgValue>
</operation>

<operation id="1499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="24" op_0_bw="16">
<![CDATA[
for.body55:217 %sext_ln1273_26 = sext i16 %tmp_124

]]></Node>
<StgValue><ssdm name="sext_ln1273_26"/></StgValue>
</operation>

<operation id="1500" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:218 %r_V_280 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1501" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:311 %ret_V_36 = add i34 %lhs_39, i34 %sext_ln1347_39

]]></Node>
<StgValue><ssdm name="ret_V_36"/></StgValue>
</operation>

<operation id="1502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:312 %tmp_150 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_36, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:313 %lhs_40 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_150, i2 0

]]></Node>
<StgValue><ssdm name="lhs_40"/></StgValue>
</operation>

<operation id="1504" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:316 %r_V_293 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_293"/></StgValue>
</operation>

<operation id="1505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="34" op_0_bw="24">
<![CDATA[
for.body55:317 %sext_ln1347_40 = sext i24 %r_V_293

]]></Node>
<StgValue><ssdm name="sext_ln1347_40"/></StgValue>
</operation>

<operation id="1506" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:318 %ret_V_37 = add i34 %lhs_40, i34 %sext_ln1347_40

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="1507" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:323 %r_V_294 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_294"/></StgValue>
</operation>

<operation id="1508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="24" op_0_bw="16">
<![CDATA[
for.body55:329 %sext_ln1273_42 = sext i16 %tmp_155

]]></Node>
<StgValue><ssdm name="sext_ln1273_42"/></StgValue>
</operation>

<operation id="1509" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:330 %r_V_295 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_295"/></StgValue>
</operation>

<operation id="1510" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:423 %ret_V_51 = add i34 %lhs_55, i34 %sext_ln1347_55

]]></Node>
<StgValue><ssdm name="ret_V_51"/></StgValue>
</operation>

<operation id="1511" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:424 %tmp_182 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_51, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="1512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:425 %lhs_56 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_182, i2 0

]]></Node>
<StgValue><ssdm name="lhs_56"/></StgValue>
</operation>

<operation id="1513" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:428 %r_V_308 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_308"/></StgValue>
</operation>

<operation id="1514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="34" op_0_bw="24">
<![CDATA[
for.body55:429 %sext_ln1347_56 = sext i24 %r_V_308

]]></Node>
<StgValue><ssdm name="sext_ln1347_56"/></StgValue>
</operation>

<operation id="1515" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:430 %ret_V_52 = add i34 %lhs_56, i34 %sext_ln1347_56

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="1516" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:435 %r_V_309 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_309"/></StgValue>
</operation>

<operation id="1517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="16">
<![CDATA[
for.body55:441 %sext_ln1273_58 = sext i16 %tmp_187

]]></Node>
<StgValue><ssdm name="sext_ln1273_58"/></StgValue>
</operation>

<operation id="1518" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:442 %r_V_310 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_310"/></StgValue>
</operation>

<operation id="1519" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:535 %ret_V_66 = add i34 %lhs_71, i34 %sext_ln1347_71

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="1520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:536 %tmp_213 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_66, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1521" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:537 %lhs_72 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_213, i2 0

]]></Node>
<StgValue><ssdm name="lhs_72"/></StgValue>
</operation>

<operation id="1522" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:540 %r_V_323 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_72

]]></Node>
<StgValue><ssdm name="r_V_323"/></StgValue>
</operation>

<operation id="1523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="34" op_0_bw="24">
<![CDATA[
for.body55:541 %sext_ln1347_72 = sext i24 %r_V_323

]]></Node>
<StgValue><ssdm name="sext_ln1347_72"/></StgValue>
</operation>

<operation id="1524" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:542 %ret_V_67 = add i34 %lhs_72, i34 %sext_ln1347_72

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="1525" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:547 %r_V_324 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_73

]]></Node>
<StgValue><ssdm name="r_V_324"/></StgValue>
</operation>

<operation id="1526" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="24" op_0_bw="16">
<![CDATA[
for.body55:553 %sext_ln1273_74 = sext i16 %tmp_218

]]></Node>
<StgValue><ssdm name="sext_ln1273_74"/></StgValue>
</operation>

<operation id="1527" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:554 %r_V_325 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_74

]]></Node>
<StgValue><ssdm name="r_V_325"/></StgValue>
</operation>

<operation id="1528" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:647 %ret_V_81 = add i34 %lhs_87, i34 %sext_ln1347_87

]]></Node>
<StgValue><ssdm name="ret_V_81"/></StgValue>
</operation>

<operation id="1529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:648 %tmp_244 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_81, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:649 %lhs_88 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_244, i2 0

]]></Node>
<StgValue><ssdm name="lhs_88"/></StgValue>
</operation>

<operation id="1531" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:652 %r_V_338 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_88

]]></Node>
<StgValue><ssdm name="r_V_338"/></StgValue>
</operation>

<operation id="1532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="34" op_0_bw="24">
<![CDATA[
for.body55:653 %sext_ln1347_88 = sext i24 %r_V_338

]]></Node>
<StgValue><ssdm name="sext_ln1347_88"/></StgValue>
</operation>

<operation id="1533" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:654 %ret_V_82 = add i34 %lhs_88, i34 %sext_ln1347_88

]]></Node>
<StgValue><ssdm name="ret_V_82"/></StgValue>
</operation>

<operation id="1534" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:659 %r_V_339 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_89

]]></Node>
<StgValue><ssdm name="r_V_339"/></StgValue>
</operation>

<operation id="1535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="24" op_0_bw="16">
<![CDATA[
for.body55:665 %sext_ln1273_90 = sext i16 %tmp_249

]]></Node>
<StgValue><ssdm name="sext_ln1273_90"/></StgValue>
</operation>

<operation id="1536" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:666 %r_V_340 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_90

]]></Node>
<StgValue><ssdm name="r_V_340"/></StgValue>
</operation>

<operation id="1537" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:759 %ret_V_96 = add i34 %lhs_103, i34 %sext_ln1347_103

]]></Node>
<StgValue><ssdm name="ret_V_96"/></StgValue>
</operation>

<operation id="1538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:760 %tmp_275 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_96, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:761 %lhs_104 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_275, i2 0

]]></Node>
<StgValue><ssdm name="lhs_104"/></StgValue>
</operation>

<operation id="1540" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:764 %r_V_353 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_104

]]></Node>
<StgValue><ssdm name="r_V_353"/></StgValue>
</operation>

<operation id="1541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="34" op_0_bw="24">
<![CDATA[
for.body55:765 %sext_ln1347_104 = sext i24 %r_V_353

]]></Node>
<StgValue><ssdm name="sext_ln1347_104"/></StgValue>
</operation>

<operation id="1542" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:766 %ret_V_97 = add i34 %lhs_104, i34 %sext_ln1347_104

]]></Node>
<StgValue><ssdm name="ret_V_97"/></StgValue>
</operation>

<operation id="1543" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:771 %r_V_354 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_105

]]></Node>
<StgValue><ssdm name="r_V_354"/></StgValue>
</operation>

<operation id="1544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="24" op_0_bw="16">
<![CDATA[
for.body55:777 %sext_ln1273_106 = sext i16 %tmp_280

]]></Node>
<StgValue><ssdm name="sext_ln1273_106"/></StgValue>
</operation>

<operation id="1545" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:778 %r_V_355 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_106

]]></Node>
<StgValue><ssdm name="r_V_355"/></StgValue>
</operation>

<operation id="1546" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:871 %ret_V_111 = add i34 %lhs_119, i34 %sext_ln1347_119

]]></Node>
<StgValue><ssdm name="ret_V_111"/></StgValue>
</operation>

<operation id="1547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:872 %tmp_306 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_111, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:873 %lhs_120 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_306, i2 0

]]></Node>
<StgValue><ssdm name="lhs_120"/></StgValue>
</operation>

<operation id="1549" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:876 %r_V_368 = mul i24 %zext_ln1273_9, i24 %sext_ln1273_120

]]></Node>
<StgValue><ssdm name="r_V_368"/></StgValue>
</operation>

<operation id="1550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="34" op_0_bw="24">
<![CDATA[
for.body55:877 %sext_ln1347_120 = sext i24 %r_V_368

]]></Node>
<StgValue><ssdm name="sext_ln1347_120"/></StgValue>
</operation>

<operation id="1551" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:878 %ret_V_112 = add i34 %lhs_120, i34 %sext_ln1347_120

]]></Node>
<StgValue><ssdm name="ret_V_112"/></StgValue>
</operation>

<operation id="1552" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:883 %r_V_369 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_121

]]></Node>
<StgValue><ssdm name="r_V_369"/></StgValue>
</operation>

<operation id="1553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="24" op_0_bw="16">
<![CDATA[
for.body55:889 %sext_ln1273_122 = sext i16 %tmp_311

]]></Node>
<StgValue><ssdm name="sext_ln1273_122"/></StgValue>
</operation>

<operation id="1554" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:890 %r_V_370 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_122

]]></Node>
<StgValue><ssdm name="r_V_370"/></StgValue>
</operation>

<operation id="1555" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:132 %ret_V_126 = add i34 %lhs_143, i34 %sext_ln1347_135

]]></Node>
<StgValue><ssdm name="ret_V_126"/></StgValue>
</operation>

<operation id="1556" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:133 %tmp_342 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_126, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="1557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:134 %lhs_144 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_342, i2 0

]]></Node>
<StgValue><ssdm name="lhs_144"/></StgValue>
</operation>

<operation id="1558" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:137 %r_V_383 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_8

]]></Node>
<StgValue><ssdm name="r_V_383"/></StgValue>
</operation>

<operation id="1559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:138 %sext_ln1347_136 = sext i24 %r_V_383

]]></Node>
<StgValue><ssdm name="sext_ln1347_136"/></StgValue>
</operation>

<operation id="1560" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:139 %ret_V_127 = add i34 %lhs_144, i34 %sext_ln1347_136

]]></Node>
<StgValue><ssdm name="ret_V_127"/></StgValue>
</operation>

<operation id="1561" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:144 %r_V_384 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_384"/></StgValue>
</operation>

<operation id="1562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:150 %zext_ln1273_27 = zext i8 %tmp_347

]]></Node>
<StgValue><ssdm name="zext_ln1273_27"/></StgValue>
</operation>

<operation id="1563" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:151 %r_V_385 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_385"/></StgValue>
</operation>

<operation id="1564" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:228 %ret_V_141 = add i34 %lhs_159, i34 %sext_ln1347_151

]]></Node>
<StgValue><ssdm name="ret_V_141"/></StgValue>
</operation>

<operation id="1565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:229 %tmp_364 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_141, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="1566" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:230 %lhs_160 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_364, i2 0

]]></Node>
<StgValue><ssdm name="lhs_160"/></StgValue>
</operation>

<operation id="1567" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:231 %r_V_398 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_24

]]></Node>
<StgValue><ssdm name="r_V_398"/></StgValue>
</operation>

<operation id="1568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:232 %sext_ln1347_152 = sext i24 %r_V_398

]]></Node>
<StgValue><ssdm name="sext_ln1347_152"/></StgValue>
</operation>

<operation id="1569" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:233 %ret_V_142 = add i34 %lhs_160, i34 %sext_ln1347_152

]]></Node>
<StgValue><ssdm name="ret_V_142"/></StgValue>
</operation>

<operation id="1570" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:236 %r_V_399 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_399"/></StgValue>
</operation>

<operation id="1571" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:241 %r_V_400 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_400"/></StgValue>
</operation>

<operation id="1572" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:308 %ret_V_156 = add i34 %lhs_175, i34 %sext_ln1347_167

]]></Node>
<StgValue><ssdm name="ret_V_156"/></StgValue>
</operation>

<operation id="1573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:309 %tmp_379 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_156, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="1574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:310 %lhs_176 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_379, i2 0

]]></Node>
<StgValue><ssdm name="lhs_176"/></StgValue>
</operation>

<operation id="1575" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:311 %r_V_413 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_40

]]></Node>
<StgValue><ssdm name="r_V_413"/></StgValue>
</operation>

<operation id="1576" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:312 %sext_ln1347_168 = sext i24 %r_V_413

]]></Node>
<StgValue><ssdm name="sext_ln1347_168"/></StgValue>
</operation>

<operation id="1577" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:313 %ret_V_157 = add i34 %lhs_176, i34 %sext_ln1347_168

]]></Node>
<StgValue><ssdm name="ret_V_157"/></StgValue>
</operation>

<operation id="1578" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:316 %r_V_414 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_414"/></StgValue>
</operation>

<operation id="1579" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:321 %r_V_415 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_415"/></StgValue>
</operation>

<operation id="1580" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:388 %ret_V_171 = add i34 %lhs_191, i34 %sext_ln1347_183

]]></Node>
<StgValue><ssdm name="ret_V_171"/></StgValue>
</operation>

<operation id="1581" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:389 %tmp_394 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_171, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:390 %lhs_192 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_394, i2 0

]]></Node>
<StgValue><ssdm name="lhs_192"/></StgValue>
</operation>

<operation id="1583" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:391 %r_V_428 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_56

]]></Node>
<StgValue><ssdm name="r_V_428"/></StgValue>
</operation>

<operation id="1584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:392 %sext_ln1347_184 = sext i24 %r_V_428

]]></Node>
<StgValue><ssdm name="sext_ln1347_184"/></StgValue>
</operation>

<operation id="1585" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:393 %ret_V_172 = add i34 %lhs_192, i34 %sext_ln1347_184

]]></Node>
<StgValue><ssdm name="ret_V_172"/></StgValue>
</operation>

<operation id="1586" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:396 %r_V_429 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_429"/></StgValue>
</operation>

<operation id="1587" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:401 %r_V_430 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_430"/></StgValue>
</operation>

<operation id="1588" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:468 %ret_V_186 = add i34 %lhs_207, i34 %sext_ln1347_199

]]></Node>
<StgValue><ssdm name="ret_V_186"/></StgValue>
</operation>

<operation id="1589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:469 %tmp_409 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_186, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="1590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:470 %lhs_208 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_409, i2 0

]]></Node>
<StgValue><ssdm name="lhs_208"/></StgValue>
</operation>

<operation id="1591" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:471 %r_V_443 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_72

]]></Node>
<StgValue><ssdm name="r_V_443"/></StgValue>
</operation>

<operation id="1592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:472 %sext_ln1347_200 = sext i24 %r_V_443

]]></Node>
<StgValue><ssdm name="sext_ln1347_200"/></StgValue>
</operation>

<operation id="1593" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:473 %ret_V_187 = add i34 %lhs_208, i34 %sext_ln1347_200

]]></Node>
<StgValue><ssdm name="ret_V_187"/></StgValue>
</operation>

<operation id="1594" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:476 %r_V_444 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_73

]]></Node>
<StgValue><ssdm name="r_V_444"/></StgValue>
</operation>

<operation id="1595" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:481 %r_V_445 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_74

]]></Node>
<StgValue><ssdm name="r_V_445"/></StgValue>
</operation>

<operation id="1596" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:548 %ret_V_201 = add i34 %lhs_223, i34 %sext_ln1347_215

]]></Node>
<StgValue><ssdm name="ret_V_201"/></StgValue>
</operation>

<operation id="1597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:549 %tmp_424 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_201, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="1598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:550 %lhs_224 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_424, i2 0

]]></Node>
<StgValue><ssdm name="lhs_224"/></StgValue>
</operation>

<operation id="1599" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:551 %r_V_458 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_88

]]></Node>
<StgValue><ssdm name="r_V_458"/></StgValue>
</operation>

<operation id="1600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:552 %sext_ln1347_216 = sext i24 %r_V_458

]]></Node>
<StgValue><ssdm name="sext_ln1347_216"/></StgValue>
</operation>

<operation id="1601" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:553 %ret_V_202 = add i34 %lhs_224, i34 %sext_ln1347_216

]]></Node>
<StgValue><ssdm name="ret_V_202"/></StgValue>
</operation>

<operation id="1602" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:556 %r_V_459 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_89

]]></Node>
<StgValue><ssdm name="r_V_459"/></StgValue>
</operation>

<operation id="1603" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:561 %r_V_460 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_90

]]></Node>
<StgValue><ssdm name="r_V_460"/></StgValue>
</operation>

<operation id="1604" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:628 %ret_V_216 = add i34 %lhs_239, i34 %sext_ln1347_231

]]></Node>
<StgValue><ssdm name="ret_V_216"/></StgValue>
</operation>

<operation id="1605" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:629 %tmp_439 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_216, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="1606" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:630 %lhs_240 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_439, i2 0

]]></Node>
<StgValue><ssdm name="lhs_240"/></StgValue>
</operation>

<operation id="1607" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:631 %r_V_473 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_104

]]></Node>
<StgValue><ssdm name="r_V_473"/></StgValue>
</operation>

<operation id="1608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:632 %sext_ln1347_232 = sext i24 %r_V_473

]]></Node>
<StgValue><ssdm name="sext_ln1347_232"/></StgValue>
</operation>

<operation id="1609" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:633 %ret_V_217 = add i34 %lhs_240, i34 %sext_ln1347_232

]]></Node>
<StgValue><ssdm name="ret_V_217"/></StgValue>
</operation>

<operation id="1610" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:636 %r_V_474 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_105

]]></Node>
<StgValue><ssdm name="r_V_474"/></StgValue>
</operation>

<operation id="1611" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:641 %r_V_475 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_106

]]></Node>
<StgValue><ssdm name="r_V_475"/></StgValue>
</operation>

<operation id="1612" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:708 %ret_V_231 = add i34 %lhs_255, i34 %sext_ln1347_247

]]></Node>
<StgValue><ssdm name="ret_V_231"/></StgValue>
</operation>

<operation id="1613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:709 %tmp_454 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_231, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="1614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:710 %lhs_256 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_454, i2 0

]]></Node>
<StgValue><ssdm name="lhs_256"/></StgValue>
</operation>

<operation id="1615" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:711 %r_V_488 = mul i24 %zext_ln1273_25, i24 %sext_ln1273_120

]]></Node>
<StgValue><ssdm name="r_V_488"/></StgValue>
</operation>

<operation id="1616" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:712 %sext_ln1347_248 = sext i24 %r_V_488

]]></Node>
<StgValue><ssdm name="sext_ln1347_248"/></StgValue>
</operation>

<operation id="1617" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:713 %ret_V_232 = add i34 %lhs_256, i34 %sext_ln1347_248

]]></Node>
<StgValue><ssdm name="ret_V_232"/></StgValue>
</operation>

<operation id="1618" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:716 %r_V_489 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_121

]]></Node>
<StgValue><ssdm name="r_V_489"/></StgValue>
</operation>

<operation id="1619" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:721 %r_V_490 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_122

]]></Node>
<StgValue><ssdm name="r_V_490"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1620" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:80 %ret_V_7 = add i34 %lhs_8, i34 %sext_ln1347_8

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="1621" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:81 %tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_7, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1622" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:82 %lhs_9 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_83, i2 0

]]></Node>
<StgValue><ssdm name="lhs_9"/></StgValue>
</operation>

<operation id="1623" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:87 %r_V_264 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_264"/></StgValue>
</operation>

<operation id="1624" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="34" op_0_bw="24">
<![CDATA[
for.body55:88 %sext_ln1347_9 = sext i24 %r_V_264

]]></Node>
<StgValue><ssdm name="sext_ln1347_9"/></StgValue>
</operation>

<operation id="1625" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:89 %ret_V_8 = add i34 %lhs_9, i34 %sext_ln1347_9

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="1626" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:96 %r_V_265 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_265"/></StgValue>
</operation>

<operation id="1627" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="8">
<![CDATA[
for.body55:103 %zext_ln1273_12 = zext i8 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln1273_12"/></StgValue>
</operation>

<operation id="1628" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="16">
<![CDATA[
for.body55:104 %sext_ln1273_11 = sext i16 %tmp_90

]]></Node>
<StgValue><ssdm name="sext_ln1273_11"/></StgValue>
</operation>

<operation id="1629" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:105 %r_V_266 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="1630" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:206 %ret_V_22 = add i34 %lhs_24, i34 %sext_ln1347_24

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="1631" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:207 %tmp_121 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_22, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1632" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:208 %lhs_25 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_121, i2 0

]]></Node>
<StgValue><ssdm name="lhs_25"/></StgValue>
</operation>

<operation id="1633" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:211 %r_V_279 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_279"/></StgValue>
</operation>

<operation id="1634" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="34" op_0_bw="24">
<![CDATA[
for.body55:212 %sext_ln1347_25 = sext i24 %r_V_279

]]></Node>
<StgValue><ssdm name="sext_ln1347_25"/></StgValue>
</operation>

<operation id="1635" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:213 %ret_V_23 = add i34 %lhs_25, i34 %sext_ln1347_25

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="1636" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:218 %r_V_280 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1637" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="16">
<![CDATA[
for.body55:224 %sext_ln1273_27 = sext i16 %tmp_126

]]></Node>
<StgValue><ssdm name="sext_ln1273_27"/></StgValue>
</operation>

<operation id="1638" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:225 %r_V_281 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_281"/></StgValue>
</operation>

<operation id="1639" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:318 %ret_V_37 = add i34 %lhs_40, i34 %sext_ln1347_40

]]></Node>
<StgValue><ssdm name="ret_V_37"/></StgValue>
</operation>

<operation id="1640" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:319 %tmp_152 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_37, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1641" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:320 %lhs_41 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_152, i2 0

]]></Node>
<StgValue><ssdm name="lhs_41"/></StgValue>
</operation>

<operation id="1642" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:323 %r_V_294 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_294"/></StgValue>
</operation>

<operation id="1643" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="34" op_0_bw="24">
<![CDATA[
for.body55:324 %sext_ln1347_41 = sext i24 %r_V_294

]]></Node>
<StgValue><ssdm name="sext_ln1347_41"/></StgValue>
</operation>

<operation id="1644" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:325 %ret_V_38 = add i34 %lhs_41, i34 %sext_ln1347_41

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="1645" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:330 %r_V_295 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_295"/></StgValue>
</operation>

<operation id="1646" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="16">
<![CDATA[
for.body55:336 %sext_ln1273_43 = sext i16 %tmp_157

]]></Node>
<StgValue><ssdm name="sext_ln1273_43"/></StgValue>
</operation>

<operation id="1647" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:337 %r_V_296 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_296"/></StgValue>
</operation>

<operation id="1648" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:430 %ret_V_52 = add i34 %lhs_56, i34 %sext_ln1347_56

]]></Node>
<StgValue><ssdm name="ret_V_52"/></StgValue>
</operation>

<operation id="1649" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:431 %tmp_184 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_52, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="1650" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:432 %lhs_57 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_184, i2 0

]]></Node>
<StgValue><ssdm name="lhs_57"/></StgValue>
</operation>

<operation id="1651" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:435 %r_V_309 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_309"/></StgValue>
</operation>

<operation id="1652" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="34" op_0_bw="24">
<![CDATA[
for.body55:436 %sext_ln1347_57 = sext i24 %r_V_309

]]></Node>
<StgValue><ssdm name="sext_ln1347_57"/></StgValue>
</operation>

<operation id="1653" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:437 %ret_V_53 = add i34 %lhs_57, i34 %sext_ln1347_57

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="1654" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:442 %r_V_310 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_310"/></StgValue>
</operation>

<operation id="1655" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="16">
<![CDATA[
for.body55:448 %sext_ln1273_59 = sext i16 %tmp_189

]]></Node>
<StgValue><ssdm name="sext_ln1273_59"/></StgValue>
</operation>

<operation id="1656" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:449 %r_V_311 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_311"/></StgValue>
</operation>

<operation id="1657" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:542 %ret_V_67 = add i34 %lhs_72, i34 %sext_ln1347_72

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="1658" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:543 %tmp_215 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_67, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1659" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:544 %lhs_73 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_215, i2 0

]]></Node>
<StgValue><ssdm name="lhs_73"/></StgValue>
</operation>

<operation id="1660" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:547 %r_V_324 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_73

]]></Node>
<StgValue><ssdm name="r_V_324"/></StgValue>
</operation>

<operation id="1661" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="34" op_0_bw="24">
<![CDATA[
for.body55:548 %sext_ln1347_73 = sext i24 %r_V_324

]]></Node>
<StgValue><ssdm name="sext_ln1347_73"/></StgValue>
</operation>

<operation id="1662" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:549 %ret_V_68 = add i34 %lhs_73, i34 %sext_ln1347_73

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="1663" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:554 %r_V_325 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_74

]]></Node>
<StgValue><ssdm name="r_V_325"/></StgValue>
</operation>

<operation id="1664" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="16">
<![CDATA[
for.body55:560 %sext_ln1273_75 = sext i16 %tmp_220

]]></Node>
<StgValue><ssdm name="sext_ln1273_75"/></StgValue>
</operation>

<operation id="1665" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:561 %r_V_326 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_75

]]></Node>
<StgValue><ssdm name="r_V_326"/></StgValue>
</operation>

<operation id="1666" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:654 %ret_V_82 = add i34 %lhs_88, i34 %sext_ln1347_88

]]></Node>
<StgValue><ssdm name="ret_V_82"/></StgValue>
</operation>

<operation id="1667" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:655 %tmp_246 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_82, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1668" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:656 %lhs_89 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_246, i2 0

]]></Node>
<StgValue><ssdm name="lhs_89"/></StgValue>
</operation>

<operation id="1669" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:659 %r_V_339 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_89

]]></Node>
<StgValue><ssdm name="r_V_339"/></StgValue>
</operation>

<operation id="1670" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="34" op_0_bw="24">
<![CDATA[
for.body55:660 %sext_ln1347_89 = sext i24 %r_V_339

]]></Node>
<StgValue><ssdm name="sext_ln1347_89"/></StgValue>
</operation>

<operation id="1671" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:661 %ret_V_83 = add i34 %lhs_89, i34 %sext_ln1347_89

]]></Node>
<StgValue><ssdm name="ret_V_83"/></StgValue>
</operation>

<operation id="1672" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:666 %r_V_340 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_90

]]></Node>
<StgValue><ssdm name="r_V_340"/></StgValue>
</operation>

<operation id="1673" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="16">
<![CDATA[
for.body55:672 %sext_ln1273_91 = sext i16 %tmp_251

]]></Node>
<StgValue><ssdm name="sext_ln1273_91"/></StgValue>
</operation>

<operation id="1674" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:673 %r_V_341 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_91

]]></Node>
<StgValue><ssdm name="r_V_341"/></StgValue>
</operation>

<operation id="1675" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:766 %ret_V_97 = add i34 %lhs_104, i34 %sext_ln1347_104

]]></Node>
<StgValue><ssdm name="ret_V_97"/></StgValue>
</operation>

<operation id="1676" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:767 %tmp_277 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_97, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1677" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:768 %lhs_105 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_277, i2 0

]]></Node>
<StgValue><ssdm name="lhs_105"/></StgValue>
</operation>

<operation id="1678" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:771 %r_V_354 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_105

]]></Node>
<StgValue><ssdm name="r_V_354"/></StgValue>
</operation>

<operation id="1679" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="34" op_0_bw="24">
<![CDATA[
for.body55:772 %sext_ln1347_105 = sext i24 %r_V_354

]]></Node>
<StgValue><ssdm name="sext_ln1347_105"/></StgValue>
</operation>

<operation id="1680" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:773 %ret_V_98 = add i34 %lhs_105, i34 %sext_ln1347_105

]]></Node>
<StgValue><ssdm name="ret_V_98"/></StgValue>
</operation>

<operation id="1681" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:778 %r_V_355 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_106

]]></Node>
<StgValue><ssdm name="r_V_355"/></StgValue>
</operation>

<operation id="1682" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="24" op_0_bw="16">
<![CDATA[
for.body55:784 %sext_ln1273_107 = sext i16 %tmp_282

]]></Node>
<StgValue><ssdm name="sext_ln1273_107"/></StgValue>
</operation>

<operation id="1683" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:785 %r_V_356 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_107

]]></Node>
<StgValue><ssdm name="r_V_356"/></StgValue>
</operation>

<operation id="1684" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:878 %ret_V_112 = add i34 %lhs_120, i34 %sext_ln1347_120

]]></Node>
<StgValue><ssdm name="ret_V_112"/></StgValue>
</operation>

<operation id="1685" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:879 %tmp_308 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_112, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1686" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:880 %lhs_121 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_308, i2 0

]]></Node>
<StgValue><ssdm name="lhs_121"/></StgValue>
</operation>

<operation id="1687" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:883 %r_V_369 = mul i24 %zext_ln1273_10, i24 %sext_ln1273_121

]]></Node>
<StgValue><ssdm name="r_V_369"/></StgValue>
</operation>

<operation id="1688" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="34" op_0_bw="24">
<![CDATA[
for.body55:884 %sext_ln1347_121 = sext i24 %r_V_369

]]></Node>
<StgValue><ssdm name="sext_ln1347_121"/></StgValue>
</operation>

<operation id="1689" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:885 %ret_V_113 = add i34 %lhs_121, i34 %sext_ln1347_121

]]></Node>
<StgValue><ssdm name="ret_V_113"/></StgValue>
</operation>

<operation id="1690" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:890 %r_V_370 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_122

]]></Node>
<StgValue><ssdm name="r_V_370"/></StgValue>
</operation>

<operation id="1691" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="16">
<![CDATA[
for.body55:896 %sext_ln1273_123 = sext i16 %tmp_313

]]></Node>
<StgValue><ssdm name="sext_ln1273_123"/></StgValue>
</operation>

<operation id="1692" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:897 %r_V_371 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_123

]]></Node>
<StgValue><ssdm name="r_V_371"/></StgValue>
</operation>

<operation id="1693" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:139 %ret_V_127 = add i34 %lhs_144, i34 %sext_ln1347_136

]]></Node>
<StgValue><ssdm name="ret_V_127"/></StgValue>
</operation>

<operation id="1694" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:140 %tmp_344 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_127, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="1695" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:141 %lhs_145 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_344, i2 0

]]></Node>
<StgValue><ssdm name="lhs_145"/></StgValue>
</operation>

<operation id="1696" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:144 %r_V_384 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_9

]]></Node>
<StgValue><ssdm name="r_V_384"/></StgValue>
</operation>

<operation id="1697" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:145 %sext_ln1347_137 = sext i24 %r_V_384

]]></Node>
<StgValue><ssdm name="sext_ln1347_137"/></StgValue>
</operation>

<operation id="1698" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:146 %ret_V_128 = add i34 %lhs_145, i34 %sext_ln1347_137

]]></Node>
<StgValue><ssdm name="ret_V_128"/></StgValue>
</operation>

<operation id="1699" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:151 %r_V_385 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_385"/></StgValue>
</operation>

<operation id="1700" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:157 %zext_ln1273_28 = zext i8 %tmp_349

]]></Node>
<StgValue><ssdm name="zext_ln1273_28"/></StgValue>
</operation>

<operation id="1701" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:158 %r_V_386 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_386"/></StgValue>
</operation>

<operation id="1702" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:233 %ret_V_142 = add i34 %lhs_160, i34 %sext_ln1347_152

]]></Node>
<StgValue><ssdm name="ret_V_142"/></StgValue>
</operation>

<operation id="1703" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:234 %tmp_365 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_142, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="1704" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:235 %lhs_161 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_365, i2 0

]]></Node>
<StgValue><ssdm name="lhs_161"/></StgValue>
</operation>

<operation id="1705" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:236 %r_V_399 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_25

]]></Node>
<StgValue><ssdm name="r_V_399"/></StgValue>
</operation>

<operation id="1706" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:237 %sext_ln1347_153 = sext i24 %r_V_399

]]></Node>
<StgValue><ssdm name="sext_ln1347_153"/></StgValue>
</operation>

<operation id="1707" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:238 %ret_V_143 = add i34 %lhs_161, i34 %sext_ln1347_153

]]></Node>
<StgValue><ssdm name="ret_V_143"/></StgValue>
</operation>

<operation id="1708" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:241 %r_V_400 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_400"/></StgValue>
</operation>

<operation id="1709" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:246 %r_V_401 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_401"/></StgValue>
</operation>

<operation id="1710" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:313 %ret_V_157 = add i34 %lhs_176, i34 %sext_ln1347_168

]]></Node>
<StgValue><ssdm name="ret_V_157"/></StgValue>
</operation>

<operation id="1711" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:314 %tmp_380 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_157, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="1712" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:315 %lhs_177 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_380, i2 0

]]></Node>
<StgValue><ssdm name="lhs_177"/></StgValue>
</operation>

<operation id="1713" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:316 %r_V_414 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_41

]]></Node>
<StgValue><ssdm name="r_V_414"/></StgValue>
</operation>

<operation id="1714" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:317 %sext_ln1347_169 = sext i24 %r_V_414

]]></Node>
<StgValue><ssdm name="sext_ln1347_169"/></StgValue>
</operation>

<operation id="1715" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:318 %ret_V_158 = add i34 %lhs_177, i34 %sext_ln1347_169

]]></Node>
<StgValue><ssdm name="ret_V_158"/></StgValue>
</operation>

<operation id="1716" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:321 %r_V_415 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_415"/></StgValue>
</operation>

<operation id="1717" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:326 %r_V_416 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_416"/></StgValue>
</operation>

<operation id="1718" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:393 %ret_V_172 = add i34 %lhs_192, i34 %sext_ln1347_184

]]></Node>
<StgValue><ssdm name="ret_V_172"/></StgValue>
</operation>

<operation id="1719" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:394 %tmp_395 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_172, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1720" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:395 %lhs_193 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_395, i2 0

]]></Node>
<StgValue><ssdm name="lhs_193"/></StgValue>
</operation>

<operation id="1721" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:396 %r_V_429 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_57

]]></Node>
<StgValue><ssdm name="r_V_429"/></StgValue>
</operation>

<operation id="1722" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:397 %sext_ln1347_185 = sext i24 %r_V_429

]]></Node>
<StgValue><ssdm name="sext_ln1347_185"/></StgValue>
</operation>

<operation id="1723" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:398 %ret_V_173 = add i34 %lhs_193, i34 %sext_ln1347_185

]]></Node>
<StgValue><ssdm name="ret_V_173"/></StgValue>
</operation>

<operation id="1724" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:401 %r_V_430 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_430"/></StgValue>
</operation>

<operation id="1725" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:406 %r_V_431 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_431"/></StgValue>
</operation>

<operation id="1726" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:473 %ret_V_187 = add i34 %lhs_208, i34 %sext_ln1347_200

]]></Node>
<StgValue><ssdm name="ret_V_187"/></StgValue>
</operation>

<operation id="1727" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:474 %tmp_410 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_187, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="1728" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:475 %lhs_209 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_410, i2 0

]]></Node>
<StgValue><ssdm name="lhs_209"/></StgValue>
</operation>

<operation id="1729" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:476 %r_V_444 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_73

]]></Node>
<StgValue><ssdm name="r_V_444"/></StgValue>
</operation>

<operation id="1730" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:477 %sext_ln1347_201 = sext i24 %r_V_444

]]></Node>
<StgValue><ssdm name="sext_ln1347_201"/></StgValue>
</operation>

<operation id="1731" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:478 %ret_V_188 = add i34 %lhs_209, i34 %sext_ln1347_201

]]></Node>
<StgValue><ssdm name="ret_V_188"/></StgValue>
</operation>

<operation id="1732" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:481 %r_V_445 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_74

]]></Node>
<StgValue><ssdm name="r_V_445"/></StgValue>
</operation>

<operation id="1733" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:486 %r_V_446 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_75

]]></Node>
<StgValue><ssdm name="r_V_446"/></StgValue>
</operation>

<operation id="1734" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:553 %ret_V_202 = add i34 %lhs_224, i34 %sext_ln1347_216

]]></Node>
<StgValue><ssdm name="ret_V_202"/></StgValue>
</operation>

<operation id="1735" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:554 %tmp_425 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_202, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="1736" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:555 %lhs_225 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_425, i2 0

]]></Node>
<StgValue><ssdm name="lhs_225"/></StgValue>
</operation>

<operation id="1737" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:556 %r_V_459 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_89

]]></Node>
<StgValue><ssdm name="r_V_459"/></StgValue>
</operation>

<operation id="1738" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:557 %sext_ln1347_217 = sext i24 %r_V_459

]]></Node>
<StgValue><ssdm name="sext_ln1347_217"/></StgValue>
</operation>

<operation id="1739" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:558 %ret_V_203 = add i34 %lhs_225, i34 %sext_ln1347_217

]]></Node>
<StgValue><ssdm name="ret_V_203"/></StgValue>
</operation>

<operation id="1740" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:561 %r_V_460 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_90

]]></Node>
<StgValue><ssdm name="r_V_460"/></StgValue>
</operation>

<operation id="1741" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:566 %r_V_461 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_91

]]></Node>
<StgValue><ssdm name="r_V_461"/></StgValue>
</operation>

<operation id="1742" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:633 %ret_V_217 = add i34 %lhs_240, i34 %sext_ln1347_232

]]></Node>
<StgValue><ssdm name="ret_V_217"/></StgValue>
</operation>

<operation id="1743" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:634 %tmp_440 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_217, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="1744" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:635 %lhs_241 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_440, i2 0

]]></Node>
<StgValue><ssdm name="lhs_241"/></StgValue>
</operation>

<operation id="1745" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:636 %r_V_474 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_105

]]></Node>
<StgValue><ssdm name="r_V_474"/></StgValue>
</operation>

<operation id="1746" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:637 %sext_ln1347_233 = sext i24 %r_V_474

]]></Node>
<StgValue><ssdm name="sext_ln1347_233"/></StgValue>
</operation>

<operation id="1747" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:638 %ret_V_218 = add i34 %lhs_241, i34 %sext_ln1347_233

]]></Node>
<StgValue><ssdm name="ret_V_218"/></StgValue>
</operation>

<operation id="1748" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:641 %r_V_475 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_106

]]></Node>
<StgValue><ssdm name="r_V_475"/></StgValue>
</operation>

<operation id="1749" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:646 %r_V_476 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_107

]]></Node>
<StgValue><ssdm name="r_V_476"/></StgValue>
</operation>

<operation id="1750" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:713 %ret_V_232 = add i34 %lhs_256, i34 %sext_ln1347_248

]]></Node>
<StgValue><ssdm name="ret_V_232"/></StgValue>
</operation>

<operation id="1751" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:714 %tmp_455 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_232, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="1752" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:715 %lhs_257 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_455, i2 0

]]></Node>
<StgValue><ssdm name="lhs_257"/></StgValue>
</operation>

<operation id="1753" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:716 %r_V_489 = mul i24 %zext_ln1273_26, i24 %sext_ln1273_121

]]></Node>
<StgValue><ssdm name="r_V_489"/></StgValue>
</operation>

<operation id="1754" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:717 %sext_ln1347_249 = sext i24 %r_V_489

]]></Node>
<StgValue><ssdm name="sext_ln1347_249"/></StgValue>
</operation>

<operation id="1755" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:718 %ret_V_233 = add i34 %lhs_257, i34 %sext_ln1347_249

]]></Node>
<StgValue><ssdm name="ret_V_233"/></StgValue>
</operation>

<operation id="1756" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:721 %r_V_490 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_122

]]></Node>
<StgValue><ssdm name="r_V_490"/></StgValue>
</operation>

<operation id="1757" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:726 %r_V_491 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_123

]]></Node>
<StgValue><ssdm name="r_V_491"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1758" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:89 %ret_V_8 = add i34 %lhs_9, i34 %sext_ln1347_9

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="1759" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:90 %tmp_86 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_8, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="1760" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:91 %lhs_10 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_86, i2 0

]]></Node>
<StgValue><ssdm name="lhs_10"/></StgValue>
</operation>

<operation id="1761" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:96 %r_V_265 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_265"/></StgValue>
</operation>

<operation id="1762" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="34" op_0_bw="24">
<![CDATA[
for.body55:97 %sext_ln1347_10 = sext i24 %r_V_265

]]></Node>
<StgValue><ssdm name="sext_ln1347_10"/></StgValue>
</operation>

<operation id="1763" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:98 %ret_V_9 = add i34 %lhs_10, i34 %sext_ln1347_10

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="1764" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:105 %r_V_266 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="1765" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="8">
<![CDATA[
for.body55:112 %zext_ln1273_13 = zext i8 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln1273_13"/></StgValue>
</operation>

<operation id="1766" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="24" op_0_bw="16">
<![CDATA[
for.body55:113 %sext_ln1273_12 = sext i16 %tmp_93

]]></Node>
<StgValue><ssdm name="sext_ln1273_12"/></StgValue>
</operation>

<operation id="1767" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:114 %r_V_267 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_267"/></StgValue>
</operation>

<operation id="1768" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:213 %ret_V_23 = add i34 %lhs_25, i34 %sext_ln1347_25

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="1769" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:214 %tmp_123 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_23, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1770" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:215 %lhs_26 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_123, i2 0

]]></Node>
<StgValue><ssdm name="lhs_26"/></StgValue>
</operation>

<operation id="1771" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:218 %r_V_280 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_280"/></StgValue>
</operation>

<operation id="1772" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="34" op_0_bw="24">
<![CDATA[
for.body55:219 %sext_ln1347_26 = sext i24 %r_V_280

]]></Node>
<StgValue><ssdm name="sext_ln1347_26"/></StgValue>
</operation>

<operation id="1773" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:220 %ret_V_24 = add i34 %lhs_26, i34 %sext_ln1347_26

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="1774" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:225 %r_V_281 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_281"/></StgValue>
</operation>

<operation id="1775" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="16">
<![CDATA[
for.body55:231 %sext_ln1273_28 = sext i16 %tmp_128

]]></Node>
<StgValue><ssdm name="sext_ln1273_28"/></StgValue>
</operation>

<operation id="1776" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:232 %r_V_282 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="1777" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:325 %ret_V_38 = add i34 %lhs_41, i34 %sext_ln1347_41

]]></Node>
<StgValue><ssdm name="ret_V_38"/></StgValue>
</operation>

<operation id="1778" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:326 %tmp_154 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_38, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1779" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:327 %lhs_42 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_154, i2 0

]]></Node>
<StgValue><ssdm name="lhs_42"/></StgValue>
</operation>

<operation id="1780" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:330 %r_V_295 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_295"/></StgValue>
</operation>

<operation id="1781" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="34" op_0_bw="24">
<![CDATA[
for.body55:331 %sext_ln1347_42 = sext i24 %r_V_295

]]></Node>
<StgValue><ssdm name="sext_ln1347_42"/></StgValue>
</operation>

<operation id="1782" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:332 %ret_V_39 = add i34 %lhs_42, i34 %sext_ln1347_42

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="1783" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:337 %r_V_296 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_296"/></StgValue>
</operation>

<operation id="1784" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="16">
<![CDATA[
for.body55:343 %sext_ln1273_44 = sext i16 %tmp_159

]]></Node>
<StgValue><ssdm name="sext_ln1273_44"/></StgValue>
</operation>

<operation id="1785" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:344 %r_V_297 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_297"/></StgValue>
</operation>

<operation id="1786" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:437 %ret_V_53 = add i34 %lhs_57, i34 %sext_ln1347_57

]]></Node>
<StgValue><ssdm name="ret_V_53"/></StgValue>
</operation>

<operation id="1787" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:438 %tmp_186 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_53, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="1788" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:439 %lhs_58 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_186, i2 0

]]></Node>
<StgValue><ssdm name="lhs_58"/></StgValue>
</operation>

<operation id="1789" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:442 %r_V_310 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_310"/></StgValue>
</operation>

<operation id="1790" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="34" op_0_bw="24">
<![CDATA[
for.body55:443 %sext_ln1347_58 = sext i24 %r_V_310

]]></Node>
<StgValue><ssdm name="sext_ln1347_58"/></StgValue>
</operation>

<operation id="1791" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:444 %ret_V_54 = add i34 %lhs_58, i34 %sext_ln1347_58

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="1792" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:449 %r_V_311 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_311"/></StgValue>
</operation>

<operation id="1793" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="24" op_0_bw="16">
<![CDATA[
for.body55:455 %sext_ln1273_60 = sext i16 %tmp_191

]]></Node>
<StgValue><ssdm name="sext_ln1273_60"/></StgValue>
</operation>

<operation id="1794" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:456 %r_V_312 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_312"/></StgValue>
</operation>

<operation id="1795" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:549 %ret_V_68 = add i34 %lhs_73, i34 %sext_ln1347_73

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="1796" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:550 %tmp_217 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_68, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1797" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:551 %lhs_74 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_217, i2 0

]]></Node>
<StgValue><ssdm name="lhs_74"/></StgValue>
</operation>

<operation id="1798" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:554 %r_V_325 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_74

]]></Node>
<StgValue><ssdm name="r_V_325"/></StgValue>
</operation>

<operation id="1799" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="34" op_0_bw="24">
<![CDATA[
for.body55:555 %sext_ln1347_74 = sext i24 %r_V_325

]]></Node>
<StgValue><ssdm name="sext_ln1347_74"/></StgValue>
</operation>

<operation id="1800" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:556 %ret_V_69 = add i34 %lhs_74, i34 %sext_ln1347_74

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="1801" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:561 %r_V_326 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_75

]]></Node>
<StgValue><ssdm name="r_V_326"/></StgValue>
</operation>

<operation id="1802" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="24" op_0_bw="16">
<![CDATA[
for.body55:567 %sext_ln1273_76 = sext i16 %tmp_222

]]></Node>
<StgValue><ssdm name="sext_ln1273_76"/></StgValue>
</operation>

<operation id="1803" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:568 %r_V_327 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_76

]]></Node>
<StgValue><ssdm name="r_V_327"/></StgValue>
</operation>

<operation id="1804" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:661 %ret_V_83 = add i34 %lhs_89, i34 %sext_ln1347_89

]]></Node>
<StgValue><ssdm name="ret_V_83"/></StgValue>
</operation>

<operation id="1805" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:662 %tmp_248 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_83, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1806" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:663 %lhs_90 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_248, i2 0

]]></Node>
<StgValue><ssdm name="lhs_90"/></StgValue>
</operation>

<operation id="1807" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:666 %r_V_340 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_90

]]></Node>
<StgValue><ssdm name="r_V_340"/></StgValue>
</operation>

<operation id="1808" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="34" op_0_bw="24">
<![CDATA[
for.body55:667 %sext_ln1347_90 = sext i24 %r_V_340

]]></Node>
<StgValue><ssdm name="sext_ln1347_90"/></StgValue>
</operation>

<operation id="1809" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:668 %ret_V_84 = add i34 %lhs_90, i34 %sext_ln1347_90

]]></Node>
<StgValue><ssdm name="ret_V_84"/></StgValue>
</operation>

<operation id="1810" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:673 %r_V_341 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_91

]]></Node>
<StgValue><ssdm name="r_V_341"/></StgValue>
</operation>

<operation id="1811" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="24" op_0_bw="16">
<![CDATA[
for.body55:679 %sext_ln1273_92 = sext i16 %tmp_253

]]></Node>
<StgValue><ssdm name="sext_ln1273_92"/></StgValue>
</operation>

<operation id="1812" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:680 %r_V_342 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_92

]]></Node>
<StgValue><ssdm name="r_V_342"/></StgValue>
</operation>

<operation id="1813" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:773 %ret_V_98 = add i34 %lhs_105, i34 %sext_ln1347_105

]]></Node>
<StgValue><ssdm name="ret_V_98"/></StgValue>
</operation>

<operation id="1814" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:774 %tmp_279 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_98, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1815" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:775 %lhs_106 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_279, i2 0

]]></Node>
<StgValue><ssdm name="lhs_106"/></StgValue>
</operation>

<operation id="1816" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:778 %r_V_355 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_106

]]></Node>
<StgValue><ssdm name="r_V_355"/></StgValue>
</operation>

<operation id="1817" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="34" op_0_bw="24">
<![CDATA[
for.body55:779 %sext_ln1347_106 = sext i24 %r_V_355

]]></Node>
<StgValue><ssdm name="sext_ln1347_106"/></StgValue>
</operation>

<operation id="1818" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:780 %ret_V_99 = add i34 %lhs_106, i34 %sext_ln1347_106

]]></Node>
<StgValue><ssdm name="ret_V_99"/></StgValue>
</operation>

<operation id="1819" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:785 %r_V_356 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_107

]]></Node>
<StgValue><ssdm name="r_V_356"/></StgValue>
</operation>

<operation id="1820" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="24" op_0_bw="16">
<![CDATA[
for.body55:791 %sext_ln1273_108 = sext i16 %tmp_284

]]></Node>
<StgValue><ssdm name="sext_ln1273_108"/></StgValue>
</operation>

<operation id="1821" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:792 %r_V_357 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_108

]]></Node>
<StgValue><ssdm name="r_V_357"/></StgValue>
</operation>

<operation id="1822" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:885 %ret_V_113 = add i34 %lhs_121, i34 %sext_ln1347_121

]]></Node>
<StgValue><ssdm name="ret_V_113"/></StgValue>
</operation>

<operation id="1823" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:886 %tmp_310 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_113, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1824" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:887 %lhs_122 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_310, i2 0

]]></Node>
<StgValue><ssdm name="lhs_122"/></StgValue>
</operation>

<operation id="1825" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:890 %r_V_370 = mul i24 %zext_ln1273_11, i24 %sext_ln1273_122

]]></Node>
<StgValue><ssdm name="r_V_370"/></StgValue>
</operation>

<operation id="1826" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="34" op_0_bw="24">
<![CDATA[
for.body55:891 %sext_ln1347_122 = sext i24 %r_V_370

]]></Node>
<StgValue><ssdm name="sext_ln1347_122"/></StgValue>
</operation>

<operation id="1827" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:892 %ret_V_114 = add i34 %lhs_122, i34 %sext_ln1347_122

]]></Node>
<StgValue><ssdm name="ret_V_114"/></StgValue>
</operation>

<operation id="1828" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:897 %r_V_371 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_123

]]></Node>
<StgValue><ssdm name="r_V_371"/></StgValue>
</operation>

<operation id="1829" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="24" op_0_bw="16">
<![CDATA[
for.body55:903 %sext_ln1273_124 = sext i16 %tmp_315

]]></Node>
<StgValue><ssdm name="sext_ln1273_124"/></StgValue>
</operation>

<operation id="1830" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:904 %r_V_372 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_124

]]></Node>
<StgValue><ssdm name="r_V_372"/></StgValue>
</operation>

<operation id="1831" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:146 %ret_V_128 = add i34 %lhs_145, i34 %sext_ln1347_137

]]></Node>
<StgValue><ssdm name="ret_V_128"/></StgValue>
</operation>

<operation id="1832" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:147 %tmp_346 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_128, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="1833" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:148 %lhs_146 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_346, i2 0

]]></Node>
<StgValue><ssdm name="lhs_146"/></StgValue>
</operation>

<operation id="1834" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:151 %r_V_385 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_10

]]></Node>
<StgValue><ssdm name="r_V_385"/></StgValue>
</operation>

<operation id="1835" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:152 %sext_ln1347_138 = sext i24 %r_V_385

]]></Node>
<StgValue><ssdm name="sext_ln1347_138"/></StgValue>
</operation>

<operation id="1836" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:153 %ret_V_129 = add i34 %lhs_146, i34 %sext_ln1347_138

]]></Node>
<StgValue><ssdm name="ret_V_129"/></StgValue>
</operation>

<operation id="1837" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:158 %r_V_386 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_386"/></StgValue>
</operation>

<operation id="1838" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:164 %zext_ln1273_29 = zext i8 %tmp_351

]]></Node>
<StgValue><ssdm name="zext_ln1273_29"/></StgValue>
</operation>

<operation id="1839" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:165 %r_V_387 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_387"/></StgValue>
</operation>

<operation id="1840" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:238 %ret_V_143 = add i34 %lhs_161, i34 %sext_ln1347_153

]]></Node>
<StgValue><ssdm name="ret_V_143"/></StgValue>
</operation>

<operation id="1841" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:239 %tmp_366 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_143, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="1842" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:240 %lhs_162 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_366, i2 0

]]></Node>
<StgValue><ssdm name="lhs_162"/></StgValue>
</operation>

<operation id="1843" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:241 %r_V_400 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_26

]]></Node>
<StgValue><ssdm name="r_V_400"/></StgValue>
</operation>

<operation id="1844" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:242 %sext_ln1347_154 = sext i24 %r_V_400

]]></Node>
<StgValue><ssdm name="sext_ln1347_154"/></StgValue>
</operation>

<operation id="1845" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:243 %ret_V_144 = add i34 %lhs_162, i34 %sext_ln1347_154

]]></Node>
<StgValue><ssdm name="ret_V_144"/></StgValue>
</operation>

<operation id="1846" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:246 %r_V_401 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_401"/></StgValue>
</operation>

<operation id="1847" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:251 %r_V_402 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_402"/></StgValue>
</operation>

<operation id="1848" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:318 %ret_V_158 = add i34 %lhs_177, i34 %sext_ln1347_169

]]></Node>
<StgValue><ssdm name="ret_V_158"/></StgValue>
</operation>

<operation id="1849" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:319 %tmp_381 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_158, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="1850" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:320 %lhs_178 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_381, i2 0

]]></Node>
<StgValue><ssdm name="lhs_178"/></StgValue>
</operation>

<operation id="1851" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:321 %r_V_415 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_42

]]></Node>
<StgValue><ssdm name="r_V_415"/></StgValue>
</operation>

<operation id="1852" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:322 %sext_ln1347_170 = sext i24 %r_V_415

]]></Node>
<StgValue><ssdm name="sext_ln1347_170"/></StgValue>
</operation>

<operation id="1853" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:323 %ret_V_159 = add i34 %lhs_178, i34 %sext_ln1347_170

]]></Node>
<StgValue><ssdm name="ret_V_159"/></StgValue>
</operation>

<operation id="1854" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:326 %r_V_416 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_416"/></StgValue>
</operation>

<operation id="1855" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:331 %r_V_417 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_417"/></StgValue>
</operation>

<operation id="1856" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:398 %ret_V_173 = add i34 %lhs_193, i34 %sext_ln1347_185

]]></Node>
<StgValue><ssdm name="ret_V_173"/></StgValue>
</operation>

<operation id="1857" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:399 %tmp_396 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_173, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1858" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:400 %lhs_194 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_396, i2 0

]]></Node>
<StgValue><ssdm name="lhs_194"/></StgValue>
</operation>

<operation id="1859" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:401 %r_V_430 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_58

]]></Node>
<StgValue><ssdm name="r_V_430"/></StgValue>
</operation>

<operation id="1860" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:402 %sext_ln1347_186 = sext i24 %r_V_430

]]></Node>
<StgValue><ssdm name="sext_ln1347_186"/></StgValue>
</operation>

<operation id="1861" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:403 %ret_V_174 = add i34 %lhs_194, i34 %sext_ln1347_186

]]></Node>
<StgValue><ssdm name="ret_V_174"/></StgValue>
</operation>

<operation id="1862" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:406 %r_V_431 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_431"/></StgValue>
</operation>

<operation id="1863" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:411 %r_V_432 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_432"/></StgValue>
</operation>

<operation id="1864" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:478 %ret_V_188 = add i34 %lhs_209, i34 %sext_ln1347_201

]]></Node>
<StgValue><ssdm name="ret_V_188"/></StgValue>
</operation>

<operation id="1865" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:479 %tmp_411 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_188, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="1866" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:480 %lhs_210 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_411, i2 0

]]></Node>
<StgValue><ssdm name="lhs_210"/></StgValue>
</operation>

<operation id="1867" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:481 %r_V_445 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_74

]]></Node>
<StgValue><ssdm name="r_V_445"/></StgValue>
</operation>

<operation id="1868" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:482 %sext_ln1347_202 = sext i24 %r_V_445

]]></Node>
<StgValue><ssdm name="sext_ln1347_202"/></StgValue>
</operation>

<operation id="1869" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:483 %ret_V_189 = add i34 %lhs_210, i34 %sext_ln1347_202

]]></Node>
<StgValue><ssdm name="ret_V_189"/></StgValue>
</operation>

<operation id="1870" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:486 %r_V_446 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_75

]]></Node>
<StgValue><ssdm name="r_V_446"/></StgValue>
</operation>

<operation id="1871" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:491 %r_V_447 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_76

]]></Node>
<StgValue><ssdm name="r_V_447"/></StgValue>
</operation>

<operation id="1872" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:558 %ret_V_203 = add i34 %lhs_225, i34 %sext_ln1347_217

]]></Node>
<StgValue><ssdm name="ret_V_203"/></StgValue>
</operation>

<operation id="1873" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:559 %tmp_426 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_203, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="1874" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:560 %lhs_226 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_426, i2 0

]]></Node>
<StgValue><ssdm name="lhs_226"/></StgValue>
</operation>

<operation id="1875" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:561 %r_V_460 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_90

]]></Node>
<StgValue><ssdm name="r_V_460"/></StgValue>
</operation>

<operation id="1876" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:562 %sext_ln1347_218 = sext i24 %r_V_460

]]></Node>
<StgValue><ssdm name="sext_ln1347_218"/></StgValue>
</operation>

<operation id="1877" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:563 %ret_V_204 = add i34 %lhs_226, i34 %sext_ln1347_218

]]></Node>
<StgValue><ssdm name="ret_V_204"/></StgValue>
</operation>

<operation id="1878" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:566 %r_V_461 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_91

]]></Node>
<StgValue><ssdm name="r_V_461"/></StgValue>
</operation>

<operation id="1879" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:571 %r_V_462 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_92

]]></Node>
<StgValue><ssdm name="r_V_462"/></StgValue>
</operation>

<operation id="1880" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:638 %ret_V_218 = add i34 %lhs_241, i34 %sext_ln1347_233

]]></Node>
<StgValue><ssdm name="ret_V_218"/></StgValue>
</operation>

<operation id="1881" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:639 %tmp_441 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_218, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="1882" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:640 %lhs_242 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_441, i2 0

]]></Node>
<StgValue><ssdm name="lhs_242"/></StgValue>
</operation>

<operation id="1883" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:641 %r_V_475 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_106

]]></Node>
<StgValue><ssdm name="r_V_475"/></StgValue>
</operation>

<operation id="1884" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:642 %sext_ln1347_234 = sext i24 %r_V_475

]]></Node>
<StgValue><ssdm name="sext_ln1347_234"/></StgValue>
</operation>

<operation id="1885" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:643 %ret_V_219 = add i34 %lhs_242, i34 %sext_ln1347_234

]]></Node>
<StgValue><ssdm name="ret_V_219"/></StgValue>
</operation>

<operation id="1886" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:646 %r_V_476 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_107

]]></Node>
<StgValue><ssdm name="r_V_476"/></StgValue>
</operation>

<operation id="1887" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:651 %r_V_477 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_108

]]></Node>
<StgValue><ssdm name="r_V_477"/></StgValue>
</operation>

<operation id="1888" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:718 %ret_V_233 = add i34 %lhs_257, i34 %sext_ln1347_249

]]></Node>
<StgValue><ssdm name="ret_V_233"/></StgValue>
</operation>

<operation id="1889" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:719 %tmp_456 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_233, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="1890" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:720 %lhs_258 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_456, i2 0

]]></Node>
<StgValue><ssdm name="lhs_258"/></StgValue>
</operation>

<operation id="1891" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:721 %r_V_490 = mul i24 %zext_ln1273_27, i24 %sext_ln1273_122

]]></Node>
<StgValue><ssdm name="r_V_490"/></StgValue>
</operation>

<operation id="1892" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:722 %sext_ln1347_250 = sext i24 %r_V_490

]]></Node>
<StgValue><ssdm name="sext_ln1347_250"/></StgValue>
</operation>

<operation id="1893" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:723 %ret_V_234 = add i34 %lhs_258, i34 %sext_ln1347_250

]]></Node>
<StgValue><ssdm name="ret_V_234"/></StgValue>
</operation>

<operation id="1894" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:726 %r_V_491 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_123

]]></Node>
<StgValue><ssdm name="r_V_491"/></StgValue>
</operation>

<operation id="1895" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:731 %r_V_492 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_124

]]></Node>
<StgValue><ssdm name="r_V_492"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1896" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:98 %ret_V_9 = add i34 %lhs_10, i34 %sext_ln1347_10

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="1897" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:99 %tmp_89 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_9, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="1898" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:100 %lhs_11 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_89, i2 0

]]></Node>
<StgValue><ssdm name="lhs_11"/></StgValue>
</operation>

<operation id="1899" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:105 %r_V_266 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_266"/></StgValue>
</operation>

<operation id="1900" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="34" op_0_bw="24">
<![CDATA[
for.body55:106 %sext_ln1347_11 = sext i24 %r_V_266

]]></Node>
<StgValue><ssdm name="sext_ln1347_11"/></StgValue>
</operation>

<operation id="1901" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:107 %ret_V_10 = add i34 %lhs_11, i34 %sext_ln1347_11

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="1902" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:114 %r_V_267 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_267"/></StgValue>
</operation>

<operation id="1903" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="24" op_0_bw="8">
<![CDATA[
for.body55:121 %zext_ln1273_14 = zext i8 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln1273_14"/></StgValue>
</operation>

<operation id="1904" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="24" op_0_bw="16">
<![CDATA[
for.body55:122 %sext_ln1273_13 = sext i16 %tmp_96

]]></Node>
<StgValue><ssdm name="sext_ln1273_13"/></StgValue>
</operation>

<operation id="1905" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:123 %r_V_268 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="1906" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:220 %ret_V_24 = add i34 %lhs_26, i34 %sext_ln1347_26

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="1907" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:221 %tmp_125 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_24, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1908" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:222 %lhs_27 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_125, i2 0

]]></Node>
<StgValue><ssdm name="lhs_27"/></StgValue>
</operation>

<operation id="1909" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:225 %r_V_281 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_281"/></StgValue>
</operation>

<operation id="1910" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="34" op_0_bw="24">
<![CDATA[
for.body55:226 %sext_ln1347_27 = sext i24 %r_V_281

]]></Node>
<StgValue><ssdm name="sext_ln1347_27"/></StgValue>
</operation>

<operation id="1911" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:227 %ret_V_25 = add i34 %lhs_27, i34 %sext_ln1347_27

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="1912" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:232 %r_V_282 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="1913" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="16">
<![CDATA[
for.body55:238 %sext_ln1273_29 = sext i16 %tmp_130

]]></Node>
<StgValue><ssdm name="sext_ln1273_29"/></StgValue>
</operation>

<operation id="1914" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:239 %r_V_283 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_283"/></StgValue>
</operation>

<operation id="1915" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:332 %ret_V_39 = add i34 %lhs_42, i34 %sext_ln1347_42

]]></Node>
<StgValue><ssdm name="ret_V_39"/></StgValue>
</operation>

<operation id="1916" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:333 %tmp_156 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_39, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1917" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:334 %lhs_43 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_156, i2 0

]]></Node>
<StgValue><ssdm name="lhs_43"/></StgValue>
</operation>

<operation id="1918" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:337 %r_V_296 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_296"/></StgValue>
</operation>

<operation id="1919" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="34" op_0_bw="24">
<![CDATA[
for.body55:338 %sext_ln1347_43 = sext i24 %r_V_296

]]></Node>
<StgValue><ssdm name="sext_ln1347_43"/></StgValue>
</operation>

<operation id="1920" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:339 %ret_V_40 = add i34 %lhs_43, i34 %sext_ln1347_43

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="1921" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:344 %r_V_297 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_297"/></StgValue>
</operation>

<operation id="1922" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="24" op_0_bw="16">
<![CDATA[
for.body55:350 %sext_ln1273_45 = sext i16 %tmp_161

]]></Node>
<StgValue><ssdm name="sext_ln1273_45"/></StgValue>
</operation>

<operation id="1923" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:351 %r_V_298 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_298"/></StgValue>
</operation>

<operation id="1924" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:444 %ret_V_54 = add i34 %lhs_58, i34 %sext_ln1347_58

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="1925" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:445 %tmp_188 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_54, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="1926" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:446 %lhs_59 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_188, i2 0

]]></Node>
<StgValue><ssdm name="lhs_59"/></StgValue>
</operation>

<operation id="1927" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:449 %r_V_311 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_311"/></StgValue>
</operation>

<operation id="1928" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="34" op_0_bw="24">
<![CDATA[
for.body55:450 %sext_ln1347_59 = sext i24 %r_V_311

]]></Node>
<StgValue><ssdm name="sext_ln1347_59"/></StgValue>
</operation>

<operation id="1929" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:451 %ret_V_55 = add i34 %lhs_59, i34 %sext_ln1347_59

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="1930" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:456 %r_V_312 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_312"/></StgValue>
</operation>

<operation id="1931" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="24" op_0_bw="16">
<![CDATA[
for.body55:462 %sext_ln1273_61 = sext i16 %tmp_193

]]></Node>
<StgValue><ssdm name="sext_ln1273_61"/></StgValue>
</operation>

<operation id="1932" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:463 %r_V_313 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_313"/></StgValue>
</operation>

<operation id="1933" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:556 %ret_V_69 = add i34 %lhs_74, i34 %sext_ln1347_74

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="1934" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:557 %tmp_219 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_69, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1935" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:558 %lhs_75 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_219, i2 0

]]></Node>
<StgValue><ssdm name="lhs_75"/></StgValue>
</operation>

<operation id="1936" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:561 %r_V_326 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_75

]]></Node>
<StgValue><ssdm name="r_V_326"/></StgValue>
</operation>

<operation id="1937" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="34" op_0_bw="24">
<![CDATA[
for.body55:562 %sext_ln1347_75 = sext i24 %r_V_326

]]></Node>
<StgValue><ssdm name="sext_ln1347_75"/></StgValue>
</operation>

<operation id="1938" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:563 %ret_V_70 = add i34 %lhs_75, i34 %sext_ln1347_75

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="1939" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:568 %r_V_327 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_76

]]></Node>
<StgValue><ssdm name="r_V_327"/></StgValue>
</operation>

<operation id="1940" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="24" op_0_bw="16">
<![CDATA[
for.body55:574 %sext_ln1273_77 = sext i16 %tmp_224

]]></Node>
<StgValue><ssdm name="sext_ln1273_77"/></StgValue>
</operation>

<operation id="1941" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:575 %r_V_328 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_77

]]></Node>
<StgValue><ssdm name="r_V_328"/></StgValue>
</operation>

<operation id="1942" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:668 %ret_V_84 = add i34 %lhs_90, i34 %sext_ln1347_90

]]></Node>
<StgValue><ssdm name="ret_V_84"/></StgValue>
</operation>

<operation id="1943" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:669 %tmp_250 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_84, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1944" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:670 %lhs_91 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_250, i2 0

]]></Node>
<StgValue><ssdm name="lhs_91"/></StgValue>
</operation>

<operation id="1945" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:673 %r_V_341 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_91

]]></Node>
<StgValue><ssdm name="r_V_341"/></StgValue>
</operation>

<operation id="1946" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="34" op_0_bw="24">
<![CDATA[
for.body55:674 %sext_ln1347_91 = sext i24 %r_V_341

]]></Node>
<StgValue><ssdm name="sext_ln1347_91"/></StgValue>
</operation>

<operation id="1947" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:675 %ret_V_85 = add i34 %lhs_91, i34 %sext_ln1347_91

]]></Node>
<StgValue><ssdm name="ret_V_85"/></StgValue>
</operation>

<operation id="1948" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:680 %r_V_342 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_92

]]></Node>
<StgValue><ssdm name="r_V_342"/></StgValue>
</operation>

<operation id="1949" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="16">
<![CDATA[
for.body55:686 %sext_ln1273_93 = sext i16 %tmp_255

]]></Node>
<StgValue><ssdm name="sext_ln1273_93"/></StgValue>
</operation>

<operation id="1950" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:687 %r_V_343 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_93

]]></Node>
<StgValue><ssdm name="r_V_343"/></StgValue>
</operation>

<operation id="1951" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:780 %ret_V_99 = add i34 %lhs_106, i34 %sext_ln1347_106

]]></Node>
<StgValue><ssdm name="ret_V_99"/></StgValue>
</operation>

<operation id="1952" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:781 %tmp_281 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_99, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1953" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:782 %lhs_107 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_281, i2 0

]]></Node>
<StgValue><ssdm name="lhs_107"/></StgValue>
</operation>

<operation id="1954" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:785 %r_V_356 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_107

]]></Node>
<StgValue><ssdm name="r_V_356"/></StgValue>
</operation>

<operation id="1955" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="34" op_0_bw="24">
<![CDATA[
for.body55:786 %sext_ln1347_107 = sext i24 %r_V_356

]]></Node>
<StgValue><ssdm name="sext_ln1347_107"/></StgValue>
</operation>

<operation id="1956" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:787 %ret_V_100 = add i34 %lhs_107, i34 %sext_ln1347_107

]]></Node>
<StgValue><ssdm name="ret_V_100"/></StgValue>
</operation>

<operation id="1957" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:792 %r_V_357 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_108

]]></Node>
<StgValue><ssdm name="r_V_357"/></StgValue>
</operation>

<operation id="1958" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:892 %ret_V_114 = add i34 %lhs_122, i34 %sext_ln1347_122

]]></Node>
<StgValue><ssdm name="ret_V_114"/></StgValue>
</operation>

<operation id="1959" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:893 %tmp_312 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_114, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1960" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:894 %lhs_123 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_312, i2 0

]]></Node>
<StgValue><ssdm name="lhs_123"/></StgValue>
</operation>

<operation id="1961" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:897 %r_V_371 = mul i24 %zext_ln1273_12, i24 %sext_ln1273_123

]]></Node>
<StgValue><ssdm name="r_V_371"/></StgValue>
</operation>

<operation id="1962" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="34" op_0_bw="24">
<![CDATA[
for.body55:898 %sext_ln1347_123 = sext i24 %r_V_371

]]></Node>
<StgValue><ssdm name="sext_ln1347_123"/></StgValue>
</operation>

<operation id="1963" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:899 %ret_V_115 = add i34 %lhs_123, i34 %sext_ln1347_123

]]></Node>
<StgValue><ssdm name="ret_V_115"/></StgValue>
</operation>

<operation id="1964" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:904 %r_V_372 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_124

]]></Node>
<StgValue><ssdm name="r_V_372"/></StgValue>
</operation>

<operation id="1965" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:153 %ret_V_129 = add i34 %lhs_146, i34 %sext_ln1347_138

]]></Node>
<StgValue><ssdm name="ret_V_129"/></StgValue>
</operation>

<operation id="1966" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:154 %tmp_348 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_129, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="1967" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:155 %lhs_147 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_348, i2 0

]]></Node>
<StgValue><ssdm name="lhs_147"/></StgValue>
</operation>

<operation id="1968" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:158 %r_V_386 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_11

]]></Node>
<StgValue><ssdm name="r_V_386"/></StgValue>
</operation>

<operation id="1969" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:159 %sext_ln1347_139 = sext i24 %r_V_386

]]></Node>
<StgValue><ssdm name="sext_ln1347_139"/></StgValue>
</operation>

<operation id="1970" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:160 %ret_V_130 = add i34 %lhs_147, i34 %sext_ln1347_139

]]></Node>
<StgValue><ssdm name="ret_V_130"/></StgValue>
</operation>

<operation id="1971" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:165 %r_V_387 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_387"/></StgValue>
</operation>

<operation id="1972" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:243 %ret_V_144 = add i34 %lhs_162, i34 %sext_ln1347_154

]]></Node>
<StgValue><ssdm name="ret_V_144"/></StgValue>
</operation>

<operation id="1973" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:244 %tmp_367 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_144, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="1974" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:245 %lhs_163 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_367, i2 0

]]></Node>
<StgValue><ssdm name="lhs_163"/></StgValue>
</operation>

<operation id="1975" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:246 %r_V_401 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_27

]]></Node>
<StgValue><ssdm name="r_V_401"/></StgValue>
</operation>

<operation id="1976" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:247 %sext_ln1347_155 = sext i24 %r_V_401

]]></Node>
<StgValue><ssdm name="sext_ln1347_155"/></StgValue>
</operation>

<operation id="1977" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:248 %ret_V_145 = add i34 %lhs_163, i34 %sext_ln1347_155

]]></Node>
<StgValue><ssdm name="ret_V_145"/></StgValue>
</operation>

<operation id="1978" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:251 %r_V_402 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_402"/></StgValue>
</operation>

<operation id="1979" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:323 %ret_V_159 = add i34 %lhs_178, i34 %sext_ln1347_170

]]></Node>
<StgValue><ssdm name="ret_V_159"/></StgValue>
</operation>

<operation id="1980" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:324 %tmp_382 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_159, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="1981" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:325 %lhs_179 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_382, i2 0

]]></Node>
<StgValue><ssdm name="lhs_179"/></StgValue>
</operation>

<operation id="1982" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:326 %r_V_416 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_43

]]></Node>
<StgValue><ssdm name="r_V_416"/></StgValue>
</operation>

<operation id="1983" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:327 %sext_ln1347_171 = sext i24 %r_V_416

]]></Node>
<StgValue><ssdm name="sext_ln1347_171"/></StgValue>
</operation>

<operation id="1984" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:328 %ret_V_160 = add i34 %lhs_179, i34 %sext_ln1347_171

]]></Node>
<StgValue><ssdm name="ret_V_160"/></StgValue>
</operation>

<operation id="1985" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:331 %r_V_417 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_417"/></StgValue>
</operation>

<operation id="1986" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:403 %ret_V_174 = add i34 %lhs_194, i34 %sext_ln1347_186

]]></Node>
<StgValue><ssdm name="ret_V_174"/></StgValue>
</operation>

<operation id="1987" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:404 %tmp_397 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_174, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1988" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:405 %lhs_195 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_397, i2 0

]]></Node>
<StgValue><ssdm name="lhs_195"/></StgValue>
</operation>

<operation id="1989" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:406 %r_V_431 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_59

]]></Node>
<StgValue><ssdm name="r_V_431"/></StgValue>
</operation>

<operation id="1990" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:407 %sext_ln1347_187 = sext i24 %r_V_431

]]></Node>
<StgValue><ssdm name="sext_ln1347_187"/></StgValue>
</operation>

<operation id="1991" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:408 %ret_V_175 = add i34 %lhs_195, i34 %sext_ln1347_187

]]></Node>
<StgValue><ssdm name="ret_V_175"/></StgValue>
</operation>

<operation id="1992" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:411 %r_V_432 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_432"/></StgValue>
</operation>

<operation id="1993" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:483 %ret_V_189 = add i34 %lhs_210, i34 %sext_ln1347_202

]]></Node>
<StgValue><ssdm name="ret_V_189"/></StgValue>
</operation>

<operation id="1994" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:484 %tmp_412 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_189, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="1995" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:485 %lhs_211 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_412, i2 0

]]></Node>
<StgValue><ssdm name="lhs_211"/></StgValue>
</operation>

<operation id="1996" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:486 %r_V_446 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_75

]]></Node>
<StgValue><ssdm name="r_V_446"/></StgValue>
</operation>

<operation id="1997" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:487 %sext_ln1347_203 = sext i24 %r_V_446

]]></Node>
<StgValue><ssdm name="sext_ln1347_203"/></StgValue>
</operation>

<operation id="1998" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:488 %ret_V_190 = add i34 %lhs_211, i34 %sext_ln1347_203

]]></Node>
<StgValue><ssdm name="ret_V_190"/></StgValue>
</operation>

<operation id="1999" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:491 %r_V_447 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_76

]]></Node>
<StgValue><ssdm name="r_V_447"/></StgValue>
</operation>

<operation id="2000" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:563 %ret_V_204 = add i34 %lhs_226, i34 %sext_ln1347_218

]]></Node>
<StgValue><ssdm name="ret_V_204"/></StgValue>
</operation>

<operation id="2001" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:564 %tmp_427 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_204, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2002" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:565 %lhs_227 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_427, i2 0

]]></Node>
<StgValue><ssdm name="lhs_227"/></StgValue>
</operation>

<operation id="2003" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:566 %r_V_461 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_91

]]></Node>
<StgValue><ssdm name="r_V_461"/></StgValue>
</operation>

<operation id="2004" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:567 %sext_ln1347_219 = sext i24 %r_V_461

]]></Node>
<StgValue><ssdm name="sext_ln1347_219"/></StgValue>
</operation>

<operation id="2005" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:568 %ret_V_205 = add i34 %lhs_227, i34 %sext_ln1347_219

]]></Node>
<StgValue><ssdm name="ret_V_205"/></StgValue>
</operation>

<operation id="2006" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:571 %r_V_462 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_92

]]></Node>
<StgValue><ssdm name="r_V_462"/></StgValue>
</operation>

<operation id="2007" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:643 %ret_V_219 = add i34 %lhs_242, i34 %sext_ln1347_234

]]></Node>
<StgValue><ssdm name="ret_V_219"/></StgValue>
</operation>

<operation id="2008" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:644 %tmp_442 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_219, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2009" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:645 %lhs_243 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_442, i2 0

]]></Node>
<StgValue><ssdm name="lhs_243"/></StgValue>
</operation>

<operation id="2010" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:646 %r_V_476 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_107

]]></Node>
<StgValue><ssdm name="r_V_476"/></StgValue>
</operation>

<operation id="2011" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:647 %sext_ln1347_235 = sext i24 %r_V_476

]]></Node>
<StgValue><ssdm name="sext_ln1347_235"/></StgValue>
</operation>

<operation id="2012" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:648 %ret_V_220 = add i34 %lhs_243, i34 %sext_ln1347_235

]]></Node>
<StgValue><ssdm name="ret_V_220"/></StgValue>
</operation>

<operation id="2013" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:651 %r_V_477 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_108

]]></Node>
<StgValue><ssdm name="r_V_477"/></StgValue>
</operation>

<operation id="2014" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:723 %ret_V_234 = add i34 %lhs_258, i34 %sext_ln1347_250

]]></Node>
<StgValue><ssdm name="ret_V_234"/></StgValue>
</operation>

<operation id="2015" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:724 %tmp_457 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_234, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_457"/></StgValue>
</operation>

<operation id="2016" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:725 %lhs_259 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_457, i2 0

]]></Node>
<StgValue><ssdm name="lhs_259"/></StgValue>
</operation>

<operation id="2017" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:726 %r_V_491 = mul i24 %zext_ln1273_28, i24 %sext_ln1273_123

]]></Node>
<StgValue><ssdm name="r_V_491"/></StgValue>
</operation>

<operation id="2018" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:727 %sext_ln1347_251 = sext i24 %r_V_491

]]></Node>
<StgValue><ssdm name="sext_ln1347_251"/></StgValue>
</operation>

<operation id="2019" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:728 %ret_V_235 = add i34 %lhs_259, i34 %sext_ln1347_251

]]></Node>
<StgValue><ssdm name="ret_V_235"/></StgValue>
</operation>

<operation id="2020" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:731 %r_V_492 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_124

]]></Node>
<StgValue><ssdm name="r_V_492"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="2021" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:107 %ret_V_10 = add i34 %lhs_11, i34 %sext_ln1347_11

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="2022" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:108 %tmp_92 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_10, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="2023" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:109 %lhs_12 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_92, i2 0

]]></Node>
<StgValue><ssdm name="lhs_12"/></StgValue>
</operation>

<operation id="2024" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:114 %r_V_267 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_267"/></StgValue>
</operation>

<operation id="2025" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="34" op_0_bw="24">
<![CDATA[
for.body55:115 %sext_ln1347_12 = sext i24 %r_V_267

]]></Node>
<StgValue><ssdm name="sext_ln1347_12"/></StgValue>
</operation>

<operation id="2026" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:116 %ret_V_11 = add i34 %lhs_12, i34 %sext_ln1347_12

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="2027" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:123 %r_V_268 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="2028" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="8">
<![CDATA[
for.body55:130 %zext_ln1273_15 = zext i8 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln1273_15"/></StgValue>
</operation>

<operation id="2029" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="16">
<![CDATA[
for.body55:131 %sext_ln1273_14 = sext i16 %tmp_99

]]></Node>
<StgValue><ssdm name="sext_ln1273_14"/></StgValue>
</operation>

<operation id="2030" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:132 %r_V_269 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_269"/></StgValue>
</operation>

<operation id="2031" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:227 %ret_V_25 = add i34 %lhs_27, i34 %sext_ln1347_27

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="2032" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:228 %tmp_127 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_25, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="2033" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:229 %lhs_28 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_127, i2 0

]]></Node>
<StgValue><ssdm name="lhs_28"/></StgValue>
</operation>

<operation id="2034" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:232 %r_V_282 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_282"/></StgValue>
</operation>

<operation id="2035" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="34" op_0_bw="24">
<![CDATA[
for.body55:233 %sext_ln1347_28 = sext i24 %r_V_282

]]></Node>
<StgValue><ssdm name="sext_ln1347_28"/></StgValue>
</operation>

<operation id="2036" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:234 %ret_V_26 = add i34 %lhs_28, i34 %sext_ln1347_28

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="2037" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:239 %r_V_283 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_283"/></StgValue>
</operation>

<operation id="2038" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="24" op_0_bw="16">
<![CDATA[
for.body55:245 %sext_ln1273_30 = sext i16 %tmp_132

]]></Node>
<StgValue><ssdm name="sext_ln1273_30"/></StgValue>
</operation>

<operation id="2039" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:246 %r_V_284 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="2040" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:339 %ret_V_40 = add i34 %lhs_43, i34 %sext_ln1347_43

]]></Node>
<StgValue><ssdm name="ret_V_40"/></StgValue>
</operation>

<operation id="2041" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:340 %tmp_158 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_40, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2042" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:341 %lhs_44 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_158, i2 0

]]></Node>
<StgValue><ssdm name="lhs_44"/></StgValue>
</operation>

<operation id="2043" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:344 %r_V_297 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_297"/></StgValue>
</operation>

<operation id="2044" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="34" op_0_bw="24">
<![CDATA[
for.body55:345 %sext_ln1347_44 = sext i24 %r_V_297

]]></Node>
<StgValue><ssdm name="sext_ln1347_44"/></StgValue>
</operation>

<operation id="2045" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:346 %ret_V_41 = add i34 %lhs_44, i34 %sext_ln1347_44

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="2046" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:351 %r_V_298 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_298"/></StgValue>
</operation>

<operation id="2047" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="24" op_0_bw="16">
<![CDATA[
for.body55:357 %sext_ln1273_46 = sext i16 %tmp_163

]]></Node>
<StgValue><ssdm name="sext_ln1273_46"/></StgValue>
</operation>

<operation id="2048" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:358 %r_V_299 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_299"/></StgValue>
</operation>

<operation id="2049" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:451 %ret_V_55 = add i34 %lhs_59, i34 %sext_ln1347_59

]]></Node>
<StgValue><ssdm name="ret_V_55"/></StgValue>
</operation>

<operation id="2050" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:452 %tmp_190 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_55, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="2051" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:453 %lhs_60 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_190, i2 0

]]></Node>
<StgValue><ssdm name="lhs_60"/></StgValue>
</operation>

<operation id="2052" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:456 %r_V_312 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_312"/></StgValue>
</operation>

<operation id="2053" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="34" op_0_bw="24">
<![CDATA[
for.body55:457 %sext_ln1347_60 = sext i24 %r_V_312

]]></Node>
<StgValue><ssdm name="sext_ln1347_60"/></StgValue>
</operation>

<operation id="2054" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:458 %ret_V_56 = add i34 %lhs_60, i34 %sext_ln1347_60

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="2055" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:463 %r_V_313 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_313"/></StgValue>
</operation>

<operation id="2056" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="24" op_0_bw="16">
<![CDATA[
for.body55:469 %sext_ln1273_62 = sext i16 %tmp_195

]]></Node>
<StgValue><ssdm name="sext_ln1273_62"/></StgValue>
</operation>

<operation id="2057" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:470 %r_V_314 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_314"/></StgValue>
</operation>

<operation id="2058" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:563 %ret_V_70 = add i34 %lhs_75, i34 %sext_ln1347_75

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="2059" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:564 %tmp_221 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_70, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="2060" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:565 %lhs_76 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_221, i2 0

]]></Node>
<StgValue><ssdm name="lhs_76"/></StgValue>
</operation>

<operation id="2061" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:568 %r_V_327 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_76

]]></Node>
<StgValue><ssdm name="r_V_327"/></StgValue>
</operation>

<operation id="2062" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="34" op_0_bw="24">
<![CDATA[
for.body55:569 %sext_ln1347_76 = sext i24 %r_V_327

]]></Node>
<StgValue><ssdm name="sext_ln1347_76"/></StgValue>
</operation>

<operation id="2063" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:570 %ret_V_71 = add i34 %lhs_76, i34 %sext_ln1347_76

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="2064" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:575 %r_V_328 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_77

]]></Node>
<StgValue><ssdm name="r_V_328"/></StgValue>
</operation>

<operation id="2065" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="16">
<![CDATA[
for.body55:581 %sext_ln1273_78 = sext i16 %tmp_226

]]></Node>
<StgValue><ssdm name="sext_ln1273_78"/></StgValue>
</operation>

<operation id="2066" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:582 %r_V_329 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_78

]]></Node>
<StgValue><ssdm name="r_V_329"/></StgValue>
</operation>

<operation id="2067" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:675 %ret_V_85 = add i34 %lhs_91, i34 %sext_ln1347_91

]]></Node>
<StgValue><ssdm name="ret_V_85"/></StgValue>
</operation>

<operation id="2068" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:676 %tmp_252 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_85, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="2069" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:677 %lhs_92 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_252, i2 0

]]></Node>
<StgValue><ssdm name="lhs_92"/></StgValue>
</operation>

<operation id="2070" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:680 %r_V_342 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_92

]]></Node>
<StgValue><ssdm name="r_V_342"/></StgValue>
</operation>

<operation id="2071" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="34" op_0_bw="24">
<![CDATA[
for.body55:681 %sext_ln1347_92 = sext i24 %r_V_342

]]></Node>
<StgValue><ssdm name="sext_ln1347_92"/></StgValue>
</operation>

<operation id="2072" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:682 %ret_V_86 = add i34 %lhs_92, i34 %sext_ln1347_92

]]></Node>
<StgValue><ssdm name="ret_V_86"/></StgValue>
</operation>

<operation id="2073" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:687 %r_V_343 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_93

]]></Node>
<StgValue><ssdm name="r_V_343"/></StgValue>
</operation>

<operation id="2074" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="24" op_0_bw="16">
<![CDATA[
for.body55:693 %sext_ln1273_94 = sext i16 %tmp_257

]]></Node>
<StgValue><ssdm name="sext_ln1273_94"/></StgValue>
</operation>

<operation id="2075" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:694 %r_V_344 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_94

]]></Node>
<StgValue><ssdm name="r_V_344"/></StgValue>
</operation>

<operation id="2076" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:787 %ret_V_100 = add i34 %lhs_107, i34 %sext_ln1347_107

]]></Node>
<StgValue><ssdm name="ret_V_100"/></StgValue>
</operation>

<operation id="2077" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:788 %tmp_283 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_100, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="2078" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:789 %lhs_108 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_283, i2 0

]]></Node>
<StgValue><ssdm name="lhs_108"/></StgValue>
</operation>

<operation id="2079" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:792 %r_V_357 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_108

]]></Node>
<StgValue><ssdm name="r_V_357"/></StgValue>
</operation>

<operation id="2080" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="34" op_0_bw="24">
<![CDATA[
for.body55:793 %sext_ln1347_108 = sext i24 %r_V_357

]]></Node>
<StgValue><ssdm name="sext_ln1347_108"/></StgValue>
</operation>

<operation id="2081" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:794 %ret_V_101 = add i34 %lhs_108, i34 %sext_ln1347_108

]]></Node>
<StgValue><ssdm name="ret_V_101"/></StgValue>
</operation>

<operation id="2082" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="16">
<![CDATA[
for.body55:798 %sext_ln1273_109 = sext i16 %tmp_286

]]></Node>
<StgValue><ssdm name="sext_ln1273_109"/></StgValue>
</operation>

<operation id="2083" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:799 %r_V_358 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_109

]]></Node>
<StgValue><ssdm name="r_V_358"/></StgValue>
</operation>

<operation id="2084" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:899 %ret_V_115 = add i34 %lhs_123, i34 %sext_ln1347_123

]]></Node>
<StgValue><ssdm name="ret_V_115"/></StgValue>
</operation>

<operation id="2085" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:900 %tmp_314 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_115, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="2086" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:901 %lhs_124 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_314, i2 0

]]></Node>
<StgValue><ssdm name="lhs_124"/></StgValue>
</operation>

<operation id="2087" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:904 %r_V_372 = mul i24 %zext_ln1273_13, i24 %sext_ln1273_124

]]></Node>
<StgValue><ssdm name="r_V_372"/></StgValue>
</operation>

<operation id="2088" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="34" op_0_bw="24">
<![CDATA[
for.body55:905 %sext_ln1347_124 = sext i24 %r_V_372

]]></Node>
<StgValue><ssdm name="sext_ln1347_124"/></StgValue>
</operation>

<operation id="2089" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:906 %ret_V_116 = add i34 %lhs_124, i34 %sext_ln1347_124

]]></Node>
<StgValue><ssdm name="ret_V_116"/></StgValue>
</operation>

<operation id="2090" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="24" op_0_bw="16">
<![CDATA[
for.body55:910 %sext_ln1273_125 = sext i16 %tmp_317

]]></Node>
<StgValue><ssdm name="sext_ln1273_125"/></StgValue>
</operation>

<operation id="2091" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:911 %r_V_373 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_125

]]></Node>
<StgValue><ssdm name="r_V_373"/></StgValue>
</operation>

<operation id="2092" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:160 %ret_V_130 = add i34 %lhs_147, i34 %sext_ln1347_139

]]></Node>
<StgValue><ssdm name="ret_V_130"/></StgValue>
</operation>

<operation id="2093" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:161 %tmp_350 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_130, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2094" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:162 %lhs_148 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_350, i2 0

]]></Node>
<StgValue><ssdm name="lhs_148"/></StgValue>
</operation>

<operation id="2095" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:165 %r_V_387 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_12

]]></Node>
<StgValue><ssdm name="r_V_387"/></StgValue>
</operation>

<operation id="2096" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:166 %sext_ln1347_140 = sext i24 %r_V_387

]]></Node>
<StgValue><ssdm name="sext_ln1347_140"/></StgValue>
</operation>

<operation id="2097" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:167 %ret_V_131 = add i34 %lhs_148, i34 %sext_ln1347_140

]]></Node>
<StgValue><ssdm name="ret_V_131"/></StgValue>
</operation>

<operation id="2098" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:171 %zext_ln1273_30 = zext i8 %tmp_353

]]></Node>
<StgValue><ssdm name="zext_ln1273_30"/></StgValue>
</operation>

<operation id="2099" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:172 %r_V_388 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_388"/></StgValue>
</operation>

<operation id="2100" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:248 %ret_V_145 = add i34 %lhs_163, i34 %sext_ln1347_155

]]></Node>
<StgValue><ssdm name="ret_V_145"/></StgValue>
</operation>

<operation id="2101" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:249 %tmp_368 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_145, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2102" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:250 %lhs_164 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_368, i2 0

]]></Node>
<StgValue><ssdm name="lhs_164"/></StgValue>
</operation>

<operation id="2103" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:251 %r_V_402 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_28

]]></Node>
<StgValue><ssdm name="r_V_402"/></StgValue>
</operation>

<operation id="2104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:252 %sext_ln1347_156 = sext i24 %r_V_402

]]></Node>
<StgValue><ssdm name="sext_ln1347_156"/></StgValue>
</operation>

<operation id="2105" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:253 %ret_V_146 = add i34 %lhs_164, i34 %sext_ln1347_156

]]></Node>
<StgValue><ssdm name="ret_V_146"/></StgValue>
</operation>

<operation id="2106" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:256 %r_V_403 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_403"/></StgValue>
</operation>

<operation id="2107" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:328 %ret_V_160 = add i34 %lhs_179, i34 %sext_ln1347_171

]]></Node>
<StgValue><ssdm name="ret_V_160"/></StgValue>
</operation>

<operation id="2108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:329 %tmp_383 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_160, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="2109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:330 %lhs_180 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_383, i2 0

]]></Node>
<StgValue><ssdm name="lhs_180"/></StgValue>
</operation>

<operation id="2110" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:331 %r_V_417 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_44

]]></Node>
<StgValue><ssdm name="r_V_417"/></StgValue>
</operation>

<operation id="2111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:332 %sext_ln1347_172 = sext i24 %r_V_417

]]></Node>
<StgValue><ssdm name="sext_ln1347_172"/></StgValue>
</operation>

<operation id="2112" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:333 %ret_V_161 = add i34 %lhs_180, i34 %sext_ln1347_172

]]></Node>
<StgValue><ssdm name="ret_V_161"/></StgValue>
</operation>

<operation id="2113" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:336 %r_V_418 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_418"/></StgValue>
</operation>

<operation id="2114" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:408 %ret_V_175 = add i34 %lhs_195, i34 %sext_ln1347_187

]]></Node>
<StgValue><ssdm name="ret_V_175"/></StgValue>
</operation>

<operation id="2115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:409 %tmp_398 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_175, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="2116" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:410 %lhs_196 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_398, i2 0

]]></Node>
<StgValue><ssdm name="lhs_196"/></StgValue>
</operation>

<operation id="2117" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:411 %r_V_432 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_60

]]></Node>
<StgValue><ssdm name="r_V_432"/></StgValue>
</operation>

<operation id="2118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:412 %sext_ln1347_188 = sext i24 %r_V_432

]]></Node>
<StgValue><ssdm name="sext_ln1347_188"/></StgValue>
</operation>

<operation id="2119" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:413 %ret_V_176 = add i34 %lhs_196, i34 %sext_ln1347_188

]]></Node>
<StgValue><ssdm name="ret_V_176"/></StgValue>
</operation>

<operation id="2120" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:416 %r_V_433 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_433"/></StgValue>
</operation>

<operation id="2121" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:488 %ret_V_190 = add i34 %lhs_211, i34 %sext_ln1347_203

]]></Node>
<StgValue><ssdm name="ret_V_190"/></StgValue>
</operation>

<operation id="2122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:489 %tmp_413 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_190, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:490 %lhs_212 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_413, i2 0

]]></Node>
<StgValue><ssdm name="lhs_212"/></StgValue>
</operation>

<operation id="2124" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:491 %r_V_447 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_76

]]></Node>
<StgValue><ssdm name="r_V_447"/></StgValue>
</operation>

<operation id="2125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:492 %sext_ln1347_204 = sext i24 %r_V_447

]]></Node>
<StgValue><ssdm name="sext_ln1347_204"/></StgValue>
</operation>

<operation id="2126" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:493 %ret_V_191 = add i34 %lhs_212, i34 %sext_ln1347_204

]]></Node>
<StgValue><ssdm name="ret_V_191"/></StgValue>
</operation>

<operation id="2127" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:496 %r_V_448 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_77

]]></Node>
<StgValue><ssdm name="r_V_448"/></StgValue>
</operation>

<operation id="2128" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:568 %ret_V_205 = add i34 %lhs_227, i34 %sext_ln1347_219

]]></Node>
<StgValue><ssdm name="ret_V_205"/></StgValue>
</operation>

<operation id="2129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:569 %tmp_428 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_205, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2130" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:570 %lhs_228 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_428, i2 0

]]></Node>
<StgValue><ssdm name="lhs_228"/></StgValue>
</operation>

<operation id="2131" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:571 %r_V_462 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_92

]]></Node>
<StgValue><ssdm name="r_V_462"/></StgValue>
</operation>

<operation id="2132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:572 %sext_ln1347_220 = sext i24 %r_V_462

]]></Node>
<StgValue><ssdm name="sext_ln1347_220"/></StgValue>
</operation>

<operation id="2133" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:573 %ret_V_206 = add i34 %lhs_228, i34 %sext_ln1347_220

]]></Node>
<StgValue><ssdm name="ret_V_206"/></StgValue>
</operation>

<operation id="2134" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:576 %r_V_463 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_93

]]></Node>
<StgValue><ssdm name="r_V_463"/></StgValue>
</operation>

<operation id="2135" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:648 %ret_V_220 = add i34 %lhs_243, i34 %sext_ln1347_235

]]></Node>
<StgValue><ssdm name="ret_V_220"/></StgValue>
</operation>

<operation id="2136" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:649 %tmp_443 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_220, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2137" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:650 %lhs_244 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_443, i2 0

]]></Node>
<StgValue><ssdm name="lhs_244"/></StgValue>
</operation>

<operation id="2138" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:651 %r_V_477 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_108

]]></Node>
<StgValue><ssdm name="r_V_477"/></StgValue>
</operation>

<operation id="2139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:652 %sext_ln1347_236 = sext i24 %r_V_477

]]></Node>
<StgValue><ssdm name="sext_ln1347_236"/></StgValue>
</operation>

<operation id="2140" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:653 %ret_V_221 = add i34 %lhs_244, i34 %sext_ln1347_236

]]></Node>
<StgValue><ssdm name="ret_V_221"/></StgValue>
</operation>

<operation id="2141" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:656 %r_V_478 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_109

]]></Node>
<StgValue><ssdm name="r_V_478"/></StgValue>
</operation>

<operation id="2142" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:728 %ret_V_235 = add i34 %lhs_259, i34 %sext_ln1347_251

]]></Node>
<StgValue><ssdm name="ret_V_235"/></StgValue>
</operation>

<operation id="2143" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:729 %tmp_458 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_235, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_458"/></StgValue>
</operation>

<operation id="2144" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:730 %lhs_260 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_458, i2 0

]]></Node>
<StgValue><ssdm name="lhs_260"/></StgValue>
</operation>

<operation id="2145" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:731 %r_V_492 = mul i24 %zext_ln1273_29, i24 %sext_ln1273_124

]]></Node>
<StgValue><ssdm name="r_V_492"/></StgValue>
</operation>

<operation id="2146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:732 %sext_ln1347_252 = sext i24 %r_V_492

]]></Node>
<StgValue><ssdm name="sext_ln1347_252"/></StgValue>
</operation>

<operation id="2147" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:733 %ret_V_236 = add i34 %lhs_260, i34 %sext_ln1347_252

]]></Node>
<StgValue><ssdm name="ret_V_236"/></StgValue>
</operation>

<operation id="2148" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:736 %r_V_493 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_125

]]></Node>
<StgValue><ssdm name="r_V_493"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="2149" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:116 %ret_V_11 = add i34 %lhs_12, i34 %sext_ln1347_12

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="2150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:117 %tmp_95 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_11, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="2151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:118 %lhs_13 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_95, i2 0

]]></Node>
<StgValue><ssdm name="lhs_13"/></StgValue>
</operation>

<operation id="2152" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:123 %r_V_268 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_268"/></StgValue>
</operation>

<operation id="2153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="34" op_0_bw="24">
<![CDATA[
for.body55:124 %sext_ln1347_13 = sext i24 %r_V_268

]]></Node>
<StgValue><ssdm name="sext_ln1347_13"/></StgValue>
</operation>

<operation id="2154" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:125 %ret_V_12 = add i34 %lhs_13, i34 %sext_ln1347_13

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="2155" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:132 %r_V_269 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_269"/></StgValue>
</operation>

<operation id="2156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="24" op_0_bw="8">
<![CDATA[
for.body55:139 %zext_ln1273_16 = zext i8 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln1273_16"/></StgValue>
</operation>

<operation id="2157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="24" op_0_bw="16">
<![CDATA[
for.body55:140 %sext_ln1273_15 = sext i16 %tmp_102

]]></Node>
<StgValue><ssdm name="sext_ln1273_15"/></StgValue>
</operation>

<operation id="2158" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:141 %r_V_270 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="2159" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:234 %ret_V_26 = add i34 %lhs_28, i34 %sext_ln1347_28

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="2160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:235 %tmp_129 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_26, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="2161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:236 %lhs_29 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_129, i2 0

]]></Node>
<StgValue><ssdm name="lhs_29"/></StgValue>
</operation>

<operation id="2162" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:239 %r_V_283 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_283"/></StgValue>
</operation>

<operation id="2163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="34" op_0_bw="24">
<![CDATA[
for.body55:240 %sext_ln1347_29 = sext i24 %r_V_283

]]></Node>
<StgValue><ssdm name="sext_ln1347_29"/></StgValue>
</operation>

<operation id="2164" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:241 %ret_V_27 = add i34 %lhs_29, i34 %sext_ln1347_29

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="2165" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:246 %r_V_284 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="2166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="16">
<![CDATA[
for.body55:252 %sext_ln1273_31 = sext i16 %tmp_134

]]></Node>
<StgValue><ssdm name="sext_ln1273_31"/></StgValue>
</operation>

<operation id="2167" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:253 %r_V_285 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_285"/></StgValue>
</operation>

<operation id="2168" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:346 %ret_V_41 = add i34 %lhs_44, i34 %sext_ln1347_44

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="2169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:347 %tmp_160 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_41, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:348 %lhs_45 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_160, i2 0

]]></Node>
<StgValue><ssdm name="lhs_45"/></StgValue>
</operation>

<operation id="2171" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:351 %r_V_298 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_298"/></StgValue>
</operation>

<operation id="2172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="34" op_0_bw="24">
<![CDATA[
for.body55:352 %sext_ln1347_45 = sext i24 %r_V_298

]]></Node>
<StgValue><ssdm name="sext_ln1347_45"/></StgValue>
</operation>

<operation id="2173" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:353 %ret_V_42 = add i34 %lhs_45, i34 %sext_ln1347_45

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="2174" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:358 %r_V_299 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_299"/></StgValue>
</operation>

<operation id="2175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="16">
<![CDATA[
for.body55:364 %sext_ln1273_47 = sext i16 %tmp_165

]]></Node>
<StgValue><ssdm name="sext_ln1273_47"/></StgValue>
</operation>

<operation id="2176" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:365 %r_V_300 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_300"/></StgValue>
</operation>

<operation id="2177" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:458 %ret_V_56 = add i34 %lhs_60, i34 %sext_ln1347_60

]]></Node>
<StgValue><ssdm name="ret_V_56"/></StgValue>
</operation>

<operation id="2178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:459 %tmp_192 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_56, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="2179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:460 %lhs_61 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_192, i2 0

]]></Node>
<StgValue><ssdm name="lhs_61"/></StgValue>
</operation>

<operation id="2180" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:463 %r_V_313 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_313"/></StgValue>
</operation>

<operation id="2181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="34" op_0_bw="24">
<![CDATA[
for.body55:464 %sext_ln1347_61 = sext i24 %r_V_313

]]></Node>
<StgValue><ssdm name="sext_ln1347_61"/></StgValue>
</operation>

<operation id="2182" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:465 %ret_V_57 = add i34 %lhs_61, i34 %sext_ln1347_61

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="2183" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:470 %r_V_314 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_314"/></StgValue>
</operation>

<operation id="2184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="16">
<![CDATA[
for.body55:476 %sext_ln1273_63 = sext i16 %tmp_197

]]></Node>
<StgValue><ssdm name="sext_ln1273_63"/></StgValue>
</operation>

<operation id="2185" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:477 %r_V_315 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_315"/></StgValue>
</operation>

<operation id="2186" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:570 %ret_V_71 = add i34 %lhs_76, i34 %sext_ln1347_76

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="2187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:571 %tmp_223 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_71, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="2188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:572 %lhs_77 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_223, i2 0

]]></Node>
<StgValue><ssdm name="lhs_77"/></StgValue>
</operation>

<operation id="2189" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:575 %r_V_328 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_77

]]></Node>
<StgValue><ssdm name="r_V_328"/></StgValue>
</operation>

<operation id="2190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="34" op_0_bw="24">
<![CDATA[
for.body55:576 %sext_ln1347_77 = sext i24 %r_V_328

]]></Node>
<StgValue><ssdm name="sext_ln1347_77"/></StgValue>
</operation>

<operation id="2191" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:577 %ret_V_72 = add i34 %lhs_77, i34 %sext_ln1347_77

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="2192" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:582 %r_V_329 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_78

]]></Node>
<StgValue><ssdm name="r_V_329"/></StgValue>
</operation>

<operation id="2193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="16">
<![CDATA[
for.body55:588 %sext_ln1273_79 = sext i16 %tmp_228

]]></Node>
<StgValue><ssdm name="sext_ln1273_79"/></StgValue>
</operation>

<operation id="2194" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:589 %r_V_330 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_79

]]></Node>
<StgValue><ssdm name="r_V_330"/></StgValue>
</operation>

<operation id="2195" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:682 %ret_V_86 = add i34 %lhs_92, i34 %sext_ln1347_92

]]></Node>
<StgValue><ssdm name="ret_V_86"/></StgValue>
</operation>

<operation id="2196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:683 %tmp_254 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_86, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="2197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:684 %lhs_93 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_254, i2 0

]]></Node>
<StgValue><ssdm name="lhs_93"/></StgValue>
</operation>

<operation id="2198" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:687 %r_V_343 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_93

]]></Node>
<StgValue><ssdm name="r_V_343"/></StgValue>
</operation>

<operation id="2199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="34" op_0_bw="24">
<![CDATA[
for.body55:688 %sext_ln1347_93 = sext i24 %r_V_343

]]></Node>
<StgValue><ssdm name="sext_ln1347_93"/></StgValue>
</operation>

<operation id="2200" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:689 %ret_V_87 = add i34 %lhs_93, i34 %sext_ln1347_93

]]></Node>
<StgValue><ssdm name="ret_V_87"/></StgValue>
</operation>

<operation id="2201" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:694 %r_V_344 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_94

]]></Node>
<StgValue><ssdm name="r_V_344"/></StgValue>
</operation>

<operation id="2202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="24" op_0_bw="16">
<![CDATA[
for.body55:700 %sext_ln1273_95 = sext i16 %tmp_259

]]></Node>
<StgValue><ssdm name="sext_ln1273_95"/></StgValue>
</operation>

<operation id="2203" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:701 %r_V_345 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_95

]]></Node>
<StgValue><ssdm name="r_V_345"/></StgValue>
</operation>

<operation id="2204" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:794 %ret_V_101 = add i34 %lhs_108, i34 %sext_ln1347_108

]]></Node>
<StgValue><ssdm name="ret_V_101"/></StgValue>
</operation>

<operation id="2205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:795 %tmp_285 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_101, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="2206" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:799 %r_V_358 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_109

]]></Node>
<StgValue><ssdm name="r_V_358"/></StgValue>
</operation>

<operation id="2207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="24" op_0_bw="16">
<![CDATA[
for.body55:805 %sext_ln1273_110 = sext i16 %tmp_288

]]></Node>
<StgValue><ssdm name="sext_ln1273_110"/></StgValue>
</operation>

<operation id="2208" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:806 %r_V_359 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_110

]]></Node>
<StgValue><ssdm name="r_V_359"/></StgValue>
</operation>

<operation id="2209" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:906 %ret_V_116 = add i34 %lhs_124, i34 %sext_ln1347_124

]]></Node>
<StgValue><ssdm name="ret_V_116"/></StgValue>
</operation>

<operation id="2210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:907 %tmp_316 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_116, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="2211" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:911 %r_V_373 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_125

]]></Node>
<StgValue><ssdm name="r_V_373"/></StgValue>
</operation>

<operation id="2212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="24" op_0_bw="16">
<![CDATA[
for.body55:917 %sext_ln1273_126 = sext i16 %tmp_319

]]></Node>
<StgValue><ssdm name="sext_ln1273_126"/></StgValue>
</operation>

<operation id="2213" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:918 %r_V_374 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_126

]]></Node>
<StgValue><ssdm name="r_V_374"/></StgValue>
</operation>

<operation id="2214" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="512" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body55:929 %patches_load = load i8 %patches_addr

]]></Node>
<StgValue><ssdm name="patches_load"/></StgValue>
</operation>

<operation id="2215" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:167 %ret_V_131 = add i34 %lhs_148, i34 %sext_ln1347_140

]]></Node>
<StgValue><ssdm name="ret_V_131"/></StgValue>
</operation>

<operation id="2216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:168 %tmp_352 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_131, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2217" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:172 %r_V_388 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_388"/></StgValue>
</operation>

<operation id="2218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:178 %zext_ln1273_31 = zext i8 %tmp_355

]]></Node>
<StgValue><ssdm name="zext_ln1273_31"/></StgValue>
</operation>

<operation id="2219" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:179 %r_V_389 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_389"/></StgValue>
</operation>

<operation id="2220" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:253 %ret_V_146 = add i34 %lhs_164, i34 %sext_ln1347_156

]]></Node>
<StgValue><ssdm name="ret_V_146"/></StgValue>
</operation>

<operation id="2221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:254 %tmp_369 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_146, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2222" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:256 %r_V_403 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_403"/></StgValue>
</operation>

<operation id="2223" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:261 %r_V_404 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_404"/></StgValue>
</operation>

<operation id="2224" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:333 %ret_V_161 = add i34 %lhs_180, i34 %sext_ln1347_172

]]></Node>
<StgValue><ssdm name="ret_V_161"/></StgValue>
</operation>

<operation id="2225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:334 %tmp_384 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_161, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="2226" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:336 %r_V_418 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_418"/></StgValue>
</operation>

<operation id="2227" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:341 %r_V_419 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_419"/></StgValue>
</operation>

<operation id="2228" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:413 %ret_V_176 = add i34 %lhs_196, i34 %sext_ln1347_188

]]></Node>
<StgValue><ssdm name="ret_V_176"/></StgValue>
</operation>

<operation id="2229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:414 %tmp_399 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_176, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="2230" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:416 %r_V_433 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_433"/></StgValue>
</operation>

<operation id="2231" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:421 %r_V_434 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_434"/></StgValue>
</operation>

<operation id="2232" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:493 %ret_V_191 = add i34 %lhs_212, i34 %sext_ln1347_204

]]></Node>
<StgValue><ssdm name="ret_V_191"/></StgValue>
</operation>

<operation id="2233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:494 %tmp_414 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_191, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="2234" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:496 %r_V_448 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_77

]]></Node>
<StgValue><ssdm name="r_V_448"/></StgValue>
</operation>

<operation id="2235" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:501 %r_V_449 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_78

]]></Node>
<StgValue><ssdm name="r_V_449"/></StgValue>
</operation>

<operation id="2236" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:573 %ret_V_206 = add i34 %lhs_228, i34 %sext_ln1347_220

]]></Node>
<StgValue><ssdm name="ret_V_206"/></StgValue>
</operation>

<operation id="2237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:574 %tmp_429 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_206, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2238" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:576 %r_V_463 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_93

]]></Node>
<StgValue><ssdm name="r_V_463"/></StgValue>
</operation>

<operation id="2239" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:581 %r_V_464 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_94

]]></Node>
<StgValue><ssdm name="r_V_464"/></StgValue>
</operation>

<operation id="2240" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:653 %ret_V_221 = add i34 %lhs_244, i34 %sext_ln1347_236

]]></Node>
<StgValue><ssdm name="ret_V_221"/></StgValue>
</operation>

<operation id="2241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:654 %tmp_444 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_221, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2242" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:656 %r_V_478 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_109

]]></Node>
<StgValue><ssdm name="r_V_478"/></StgValue>
</operation>

<operation id="2243" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:661 %r_V_479 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_110

]]></Node>
<StgValue><ssdm name="r_V_479"/></StgValue>
</operation>

<operation id="2244" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:733 %ret_V_236 = add i34 %lhs_260, i34 %sext_ln1347_252

]]></Node>
<StgValue><ssdm name="ret_V_236"/></StgValue>
</operation>

<operation id="2245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:734 %tmp_459 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_236, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_459"/></StgValue>
</operation>

<operation id="2246" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:736 %r_V_493 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_125

]]></Node>
<StgValue><ssdm name="r_V_493"/></StgValue>
</operation>

<operation id="2247" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:741 %r_V_494 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_126

]]></Node>
<StgValue><ssdm name="r_V_494"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="2248" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:125 %ret_V_12 = add i34 %lhs_13, i34 %sext_ln1347_13

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="2249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:126 %tmp_98 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_12, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="2250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:127 %lhs_14 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_98, i2 0

]]></Node>
<StgValue><ssdm name="lhs_14"/></StgValue>
</operation>

<operation id="2251" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:132 %r_V_269 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_269"/></StgValue>
</operation>

<operation id="2252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="34" op_0_bw="24">
<![CDATA[
for.body55:133 %sext_ln1347_14 = sext i24 %r_V_269

]]></Node>
<StgValue><ssdm name="sext_ln1347_14"/></StgValue>
</operation>

<operation id="2253" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:134 %ret_V_13 = add i34 %lhs_14, i34 %sext_ln1347_14

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="2254" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:141 %r_V_270 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="2255" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:241 %ret_V_27 = add i34 %lhs_29, i34 %sext_ln1347_29

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="2256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:242 %tmp_131 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_27, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="2257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:243 %lhs_30 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_131, i2 0

]]></Node>
<StgValue><ssdm name="lhs_30"/></StgValue>
</operation>

<operation id="2258" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:246 %r_V_284 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_284"/></StgValue>
</operation>

<operation id="2259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="34" op_0_bw="24">
<![CDATA[
for.body55:247 %sext_ln1347_30 = sext i24 %r_V_284

]]></Node>
<StgValue><ssdm name="sext_ln1347_30"/></StgValue>
</operation>

<operation id="2260" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:248 %ret_V_28 = add i34 %lhs_30, i34 %sext_ln1347_30

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="2261" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:253 %r_V_285 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_285"/></StgValue>
</operation>

<operation id="2262" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:353 %ret_V_42 = add i34 %lhs_45, i34 %sext_ln1347_45

]]></Node>
<StgValue><ssdm name="ret_V_42"/></StgValue>
</operation>

<operation id="2263" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:354 %tmp_162 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_42, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:355 %lhs_46 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_162, i2 0

]]></Node>
<StgValue><ssdm name="lhs_46"/></StgValue>
</operation>

<operation id="2265" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:358 %r_V_299 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_299"/></StgValue>
</operation>

<operation id="2266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="34" op_0_bw="24">
<![CDATA[
for.body55:359 %sext_ln1347_46 = sext i24 %r_V_299

]]></Node>
<StgValue><ssdm name="sext_ln1347_46"/></StgValue>
</operation>

<operation id="2267" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:360 %ret_V_43 = add i34 %lhs_46, i34 %sext_ln1347_46

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="2268" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:365 %r_V_300 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_300"/></StgValue>
</operation>

<operation id="2269" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:465 %ret_V_57 = add i34 %lhs_61, i34 %sext_ln1347_61

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="2270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:466 %tmp_194 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_57, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="2271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:467 %lhs_62 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_194, i2 0

]]></Node>
<StgValue><ssdm name="lhs_62"/></StgValue>
</operation>

<operation id="2272" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:470 %r_V_314 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_314"/></StgValue>
</operation>

<operation id="2273" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="34" op_0_bw="24">
<![CDATA[
for.body55:471 %sext_ln1347_62 = sext i24 %r_V_314

]]></Node>
<StgValue><ssdm name="sext_ln1347_62"/></StgValue>
</operation>

<operation id="2274" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:472 %ret_V_58 = add i34 %lhs_62, i34 %sext_ln1347_62

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="2275" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:477 %r_V_315 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_315"/></StgValue>
</operation>

<operation id="2276" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:577 %ret_V_72 = add i34 %lhs_77, i34 %sext_ln1347_77

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="2277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:578 %tmp_225 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_72, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="2278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:579 %lhs_78 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_225, i2 0

]]></Node>
<StgValue><ssdm name="lhs_78"/></StgValue>
</operation>

<operation id="2279" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:582 %r_V_329 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_78

]]></Node>
<StgValue><ssdm name="r_V_329"/></StgValue>
</operation>

<operation id="2280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="34" op_0_bw="24">
<![CDATA[
for.body55:583 %sext_ln1347_78 = sext i24 %r_V_329

]]></Node>
<StgValue><ssdm name="sext_ln1347_78"/></StgValue>
</operation>

<operation id="2281" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:584 %ret_V_73 = add i34 %lhs_78, i34 %sext_ln1347_78

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="2282" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:589 %r_V_330 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_79

]]></Node>
<StgValue><ssdm name="r_V_330"/></StgValue>
</operation>

<operation id="2283" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:689 %ret_V_87 = add i34 %lhs_93, i34 %sext_ln1347_93

]]></Node>
<StgValue><ssdm name="ret_V_87"/></StgValue>
</operation>

<operation id="2284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:690 %tmp_256 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_87, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="2285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:691 %lhs_94 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_256, i2 0

]]></Node>
<StgValue><ssdm name="lhs_94"/></StgValue>
</operation>

<operation id="2286" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:694 %r_V_344 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_94

]]></Node>
<StgValue><ssdm name="r_V_344"/></StgValue>
</operation>

<operation id="2287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="34" op_0_bw="24">
<![CDATA[
for.body55:695 %sext_ln1347_94 = sext i24 %r_V_344

]]></Node>
<StgValue><ssdm name="sext_ln1347_94"/></StgValue>
</operation>

<operation id="2288" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:696 %ret_V_88 = add i34 %lhs_94, i34 %sext_ln1347_94

]]></Node>
<StgValue><ssdm name="ret_V_88"/></StgValue>
</operation>

<operation id="2289" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:701 %r_V_345 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_95

]]></Node>
<StgValue><ssdm name="r_V_345"/></StgValue>
</operation>

<operation id="2290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:796 %lhs_109 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_285, i2 0

]]></Node>
<StgValue><ssdm name="lhs_109"/></StgValue>
</operation>

<operation id="2291" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:799 %r_V_358 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_109

]]></Node>
<StgValue><ssdm name="r_V_358"/></StgValue>
</operation>

<operation id="2292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="34" op_0_bw="24">
<![CDATA[
for.body55:800 %sext_ln1347_109 = sext i24 %r_V_358

]]></Node>
<StgValue><ssdm name="sext_ln1347_109"/></StgValue>
</operation>

<operation id="2293" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:801 %ret_V_102 = add i34 %lhs_109, i34 %sext_ln1347_109

]]></Node>
<StgValue><ssdm name="ret_V_102"/></StgValue>
</operation>

<operation id="2294" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:806 %r_V_359 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_110

]]></Node>
<StgValue><ssdm name="r_V_359"/></StgValue>
</operation>

<operation id="2295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:908 %lhs_125 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_316, i2 0

]]></Node>
<StgValue><ssdm name="lhs_125"/></StgValue>
</operation>

<operation id="2296" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:911 %r_V_373 = mul i24 %zext_ln1273_14, i24 %sext_ln1273_125

]]></Node>
<StgValue><ssdm name="r_V_373"/></StgValue>
</operation>

<operation id="2297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="34" op_0_bw="24">
<![CDATA[
for.body55:912 %sext_ln1347_125 = sext i24 %r_V_373

]]></Node>
<StgValue><ssdm name="sext_ln1347_125"/></StgValue>
</operation>

<operation id="2298" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:913 %ret_V_117 = add i34 %lhs_125, i34 %sext_ln1347_125

]]></Node>
<StgValue><ssdm name="ret_V_117"/></StgValue>
</operation>

<operation id="2299" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:918 %r_V_374 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_126

]]></Node>
<StgValue><ssdm name="r_V_374"/></StgValue>
</operation>

<operation id="2300" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="512" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body55:929 %patches_load = load i8 %patches_addr

]]></Node>
<StgValue><ssdm name="patches_load"/></StgValue>
</operation>

<operation id="2301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="32" op_0_bw="512">
<![CDATA[
for.body55:930 %lhs_128 = trunc i512 %patches_load

]]></Node>
<StgValue><ssdm name="lhs_128"/></StgValue>
</operation>

<operation id="2302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:169 %lhs_149 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_352, i2 0

]]></Node>
<StgValue><ssdm name="lhs_149"/></StgValue>
</operation>

<operation id="2303" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:172 %r_V_388 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_13

]]></Node>
<StgValue><ssdm name="r_V_388"/></StgValue>
</operation>

<operation id="2304" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:173 %sext_ln1347_141 = sext i24 %r_V_388

]]></Node>
<StgValue><ssdm name="sext_ln1347_141"/></StgValue>
</operation>

<operation id="2305" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:174 %ret_V_132 = add i34 %lhs_149, i34 %sext_ln1347_141

]]></Node>
<StgValue><ssdm name="ret_V_132"/></StgValue>
</operation>

<operation id="2306" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:179 %r_V_389 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_389"/></StgValue>
</operation>

<operation id="2307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:255 %lhs_165 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_369, i2 0

]]></Node>
<StgValue><ssdm name="lhs_165"/></StgValue>
</operation>

<operation id="2308" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:256 %r_V_403 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_29

]]></Node>
<StgValue><ssdm name="r_V_403"/></StgValue>
</operation>

<operation id="2309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:257 %sext_ln1347_157 = sext i24 %r_V_403

]]></Node>
<StgValue><ssdm name="sext_ln1347_157"/></StgValue>
</operation>

<operation id="2310" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:258 %ret_V_147 = add i34 %lhs_165, i34 %sext_ln1347_157

]]></Node>
<StgValue><ssdm name="ret_V_147"/></StgValue>
</operation>

<operation id="2311" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:261 %r_V_404 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_404"/></StgValue>
</operation>

<operation id="2312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:335 %lhs_181 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_384, i2 0

]]></Node>
<StgValue><ssdm name="lhs_181"/></StgValue>
</operation>

<operation id="2313" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:336 %r_V_418 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_45

]]></Node>
<StgValue><ssdm name="r_V_418"/></StgValue>
</operation>

<operation id="2314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:337 %sext_ln1347_173 = sext i24 %r_V_418

]]></Node>
<StgValue><ssdm name="sext_ln1347_173"/></StgValue>
</operation>

<operation id="2315" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:338 %ret_V_162 = add i34 %lhs_181, i34 %sext_ln1347_173

]]></Node>
<StgValue><ssdm name="ret_V_162"/></StgValue>
</operation>

<operation id="2316" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:341 %r_V_419 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_419"/></StgValue>
</operation>

<operation id="2317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:415 %lhs_197 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_399, i2 0

]]></Node>
<StgValue><ssdm name="lhs_197"/></StgValue>
</operation>

<operation id="2318" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:416 %r_V_433 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_61

]]></Node>
<StgValue><ssdm name="r_V_433"/></StgValue>
</operation>

<operation id="2319" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:417 %sext_ln1347_189 = sext i24 %r_V_433

]]></Node>
<StgValue><ssdm name="sext_ln1347_189"/></StgValue>
</operation>

<operation id="2320" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:418 %ret_V_177 = add i34 %lhs_197, i34 %sext_ln1347_189

]]></Node>
<StgValue><ssdm name="ret_V_177"/></StgValue>
</operation>

<operation id="2321" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:421 %r_V_434 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_434"/></StgValue>
</operation>

<operation id="2322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:495 %lhs_213 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_414, i2 0

]]></Node>
<StgValue><ssdm name="lhs_213"/></StgValue>
</operation>

<operation id="2323" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:496 %r_V_448 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_77

]]></Node>
<StgValue><ssdm name="r_V_448"/></StgValue>
</operation>

<operation id="2324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:497 %sext_ln1347_205 = sext i24 %r_V_448

]]></Node>
<StgValue><ssdm name="sext_ln1347_205"/></StgValue>
</operation>

<operation id="2325" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:498 %ret_V_192 = add i34 %lhs_213, i34 %sext_ln1347_205

]]></Node>
<StgValue><ssdm name="ret_V_192"/></StgValue>
</operation>

<operation id="2326" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:501 %r_V_449 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_78

]]></Node>
<StgValue><ssdm name="r_V_449"/></StgValue>
</operation>

<operation id="2327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:575 %lhs_229 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_429, i2 0

]]></Node>
<StgValue><ssdm name="lhs_229"/></StgValue>
</operation>

<operation id="2328" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:576 %r_V_463 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_93

]]></Node>
<StgValue><ssdm name="r_V_463"/></StgValue>
</operation>

<operation id="2329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:577 %sext_ln1347_221 = sext i24 %r_V_463

]]></Node>
<StgValue><ssdm name="sext_ln1347_221"/></StgValue>
</operation>

<operation id="2330" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:578 %ret_V_207 = add i34 %lhs_229, i34 %sext_ln1347_221

]]></Node>
<StgValue><ssdm name="ret_V_207"/></StgValue>
</operation>

<operation id="2331" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:581 %r_V_464 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_94

]]></Node>
<StgValue><ssdm name="r_V_464"/></StgValue>
</operation>

<operation id="2332" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:655 %lhs_245 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_444, i2 0

]]></Node>
<StgValue><ssdm name="lhs_245"/></StgValue>
</operation>

<operation id="2333" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:656 %r_V_478 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_109

]]></Node>
<StgValue><ssdm name="r_V_478"/></StgValue>
</operation>

<operation id="2334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:657 %sext_ln1347_237 = sext i24 %r_V_478

]]></Node>
<StgValue><ssdm name="sext_ln1347_237"/></StgValue>
</operation>

<operation id="2335" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:658 %ret_V_222 = add i34 %lhs_245, i34 %sext_ln1347_237

]]></Node>
<StgValue><ssdm name="ret_V_222"/></StgValue>
</operation>

<operation id="2336" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:661 %r_V_479 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_110

]]></Node>
<StgValue><ssdm name="r_V_479"/></StgValue>
</operation>

<operation id="2337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:735 %lhs_261 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_459, i2 0

]]></Node>
<StgValue><ssdm name="lhs_261"/></StgValue>
</operation>

<operation id="2338" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:736 %r_V_493 = mul i24 %zext_ln1273_30, i24 %sext_ln1273_125

]]></Node>
<StgValue><ssdm name="r_V_493"/></StgValue>
</operation>

<operation id="2339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:737 %sext_ln1347_253 = sext i24 %r_V_493

]]></Node>
<StgValue><ssdm name="sext_ln1347_253"/></StgValue>
</operation>

<operation id="2340" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:738 %ret_V_237 = add i34 %lhs_261, i34 %sext_ln1347_253

]]></Node>
<StgValue><ssdm name="ret_V_237"/></StgValue>
</operation>

<operation id="2341" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:741 %r_V_494 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_126

]]></Node>
<StgValue><ssdm name="r_V_494"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="2342" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:134 %ret_V_13 = add i34 %lhs_14, i34 %sext_ln1347_14

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="2343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:135 %tmp_101 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_13, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="2344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:136 %lhs_15 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_101, i2 0

]]></Node>
<StgValue><ssdm name="lhs_15"/></StgValue>
</operation>

<operation id="2345" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:141 %r_V_270 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_15

]]></Node>
<StgValue><ssdm name="r_V_270"/></StgValue>
</operation>

<operation id="2346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="34" op_0_bw="24">
<![CDATA[
for.body55:142 %sext_ln1347_15 = sext i24 %r_V_270

]]></Node>
<StgValue><ssdm name="sext_ln1347_15"/></StgValue>
</operation>

<operation id="2347" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:143 %ret_V_14 = add i34 %lhs_15, i34 %sext_ln1347_15

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="2348" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:248 %ret_V_28 = add i34 %lhs_30, i34 %sext_ln1347_30

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="2349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:249 %tmp_133 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_28, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="2350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:250 %lhs_31 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_133, i2 0

]]></Node>
<StgValue><ssdm name="lhs_31"/></StgValue>
</operation>

<operation id="2351" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:253 %r_V_285 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_31

]]></Node>
<StgValue><ssdm name="r_V_285"/></StgValue>
</operation>

<operation id="2352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="34" op_0_bw="24">
<![CDATA[
for.body55:254 %sext_ln1347_31 = sext i24 %r_V_285

]]></Node>
<StgValue><ssdm name="sext_ln1347_31"/></StgValue>
</operation>

<operation id="2353" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:255 %ret_V_29 = add i34 %lhs_31, i34 %sext_ln1347_31

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="2354" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:360 %ret_V_43 = add i34 %lhs_46, i34 %sext_ln1347_46

]]></Node>
<StgValue><ssdm name="ret_V_43"/></StgValue>
</operation>

<operation id="2355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:361 %tmp_164 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_43, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:362 %lhs_47 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_164, i2 0

]]></Node>
<StgValue><ssdm name="lhs_47"/></StgValue>
</operation>

<operation id="2357" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:365 %r_V_300 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_47

]]></Node>
<StgValue><ssdm name="r_V_300"/></StgValue>
</operation>

<operation id="2358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="34" op_0_bw="24">
<![CDATA[
for.body55:366 %sext_ln1347_47 = sext i24 %r_V_300

]]></Node>
<StgValue><ssdm name="sext_ln1347_47"/></StgValue>
</operation>

<operation id="2359" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:367 %ret_V_44 = add i34 %lhs_47, i34 %sext_ln1347_47

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="2360" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:472 %ret_V_58 = add i34 %lhs_62, i34 %sext_ln1347_62

]]></Node>
<StgValue><ssdm name="ret_V_58"/></StgValue>
</operation>

<operation id="2361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:473 %tmp_196 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_58, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="2362" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:474 %lhs_63 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_196, i2 0

]]></Node>
<StgValue><ssdm name="lhs_63"/></StgValue>
</operation>

<operation id="2363" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:477 %r_V_315 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_63

]]></Node>
<StgValue><ssdm name="r_V_315"/></StgValue>
</operation>

<operation id="2364" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="34" op_0_bw="24">
<![CDATA[
for.body55:478 %sext_ln1347_63 = sext i24 %r_V_315

]]></Node>
<StgValue><ssdm name="sext_ln1347_63"/></StgValue>
</operation>

<operation id="2365" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:479 %ret_V_59 = add i34 %lhs_63, i34 %sext_ln1347_63

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="2366" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:584 %ret_V_73 = add i34 %lhs_78, i34 %sext_ln1347_78

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="2367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:585 %tmp_227 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_73, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="2368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:586 %lhs_79 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_227, i2 0

]]></Node>
<StgValue><ssdm name="lhs_79"/></StgValue>
</operation>

<operation id="2369" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:589 %r_V_330 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_79

]]></Node>
<StgValue><ssdm name="r_V_330"/></StgValue>
</operation>

<operation id="2370" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="34" op_0_bw="24">
<![CDATA[
for.body55:590 %sext_ln1347_79 = sext i24 %r_V_330

]]></Node>
<StgValue><ssdm name="sext_ln1347_79"/></StgValue>
</operation>

<operation id="2371" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:591 %ret_V_74 = add i34 %lhs_79, i34 %sext_ln1347_79

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="2372" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:696 %ret_V_88 = add i34 %lhs_94, i34 %sext_ln1347_94

]]></Node>
<StgValue><ssdm name="ret_V_88"/></StgValue>
</operation>

<operation id="2373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:697 %tmp_258 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_88, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="2374" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:698 %lhs_95 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_258, i2 0

]]></Node>
<StgValue><ssdm name="lhs_95"/></StgValue>
</operation>

<operation id="2375" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:701 %r_V_345 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_95

]]></Node>
<StgValue><ssdm name="r_V_345"/></StgValue>
</operation>

<operation id="2376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="34" op_0_bw="24">
<![CDATA[
for.body55:702 %sext_ln1347_95 = sext i24 %r_V_345

]]></Node>
<StgValue><ssdm name="sext_ln1347_95"/></StgValue>
</operation>

<operation id="2377" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:703 %ret_V_89 = add i34 %lhs_95, i34 %sext_ln1347_95

]]></Node>
<StgValue><ssdm name="ret_V_89"/></StgValue>
</operation>

<operation id="2378" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:801 %ret_V_102 = add i34 %lhs_109, i34 %sext_ln1347_109

]]></Node>
<StgValue><ssdm name="ret_V_102"/></StgValue>
</operation>

<operation id="2379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:802 %tmp_287 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_102, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="2380" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:803 %lhs_110 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_287, i2 0

]]></Node>
<StgValue><ssdm name="lhs_110"/></StgValue>
</operation>

<operation id="2381" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:806 %r_V_359 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_110

]]></Node>
<StgValue><ssdm name="r_V_359"/></StgValue>
</operation>

<operation id="2382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="34" op_0_bw="24">
<![CDATA[
for.body55:807 %sext_ln1347_110 = sext i24 %r_V_359

]]></Node>
<StgValue><ssdm name="sext_ln1347_110"/></StgValue>
</operation>

<operation id="2383" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:808 %ret_V_103 = add i34 %lhs_110, i34 %sext_ln1347_110

]]></Node>
<StgValue><ssdm name="ret_V_103"/></StgValue>
</operation>

<operation id="2384" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="24" op_0_bw="16">
<![CDATA[
for.body55:812 %sext_ln1273_111 = sext i16 %tmp_290

]]></Node>
<StgValue><ssdm name="sext_ln1273_111"/></StgValue>
</operation>

<operation id="2385" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:813 %r_V_360 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_111

]]></Node>
<StgValue><ssdm name="r_V_360"/></StgValue>
</operation>

<operation id="2386" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:913 %ret_V_117 = add i34 %lhs_125, i34 %sext_ln1347_125

]]></Node>
<StgValue><ssdm name="ret_V_117"/></StgValue>
</operation>

<operation id="2387" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:914 %tmp_318 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_117, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="2388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:915 %lhs_126 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_318, i2 0

]]></Node>
<StgValue><ssdm name="lhs_126"/></StgValue>
</operation>

<operation id="2389" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:918 %r_V_374 = mul i24 %zext_ln1273_15, i24 %sext_ln1273_126

]]></Node>
<StgValue><ssdm name="r_V_374"/></StgValue>
</operation>

<operation id="2390" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="34" op_0_bw="24">
<![CDATA[
for.body55:919 %sext_ln1347_126 = sext i24 %r_V_374

]]></Node>
<StgValue><ssdm name="sext_ln1347_126"/></StgValue>
</operation>

<operation id="2391" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:920 %ret_V_118 = add i34 %lhs_126, i34 %sext_ln1347_126

]]></Node>
<StgValue><ssdm name="ret_V_118"/></StgValue>
</operation>

<operation id="2392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="24" op_0_bw="16">
<![CDATA[
for.body55:924 %sext_ln1273_127 = sext i16 %tmp_321

]]></Node>
<StgValue><ssdm name="sext_ln1273_127"/></StgValue>
</operation>

<operation id="2393" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:925 %r_V_375 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_127

]]></Node>
<StgValue><ssdm name="r_V_375"/></StgValue>
</operation>

<operation id="2394" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:174 %ret_V_132 = add i34 %lhs_149, i34 %sext_ln1347_141

]]></Node>
<StgValue><ssdm name="ret_V_132"/></StgValue>
</operation>

<operation id="2395" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:175 %tmp_354 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_132, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:176 %lhs_150 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_354, i2 0

]]></Node>
<StgValue><ssdm name="lhs_150"/></StgValue>
</operation>

<operation id="2397" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:179 %r_V_389 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_14

]]></Node>
<StgValue><ssdm name="r_V_389"/></StgValue>
</operation>

<operation id="2398" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:180 %sext_ln1347_142 = sext i24 %r_V_389

]]></Node>
<StgValue><ssdm name="sext_ln1347_142"/></StgValue>
</operation>

<operation id="2399" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:181 %ret_V_133 = add i34 %lhs_150, i34 %sext_ln1347_142

]]></Node>
<StgValue><ssdm name="ret_V_133"/></StgValue>
</operation>

<operation id="2400" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="24" op_0_bw="8">
<![CDATA[
if.end.i.i.i_ifconv:185 %zext_ln1273_2 = zext i8 %trunc_ln1273_s

]]></Node>
<StgValue><ssdm name="zext_ln1273_2"/></StgValue>
</operation>

<operation id="2401" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:186 %r_V_390 = mul i24 %sext_ln1273_15, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_390"/></StgValue>
</operation>

<operation id="2402" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:258 %ret_V_147 = add i34 %lhs_165, i34 %sext_ln1347_157

]]></Node>
<StgValue><ssdm name="ret_V_147"/></StgValue>
</operation>

<operation id="2403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:259 %tmp_370 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_147, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2404" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:260 %lhs_166 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_370, i2 0

]]></Node>
<StgValue><ssdm name="lhs_166"/></StgValue>
</operation>

<operation id="2405" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:261 %r_V_404 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_30

]]></Node>
<StgValue><ssdm name="r_V_404"/></StgValue>
</operation>

<operation id="2406" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:262 %sext_ln1347_158 = sext i24 %r_V_404

]]></Node>
<StgValue><ssdm name="sext_ln1347_158"/></StgValue>
</operation>

<operation id="2407" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:263 %ret_V_148 = add i34 %lhs_166, i34 %sext_ln1347_158

]]></Node>
<StgValue><ssdm name="ret_V_148"/></StgValue>
</operation>

<operation id="2408" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:266 %r_V_405 = mul i24 %sext_ln1273_31, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_405"/></StgValue>
</operation>

<operation id="2409" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:338 %ret_V_162 = add i34 %lhs_181, i34 %sext_ln1347_173

]]></Node>
<StgValue><ssdm name="ret_V_162"/></StgValue>
</operation>

<operation id="2410" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:339 %tmp_385 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_162, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="2411" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:340 %lhs_182 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_385, i2 0

]]></Node>
<StgValue><ssdm name="lhs_182"/></StgValue>
</operation>

<operation id="2412" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:341 %r_V_419 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_46

]]></Node>
<StgValue><ssdm name="r_V_419"/></StgValue>
</operation>

<operation id="2413" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:342 %sext_ln1347_174 = sext i24 %r_V_419

]]></Node>
<StgValue><ssdm name="sext_ln1347_174"/></StgValue>
</operation>

<operation id="2414" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:343 %ret_V_163 = add i34 %lhs_182, i34 %sext_ln1347_174

]]></Node>
<StgValue><ssdm name="ret_V_163"/></StgValue>
</operation>

<operation id="2415" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:346 %r_V_420 = mul i24 %sext_ln1273_47, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_420"/></StgValue>
</operation>

<operation id="2416" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:418 %ret_V_177 = add i34 %lhs_197, i34 %sext_ln1347_189

]]></Node>
<StgValue><ssdm name="ret_V_177"/></StgValue>
</operation>

<operation id="2417" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:419 %tmp_400 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_177, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="2418" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:420 %lhs_198 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_400, i2 0

]]></Node>
<StgValue><ssdm name="lhs_198"/></StgValue>
</operation>

<operation id="2419" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:421 %r_V_434 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_62

]]></Node>
<StgValue><ssdm name="r_V_434"/></StgValue>
</operation>

<operation id="2420" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:422 %sext_ln1347_190 = sext i24 %r_V_434

]]></Node>
<StgValue><ssdm name="sext_ln1347_190"/></StgValue>
</operation>

<operation id="2421" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:423 %ret_V_178 = add i34 %lhs_198, i34 %sext_ln1347_190

]]></Node>
<StgValue><ssdm name="ret_V_178"/></StgValue>
</operation>

<operation id="2422" st_id="20" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:426 %r_V_435 = mul i24 %sext_ln1273_63, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_435"/></StgValue>
</operation>

<operation id="2423" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:498 %ret_V_192 = add i34 %lhs_213, i34 %sext_ln1347_205

]]></Node>
<StgValue><ssdm name="ret_V_192"/></StgValue>
</operation>

<operation id="2424" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:499 %tmp_415 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_192, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:500 %lhs_214 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_415, i2 0

]]></Node>
<StgValue><ssdm name="lhs_214"/></StgValue>
</operation>

<operation id="2426" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:501 %r_V_449 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_78

]]></Node>
<StgValue><ssdm name="r_V_449"/></StgValue>
</operation>

<operation id="2427" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:502 %sext_ln1347_206 = sext i24 %r_V_449

]]></Node>
<StgValue><ssdm name="sext_ln1347_206"/></StgValue>
</operation>

<operation id="2428" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:503 %ret_V_193 = add i34 %lhs_214, i34 %sext_ln1347_206

]]></Node>
<StgValue><ssdm name="ret_V_193"/></StgValue>
</operation>

<operation id="2429" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:578 %ret_V_207 = add i34 %lhs_229, i34 %sext_ln1347_221

]]></Node>
<StgValue><ssdm name="ret_V_207"/></StgValue>
</operation>

<operation id="2430" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:579 %tmp_430 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_207, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2431" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:580 %lhs_230 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_430, i2 0

]]></Node>
<StgValue><ssdm name="lhs_230"/></StgValue>
</operation>

<operation id="2432" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:581 %r_V_464 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_94

]]></Node>
<StgValue><ssdm name="r_V_464"/></StgValue>
</operation>

<operation id="2433" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:582 %sext_ln1347_222 = sext i24 %r_V_464

]]></Node>
<StgValue><ssdm name="sext_ln1347_222"/></StgValue>
</operation>

<operation id="2434" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:583 %ret_V_208 = add i34 %lhs_230, i34 %sext_ln1347_222

]]></Node>
<StgValue><ssdm name="ret_V_208"/></StgValue>
</operation>

<operation id="2435" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:658 %ret_V_222 = add i34 %lhs_245, i34 %sext_ln1347_237

]]></Node>
<StgValue><ssdm name="ret_V_222"/></StgValue>
</operation>

<operation id="2436" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:659 %tmp_445 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_222, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2437" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:660 %lhs_246 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_445, i2 0

]]></Node>
<StgValue><ssdm name="lhs_246"/></StgValue>
</operation>

<operation id="2438" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:661 %r_V_479 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_110

]]></Node>
<StgValue><ssdm name="r_V_479"/></StgValue>
</operation>

<operation id="2439" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:662 %sext_ln1347_238 = sext i24 %r_V_479

]]></Node>
<StgValue><ssdm name="sext_ln1347_238"/></StgValue>
</operation>

<operation id="2440" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:663 %ret_V_223 = add i34 %lhs_246, i34 %sext_ln1347_238

]]></Node>
<StgValue><ssdm name="ret_V_223"/></StgValue>
</operation>

<operation id="2441" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:738 %ret_V_237 = add i34 %lhs_261, i34 %sext_ln1347_253

]]></Node>
<StgValue><ssdm name="ret_V_237"/></StgValue>
</operation>

<operation id="2442" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:739 %tmp_460 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_237, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_460"/></StgValue>
</operation>

<operation id="2443" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:740 %lhs_262 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_460, i2 0

]]></Node>
<StgValue><ssdm name="lhs_262"/></StgValue>
</operation>

<operation id="2444" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:741 %r_V_494 = mul i24 %zext_ln1273_31, i24 %sext_ln1273_126

]]></Node>
<StgValue><ssdm name="r_V_494"/></StgValue>
</operation>

<operation id="2445" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:742 %sext_ln1347_254 = sext i24 %r_V_494

]]></Node>
<StgValue><ssdm name="sext_ln1347_254"/></StgValue>
</operation>

<operation id="2446" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:743 %ret_V_238 = add i34 %lhs_262, i34 %sext_ln1347_254

]]></Node>
<StgValue><ssdm name="ret_V_238"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="2447" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:143 %ret_V_14 = add i34 %lhs_15, i34 %sext_ln1347_15

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="2448" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:144 %rhs_127 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_14, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_127"/></StgValue>
</operation>

<operation id="2449" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:255 %ret_V_29 = add i34 %lhs_31, i34 %sext_ln1347_31

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="2450" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:256 %rhs_30 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_29, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_30"/></StgValue>
</operation>

<operation id="2451" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:367 %ret_V_44 = add i34 %lhs_47, i34 %sext_ln1347_47

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="2452" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:368 %rhs_46 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_44, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_46"/></StgValue>
</operation>

<operation id="2453" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:479 %ret_V_59 = add i34 %lhs_63, i34 %sext_ln1347_63

]]></Node>
<StgValue><ssdm name="ret_V_59"/></StgValue>
</operation>

<operation id="2454" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:480 %rhs_62 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_59, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_62"/></StgValue>
</operation>

<operation id="2455" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:591 %ret_V_74 = add i34 %lhs_79, i34 %sext_ln1347_79

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="2456" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:592 %rhs_78 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_74, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_78"/></StgValue>
</operation>

<operation id="2457" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:703 %ret_V_89 = add i34 %lhs_95, i34 %sext_ln1347_95

]]></Node>
<StgValue><ssdm name="ret_V_89"/></StgValue>
</operation>

<operation id="2458" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:704 %rhs_94 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_89, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_94"/></StgValue>
</operation>

<operation id="2459" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:808 %ret_V_103 = add i34 %lhs_110, i34 %sext_ln1347_110

]]></Node>
<StgValue><ssdm name="ret_V_103"/></StgValue>
</operation>

<operation id="2460" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:809 %tmp_289 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_103, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="2461" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:813 %r_V_360 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_111

]]></Node>
<StgValue><ssdm name="r_V_360"/></StgValue>
</operation>

<operation id="2462" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:920 %ret_V_118 = add i34 %lhs_126, i34 %sext_ln1347_126

]]></Node>
<StgValue><ssdm name="ret_V_118"/></StgValue>
</operation>

<operation id="2463" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:921 %tmp_320 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_118, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="2464" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:925 %r_V_375 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_127

]]></Node>
<StgValue><ssdm name="r_V_375"/></StgValue>
</operation>

<operation id="2465" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="33" op_0_bw="32">
<![CDATA[
for.body55:931 %sext_ln813 = sext i32 %lhs_128

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="2466" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="33" op_0_bw="32">
<![CDATA[
for.body55:932 %sext_ln813_1 = sext i32 %rhs_127

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="2467" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body55:933 %sub_ln1420 = sub i33 0, i33 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="sub_ln1420"/></StgValue>
</operation>

<operation id="2468" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body55:934 %icmp_ln1420 = icmp_eq  i33 %sext_ln813, i33 %sub_ln1420

]]></Node>
<StgValue><ssdm name="icmp_ln1420"/></StgValue>
</operation>

<operation id="2469" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body55:935 %br_ln808 = br i1 %icmp_ln1420, void %if.end.i.i.i_ifconv, void %if.then.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="2470" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="224" op_0_bw="224" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i.i.i:0 %tmp_322 = partselect i224 @_ssdm_op_PartSelect.i224.i512.i32.i32, i512 %patches_load, i32 32, i32 255

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2471" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="256" op_0_bw="256" op_1_bw="224" op_2_bw="32">
<![CDATA[
if.then.i.i.i:1 %and_ln = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i224.i32, i224 %tmp_322, i32 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="2472" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.then.i.i.i:2 %tmp_323 = partset i512 @_ssdm_op_PartSet.i512.i512.i256.i32.i32, i512 %patches_load, i256 %and_ln, i32 0, i32 255

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2473" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="512" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then.i.i.i:3 %store_ln808 = store i512 %tmp_323, i8 %patches_addr

]]></Node>
<StgValue><ssdm name="store_ln808"/></StgValue>
</operation>

<operation id="2474" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="0">
<![CDATA[
if.then.i.i.i:4 %br_ln808 = br void %if.end.i.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln808"/></StgValue>
</operation>

<operation id="2475" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:0 %add_ln813 = add i32 %lhs_128, i32 %rhs_127

]]></Node>
<StgValue><ssdm name="add_ln813"/></StgValue>
</operation>

<operation id="2476" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:181 %ret_V_133 = add i34 %lhs_150, i34 %sext_ln1347_142

]]></Node>
<StgValue><ssdm name="ret_V_133"/></StgValue>
</operation>

<operation id="2477" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:182 %tmp_356 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_133, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2478" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:186 %r_V_390 = mul i24 %sext_ln1273_15, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_390"/></StgValue>
</operation>

<operation id="2479" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:263 %ret_V_148 = add i34 %lhs_166, i34 %sext_ln1347_158

]]></Node>
<StgValue><ssdm name="ret_V_148"/></StgValue>
</operation>

<operation id="2480" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:264 %tmp_371 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_148, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2481" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:266 %r_V_405 = mul i24 %sext_ln1273_31, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_405"/></StgValue>
</operation>

<operation id="2482" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:343 %ret_V_163 = add i34 %lhs_182, i34 %sext_ln1347_174

]]></Node>
<StgValue><ssdm name="ret_V_163"/></StgValue>
</operation>

<operation id="2483" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:344 %tmp_386 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_163, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="2484" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:346 %r_V_420 = mul i24 %sext_ln1273_47, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_420"/></StgValue>
</operation>

<operation id="2485" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:423 %ret_V_178 = add i34 %lhs_198, i34 %sext_ln1347_190

]]></Node>
<StgValue><ssdm name="ret_V_178"/></StgValue>
</operation>

<operation id="2486" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:424 %tmp_401 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_178, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="2487" st_id="21" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:426 %r_V_435 = mul i24 %sext_ln1273_63, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_435"/></StgValue>
</operation>

<operation id="2488" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:503 %ret_V_193 = add i34 %lhs_214, i34 %sext_ln1347_206

]]></Node>
<StgValue><ssdm name="ret_V_193"/></StgValue>
</operation>

<operation id="2489" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:504 %tmp_416 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_193, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="2490" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:506 %r_V_450 = mul i24 %sext_ln1273_79, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_450"/></StgValue>
</operation>

<operation id="2491" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:583 %ret_V_208 = add i34 %lhs_230, i34 %sext_ln1347_222

]]></Node>
<StgValue><ssdm name="ret_V_208"/></StgValue>
</operation>

<operation id="2492" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:584 %tmp_431 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_208, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2493" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:586 %r_V_465 = mul i24 %sext_ln1273_95, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_465"/></StgValue>
</operation>

<operation id="2494" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:663 %ret_V_223 = add i34 %lhs_246, i34 %sext_ln1347_238

]]></Node>
<StgValue><ssdm name="ret_V_223"/></StgValue>
</operation>

<operation id="2495" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:664 %tmp_446 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_223, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2496" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:666 %r_V_480 = mul i24 %sext_ln1273_111, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_480"/></StgValue>
</operation>

<operation id="2497" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:743 %ret_V_238 = add i34 %lhs_262, i34 %sext_ln1347_254

]]></Node>
<StgValue><ssdm name="ret_V_238"/></StgValue>
</operation>

<operation id="2498" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:744 %tmp_461 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_238, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="tmp_461"/></StgValue>
</operation>

<operation id="2499" st_id="21" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:746 %r_V_495 = mul i24 %sext_ln1273_127, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_495"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="2500" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:810 %lhs_111 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_289, i2 0

]]></Node>
<StgValue><ssdm name="lhs_111"/></StgValue>
</operation>

<operation id="2501" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:813 %r_V_360 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_111

]]></Node>
<StgValue><ssdm name="r_V_360"/></StgValue>
</operation>

<operation id="2502" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="34" op_0_bw="24">
<![CDATA[
for.body55:814 %sext_ln1347_111 = sext i24 %r_V_360

]]></Node>
<StgValue><ssdm name="sext_ln1347_111"/></StgValue>
</operation>

<operation id="2503" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:815 %ret_V_104 = add i34 %lhs_111, i34 %sext_ln1347_111

]]></Node>
<StgValue><ssdm name="ret_V_104"/></StgValue>
</operation>

<operation id="2504" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
for.body55:922 %lhs_127 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_320, i2 0

]]></Node>
<StgValue><ssdm name="lhs_127"/></StgValue>
</operation>

<operation id="2505" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body55:925 %r_V_375 = mul i24 %zext_ln1273_16, i24 %sext_ln1273_127

]]></Node>
<StgValue><ssdm name="r_V_375"/></StgValue>
</operation>

<operation id="2506" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="34" op_0_bw="24">
<![CDATA[
for.body55:926 %sext_ln1347_127 = sext i24 %r_V_375

]]></Node>
<StgValue><ssdm name="sext_ln1347_127"/></StgValue>
</operation>

<operation id="2507" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:927 %ret_V_119 = add i34 %lhs_127, i34 %sext_ln1347_127

]]></Node>
<StgValue><ssdm name="ret_V_119"/></StgValue>
</operation>

<operation id="2508" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="512" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:1 %patches_load_1 = load i8 %patches_addr

]]></Node>
<StgValue><ssdm name="patches_load_1"/></StgValue>
</operation>

<operation id="2509" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:183 %lhs_151 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_356, i2 0

]]></Node>
<StgValue><ssdm name="lhs_151"/></StgValue>
</operation>

<operation id="2510" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:186 %r_V_390 = mul i24 %sext_ln1273_15, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_390"/></StgValue>
</operation>

<operation id="2511" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:187 %sext_ln1347_143 = sext i24 %r_V_390

]]></Node>
<StgValue><ssdm name="sext_ln1347_143"/></StgValue>
</operation>

<operation id="2512" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:188 %ret_V_134 = add i34 %lhs_151, i34 %sext_ln1347_143

]]></Node>
<StgValue><ssdm name="ret_V_134"/></StgValue>
</operation>

<operation id="2513" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:265 %lhs_167 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_371, i2 0

]]></Node>
<StgValue><ssdm name="lhs_167"/></StgValue>
</operation>

<operation id="2514" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:266 %r_V_405 = mul i24 %sext_ln1273_31, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_405"/></StgValue>
</operation>

<operation id="2515" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:267 %sext_ln1347_159 = sext i24 %r_V_405

]]></Node>
<StgValue><ssdm name="sext_ln1347_159"/></StgValue>
</operation>

<operation id="2516" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:268 %ret_V_149 = add i34 %lhs_167, i34 %sext_ln1347_159

]]></Node>
<StgValue><ssdm name="ret_V_149"/></StgValue>
</operation>

<operation id="2517" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:345 %lhs_183 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_386, i2 0

]]></Node>
<StgValue><ssdm name="lhs_183"/></StgValue>
</operation>

<operation id="2518" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:346 %r_V_420 = mul i24 %sext_ln1273_47, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_420"/></StgValue>
</operation>

<operation id="2519" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:347 %sext_ln1347_175 = sext i24 %r_V_420

]]></Node>
<StgValue><ssdm name="sext_ln1347_175"/></StgValue>
</operation>

<operation id="2520" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:348 %ret_V_164 = add i34 %lhs_183, i34 %sext_ln1347_175

]]></Node>
<StgValue><ssdm name="ret_V_164"/></StgValue>
</operation>

<operation id="2521" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:425 %lhs_199 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_401, i2 0

]]></Node>
<StgValue><ssdm name="lhs_199"/></StgValue>
</operation>

<operation id="2522" st_id="22" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:426 %r_V_435 = mul i24 %sext_ln1273_63, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_435"/></StgValue>
</operation>

<operation id="2523" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:427 %sext_ln1347_191 = sext i24 %r_V_435

]]></Node>
<StgValue><ssdm name="sext_ln1347_191"/></StgValue>
</operation>

<operation id="2524" st_id="22" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:428 %ret_V_179 = add i34 %lhs_199, i34 %sext_ln1347_191

]]></Node>
<StgValue><ssdm name="ret_V_179"/></StgValue>
</operation>

<operation id="2525" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:506 %r_V_450 = mul i24 %sext_ln1273_79, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_450"/></StgValue>
</operation>

<operation id="2526" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:586 %r_V_465 = mul i24 %sext_ln1273_95, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_465"/></StgValue>
</operation>

<operation id="2527" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:666 %r_V_480 = mul i24 %sext_ln1273_111, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_480"/></StgValue>
</operation>

<operation id="2528" st_id="22" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:746 %r_V_495 = mul i24 %sext_ln1273_127, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_495"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="2529" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:815 %ret_V_104 = add i34 %lhs_111, i34 %sext_ln1347_111

]]></Node>
<StgValue><ssdm name="ret_V_104"/></StgValue>
</operation>

<operation id="2530" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:816 %rhs_110 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_104, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_110"/></StgValue>
</operation>

<operation id="2531" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
for.body55:927 %ret_V_119 = add i34 %lhs_127, i34 %sext_ln1347_127

]]></Node>
<StgValue><ssdm name="ret_V_119"/></StgValue>
</operation>

<operation id="2532" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body55:928 %rhs_126 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_119, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_126"/></StgValue>
</operation>

<operation id="2533" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="512" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:1 %patches_load_1 = load i8 %patches_addr

]]></Node>
<StgValue><ssdm name="patches_load_1"/></StgValue>
</operation>

<operation id="2534" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:2 %tmp_330_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="tmp_330_cast"/></StgValue>
</operation>

<operation id="2535" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:3 %or_ln = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %tmp_330_cast, i32 %add_ln813

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="2536" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:4 %lhs_129 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="lhs_129"/></StgValue>
</operation>

<operation id="2537" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:5 %sext_ln813_2 = sext i32 %lhs_129

]]></Node>
<StgValue><ssdm name="sext_ln813_2"/></StgValue>
</operation>

<operation id="2538" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:6 %sext_ln813_3 = sext i32 %rhs_30

]]></Node>
<StgValue><ssdm name="sext_ln813_3"/></StgValue>
</operation>

<operation id="2539" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:7 %sub_ln1420_1 = sub i33 0, i33 %sext_ln813_3

]]></Node>
<StgValue><ssdm name="sub_ln1420_1"/></StgValue>
</operation>

<operation id="2540" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:8 %icmp_ln1420_1 = icmp_eq  i33 %sext_ln813_2, i33 %sub_ln1420_1

]]></Node>
<StgValue><ssdm name="icmp_ln1420_1"/></StgValue>
</operation>

<operation id="2541" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:9 %tmp_331_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_331_cast"/></StgValue>
</operation>

<operation id="2542" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:10 %tmp_331_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_331_cast1"/></StgValue>
</operation>

<operation id="2543" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:11 %and_ln808_1 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %tmp_331_cast1, i32 0, i32 %add_ln813

]]></Node>
<StgValue><ssdm name="and_ln808_1"/></StgValue>
</operation>

<operation id="2544" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:12 %select_ln1420 = select i1 %icmp_ln1420_1, i96 %and_ln808_1, i96 %or_ln

]]></Node>
<StgValue><ssdm name="select_ln1420"/></StgValue>
</operation>

<operation id="2545" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:13 %add_ln813_15 = add i32 %lhs_129, i32 %rhs_30

]]></Node>
<StgValue><ssdm name="add_ln813_15"/></StgValue>
</operation>

<operation id="2546" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="32" op_0_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:14 %trunc_ln813 = trunc i96 %select_ln1420

]]></Node>
<StgValue><ssdm name="trunc_ln813"/></StgValue>
</operation>

<operation id="2547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:15 %or_ln1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i32.i32, i64 %tmp_331_cast, i32 %add_ln813_15, i32 %trunc_ln813

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="2548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:16 %lhs_130 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %select_ln1420, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="lhs_130"/></StgValue>
</operation>

<operation id="2549" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:17 %sext_ln813_4 = sext i32 %lhs_130

]]></Node>
<StgValue><ssdm name="sext_ln813_4"/></StgValue>
</operation>

<operation id="2550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:18 %sext_ln813_5 = sext i32 %rhs_46

]]></Node>
<StgValue><ssdm name="sext_ln813_5"/></StgValue>
</operation>

<operation id="2551" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:19 %sub_ln1420_2 = sub i33 0, i33 %sext_ln813_5

]]></Node>
<StgValue><ssdm name="sub_ln1420_2"/></StgValue>
</operation>

<operation id="2552" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:20 %icmp_ln1420_2 = icmp_eq  i33 %sext_ln813_4, i33 %sub_ln1420_2

]]></Node>
<StgValue><ssdm name="icmp_ln1420_2"/></StgValue>
</operation>

<operation id="2553" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:21 %tmp_332_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 96, i32 159

]]></Node>
<StgValue><ssdm name="tmp_332_cast"/></StgValue>
</operation>

<operation id="2554" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:22 %tmp_332_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_332_cast1"/></StgValue>
</operation>

<operation id="2555" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:23 %and_ln808_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %tmp_332_cast1, i32 0, i32 %add_ln813_15, i32 %trunc_ln813

]]></Node>
<StgValue><ssdm name="and_ln808_2"/></StgValue>
</operation>

<operation id="2556" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:24 %select_ln1420_1 = select i1 %icmp_ln1420_2, i128 %and_ln808_2, i128 %or_ln1

]]></Node>
<StgValue><ssdm name="select_ln1420_1"/></StgValue>
</operation>

<operation id="2557" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:25 %add_ln813_16 = add i32 %lhs_130, i32 %rhs_46

]]></Node>
<StgValue><ssdm name="add_ln813_16"/></StgValue>
</operation>

<operation id="2558" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:26 %trunc_ln813_1 = trunc i128 %select_ln1420_1

]]></Node>
<StgValue><ssdm name="trunc_ln813_1"/></StgValue>
</operation>

<operation id="2559" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="160" op_0_bw="160" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
if.end.i.i.i_ifconv:27 %or_ln813_1 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i64.i32.i64, i64 %tmp_332_cast, i32 %add_ln813_16, i64 %trunc_ln813_1

]]></Node>
<StgValue><ssdm name="or_ln813_1"/></StgValue>
</operation>

<operation id="2560" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:28 %lhs_131 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %select_ln1420_1, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="lhs_131"/></StgValue>
</operation>

<operation id="2561" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:29 %sext_ln813_6 = sext i32 %lhs_131

]]></Node>
<StgValue><ssdm name="sext_ln813_6"/></StgValue>
</operation>

<operation id="2562" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:30 %sext_ln813_7 = sext i32 %rhs_62

]]></Node>
<StgValue><ssdm name="sext_ln813_7"/></StgValue>
</operation>

<operation id="2563" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:31 %sub_ln1420_3 = sub i33 0, i33 %sext_ln813_7

]]></Node>
<StgValue><ssdm name="sub_ln1420_3"/></StgValue>
</operation>

<operation id="2564" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:32 %icmp_ln1420_3 = icmp_eq  i33 %sext_ln813_6, i33 %sub_ln1420_3

]]></Node>
<StgValue><ssdm name="icmp_ln1420_3"/></StgValue>
</operation>

<operation id="2565" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:33 %tmp_333_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="tmp_333_cast"/></StgValue>
</operation>

<operation id="2566" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:34 %tmp_333_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_333_cast1"/></StgValue>
</operation>

<operation id="2567" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="64">
<![CDATA[
if.end.i.i.i_ifconv:35 %and_ln808_3 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i64, i32 %tmp_333_cast1, i32 0, i32 %add_ln813_16, i64 %trunc_ln813_1

]]></Node>
<StgValue><ssdm name="and_ln808_3"/></StgValue>
</operation>

<operation id="2568" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:36 %select_ln1420_2 = select i1 %icmp_ln1420_3, i160 %and_ln808_3, i160 %or_ln813_1

]]></Node>
<StgValue><ssdm name="select_ln1420_2"/></StgValue>
</operation>

<operation id="2569" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:37 %add_ln813_17 = add i32 %lhs_131, i32 %rhs_62

]]></Node>
<StgValue><ssdm name="add_ln813_17"/></StgValue>
</operation>

<operation id="2570" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="96" op_0_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:38 %trunc_ln813_2 = trunc i160 %select_ln1420_2

]]></Node>
<StgValue><ssdm name="trunc_ln813_2"/></StgValue>
</operation>

<operation id="2571" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="192" op_0_bw="192" op_1_bw="64" op_2_bw="32" op_3_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:39 %or_ln813_2 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i32.i96, i64 %tmp_333_cast, i32 %add_ln813_17, i96 %trunc_ln813_2

]]></Node>
<StgValue><ssdm name="or_ln813_2"/></StgValue>
</operation>

<operation id="2572" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:40 %lhs_132 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %select_ln1420_2, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="lhs_132"/></StgValue>
</operation>

<operation id="2573" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:41 %sext_ln813_8 = sext i32 %lhs_132

]]></Node>
<StgValue><ssdm name="sext_ln813_8"/></StgValue>
</operation>

<operation id="2574" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:42 %sext_ln813_9 = sext i32 %rhs_78

]]></Node>
<StgValue><ssdm name="sext_ln813_9"/></StgValue>
</operation>

<operation id="2575" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:43 %sub_ln1420_4 = sub i33 0, i33 %sext_ln813_9

]]></Node>
<StgValue><ssdm name="sub_ln1420_4"/></StgValue>
</operation>

<operation id="2576" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:44 %icmp_ln1420_4 = icmp_eq  i33 %sext_ln813_8, i33 %sub_ln1420_4

]]></Node>
<StgValue><ssdm name="icmp_ln1420_4"/></StgValue>
</operation>

<operation id="2577" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:45 %tmp_334_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 160, i32 223

]]></Node>
<StgValue><ssdm name="tmp_334_cast"/></StgValue>
</operation>

<operation id="2578" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:46 %tmp_334_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_334_cast1"/></StgValue>
</operation>

<operation id="2579" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:47 %and_ln808_4 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i96, i32 %tmp_334_cast1, i32 0, i32 %add_ln813_17, i96 %trunc_ln813_2

]]></Node>
<StgValue><ssdm name="and_ln808_4"/></StgValue>
</operation>

<operation id="2580" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="192" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
if.end.i.i.i_ifconv:48 %select_ln1420_3 = select i1 %icmp_ln1420_4, i192 %and_ln808_4, i192 %or_ln813_2

]]></Node>
<StgValue><ssdm name="select_ln1420_3"/></StgValue>
</operation>

<operation id="2581" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:49 %add_ln813_18 = add i32 %lhs_132, i32 %rhs_78

]]></Node>
<StgValue><ssdm name="add_ln813_18"/></StgValue>
</operation>

<operation id="2582" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="128" op_0_bw="192">
<![CDATA[
if.end.i.i.i_ifconv:50 %trunc_ln813_3 = trunc i192 %select_ln1420_3

]]></Node>
<StgValue><ssdm name="trunc_ln813_3"/></StgValue>
</operation>

<operation id="2583" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:52 %lhs_133 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %select_ln1420_3, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="lhs_133"/></StgValue>
</operation>

<operation id="2584" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:57 %tmp_324 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %patches_load_1, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2585" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:58 %tmp_335_cast = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_335_cast"/></StgValue>
</operation>

<operation id="2586" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:69 %tmp_325 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2587" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:188 %ret_V_134 = add i34 %lhs_151, i34 %sext_ln1347_143

]]></Node>
<StgValue><ssdm name="ret_V_134"/></StgValue>
</operation>

<operation id="2588" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:189 %rhs_255 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_134, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_255"/></StgValue>
</operation>

<operation id="2589" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:268 %ret_V_149 = add i34 %lhs_167, i34 %sext_ln1347_159

]]></Node>
<StgValue><ssdm name="ret_V_149"/></StgValue>
</operation>

<operation id="2590" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:269 %rhs_158 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_149, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_158"/></StgValue>
</operation>

<operation id="2591" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:348 %ret_V_164 = add i34 %lhs_183, i34 %sext_ln1347_175

]]></Node>
<StgValue><ssdm name="ret_V_164"/></StgValue>
</operation>

<operation id="2592" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:349 %rhs_174 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_164, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_174"/></StgValue>
</operation>

<operation id="2593" st_id="23" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:428 %ret_V_179 = add i34 %lhs_199, i34 %sext_ln1347_191

]]></Node>
<StgValue><ssdm name="ret_V_179"/></StgValue>
</operation>

<operation id="2594" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:429 %rhs_190 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_179, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_190"/></StgValue>
</operation>

<operation id="2595" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:505 %lhs_215 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_416, i2 0

]]></Node>
<StgValue><ssdm name="lhs_215"/></StgValue>
</operation>

<operation id="2596" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:506 %r_V_450 = mul i24 %sext_ln1273_79, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_450"/></StgValue>
</operation>

<operation id="2597" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:507 %sext_ln1347_207 = sext i24 %r_V_450

]]></Node>
<StgValue><ssdm name="sext_ln1347_207"/></StgValue>
</operation>

<operation id="2598" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:508 %ret_V_194 = add i34 %lhs_215, i34 %sext_ln1347_207

]]></Node>
<StgValue><ssdm name="ret_V_194"/></StgValue>
</operation>

<operation id="2599" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:585 %lhs_231 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_431, i2 0

]]></Node>
<StgValue><ssdm name="lhs_231"/></StgValue>
</operation>

<operation id="2600" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:586 %r_V_465 = mul i24 %sext_ln1273_95, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_465"/></StgValue>
</operation>

<operation id="2601" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:587 %sext_ln1347_223 = sext i24 %r_V_465

]]></Node>
<StgValue><ssdm name="sext_ln1347_223"/></StgValue>
</operation>

<operation id="2602" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:588 %ret_V_209 = add i34 %lhs_231, i34 %sext_ln1347_223

]]></Node>
<StgValue><ssdm name="ret_V_209"/></StgValue>
</operation>

<operation id="2603" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:665 %lhs_247 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_446, i2 0

]]></Node>
<StgValue><ssdm name="lhs_247"/></StgValue>
</operation>

<operation id="2604" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:666 %r_V_480 = mul i24 %sext_ln1273_111, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_480"/></StgValue>
</operation>

<operation id="2605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:667 %sext_ln1347_239 = sext i24 %r_V_480

]]></Node>
<StgValue><ssdm name="sext_ln1347_239"/></StgValue>
</operation>

<operation id="2606" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:668 %ret_V_224 = add i34 %lhs_247, i34 %sext_ln1347_239

]]></Node>
<StgValue><ssdm name="ret_V_224"/></StgValue>
</operation>

<operation id="2607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
if.end.i.i.i_ifconv:745 %lhs_263 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %tmp_461, i2 0

]]></Node>
<StgValue><ssdm name="lhs_263"/></StgValue>
</operation>

<operation id="2608" st_id="23" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:746 %r_V_495 = mul i24 %sext_ln1273_127, i24 %zext_ln1273_2

]]></Node>
<StgValue><ssdm name="r_V_495"/></StgValue>
</operation>

<operation id="2609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="34" op_0_bw="24">
<![CDATA[
if.end.i.i.i_ifconv:747 %sext_ln1347_255 = sext i24 %r_V_495

]]></Node>
<StgValue><ssdm name="sext_ln1347_255"/></StgValue>
</operation>

<operation id="2610" st_id="23" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:748 %ret_V_239 = add i34 %lhs_263, i34 %sext_ln1347_255

]]></Node>
<StgValue><ssdm name="ret_V_239"/></StgValue>
</operation>

<operation id="2611" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:750 %lhs_264 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %patches_load_1, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="lhs_264"/></StgValue>
</operation>

<operation id="2612" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:751 %sext_ln813_14 = sext i32 %lhs_264

]]></Node>
<StgValue><ssdm name="sext_ln813_14"/></StgValue>
</operation>

<operation id="2613" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:752 %sext_ln813_15 = sext i32 %rhs_255

]]></Node>
<StgValue><ssdm name="sext_ln813_15"/></StgValue>
</operation>

<operation id="2614" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:753 %sub_ln1420_7 = sub i33 0, i33 %sext_ln813_15

]]></Node>
<StgValue><ssdm name="sub_ln1420_7"/></StgValue>
</operation>

<operation id="2615" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:754 %icmp_ln1420_7 = icmp_eq  i33 %sext_ln813_14, i33 %sub_ln1420_7

]]></Node>
<StgValue><ssdm name="icmp_ln1420_7"/></StgValue>
</operation>

<operation id="2616" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="224" op_0_bw="224" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:755 %tmp_462 = partselect i224 @_ssdm_op_PartSelect.i224.i512.i32.i32, i512 %patches_load_1, i32 288, i32 511

]]></Node>
<StgValue><ssdm name="tmp_462"/></StgValue>
</operation>

<operation id="2617" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:758 %add_ln813_22 = add i32 %lhs_264, i32 %rhs_255

]]></Node>
<StgValue><ssdm name="add_ln813_22"/></StgValue>
</operation>

<operation id="2729" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln63" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="0">
<![CDATA[
for.end101:0 %ret_ln114 = ret

]]></Node>
<StgValue><ssdm name="ret_ln114"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="2618" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="224" op_0_bw="224" op_1_bw="64" op_2_bw="32" op_3_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:51 %or_ln813_3 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i64.i32.i128, i64 %tmp_334_cast, i32 %add_ln813_18, i128 %trunc_ln813_3

]]></Node>
<StgValue><ssdm name="or_ln813_3"/></StgValue>
</operation>

<operation id="2619" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:53 %sext_ln813_10 = sext i32 %lhs_133

]]></Node>
<StgValue><ssdm name="sext_ln813_10"/></StgValue>
</operation>

<operation id="2620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:54 %sext_ln813_11 = sext i32 %rhs_94

]]></Node>
<StgValue><ssdm name="sext_ln813_11"/></StgValue>
</operation>

<operation id="2621" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:55 %sub_ln1420_5 = sub i33 0, i33 %sext_ln813_11

]]></Node>
<StgValue><ssdm name="sub_ln1420_5"/></StgValue>
</operation>

<operation id="2622" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:56 %icmp_ln1420_5 = icmp_eq  i33 %sext_ln813_10, i33 %sub_ln1420_5

]]></Node>
<StgValue><ssdm name="icmp_ln1420_5"/></StgValue>
</operation>

<operation id="2623" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="224" op_0_bw="224" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:59 %and_ln808_5 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i32.i32.i128, i32 %tmp_335_cast, i32 0, i32 %add_ln813_18, i128 %trunc_ln813_3

]]></Node>
<StgValue><ssdm name="and_ln808_5"/></StgValue>
</operation>

<operation id="2624" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
if.end.i.i.i_ifconv:60 %select_ln1420_4 = select i1 %icmp_ln1420_5, i224 %and_ln808_5, i224 %or_ln813_3

]]></Node>
<StgValue><ssdm name="select_ln1420_4"/></StgValue>
</operation>

<operation id="2625" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:61 %add_ln813_19 = add i32 %lhs_133, i32 %rhs_94

]]></Node>
<StgValue><ssdm name="add_ln813_19"/></StgValue>
</operation>

<operation id="2626" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="160" op_0_bw="224">
<![CDATA[
if.end.i.i.i_ifconv:62 %trunc_ln813_4 = trunc i224 %select_ln1420_4

]]></Node>
<StgValue><ssdm name="trunc_ln813_4"/></StgValue>
</operation>

<operation id="2627" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="32" op_3_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:63 %or_ln813_4 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i32.i160, i64 %tmp_324, i32 %add_ln813_19, i160 %trunc_ln813_4

]]></Node>
<StgValue><ssdm name="or_ln813_4"/></StgValue>
</operation>

<operation id="2628" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="32" op_0_bw="32" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:64 %lhs_134 = partselect i32 @_ssdm_op_PartSelect.i32.i224.i32.i32, i224 %select_ln1420_4, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="lhs_134"/></StgValue>
</operation>

<operation id="2629" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:65 %sext_ln813_12 = sext i32 %lhs_134

]]></Node>
<StgValue><ssdm name="sext_ln813_12"/></StgValue>
</operation>

<operation id="2630" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:66 %sext_ln813_13 = sext i32 %rhs_110

]]></Node>
<StgValue><ssdm name="sext_ln813_13"/></StgValue>
</operation>

<operation id="2631" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:67 %sub_ln1420_6 = sub i33 0, i33 %sext_ln813_13

]]></Node>
<StgValue><ssdm name="sub_ln1420_6"/></StgValue>
</operation>

<operation id="2632" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:68 %icmp_ln1420_6 = icmp_eq  i33 %sext_ln813_12, i33 %sub_ln1420_6

]]></Node>
<StgValue><ssdm name="icmp_ln1420_6"/></StgValue>
</operation>

<operation id="2633" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:70 %and_ln808_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i160, i32 %tmp_325, i32 0, i32 %add_ln813_19, i160 %trunc_ln813_4

]]></Node>
<StgValue><ssdm name="and_ln808_6"/></StgValue>
</operation>

<operation id="2634" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.end.i.i.i_ifconv:71 %select_ln1420_5 = select i1 %icmp_ln1420_6, i256 %and_ln808_6, i256 %or_ln813_4

]]></Node>
<StgValue><ssdm name="select_ln1420_5"/></StgValue>
</operation>

<operation id="2635" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:72 %add_ln813_20 = add i32 %lhs_134, i32 %rhs_110

]]></Node>
<StgValue><ssdm name="add_ln813_20"/></StgValue>
</operation>

<operation id="2636" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="192" op_0_bw="256">
<![CDATA[
if.end.i.i.i_ifconv:73 %trunc_ln813_5 = trunc i256 %select_ln1420_5

]]></Node>
<StgValue><ssdm name="trunc_ln813_5"/></StgValue>
</operation>

<operation id="2637" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:74 %lhs_135 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %select_ln1420_5, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="lhs_135"/></StgValue>
</operation>

<operation id="2638" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:75 %add_ln813_21 = add i32 %lhs_135, i32 %rhs_126

]]></Node>
<StgValue><ssdm name="add_ln813_21"/></StgValue>
</operation>

<operation id="2639" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:508 %ret_V_194 = add i34 %lhs_215, i34 %sext_ln1347_207

]]></Node>
<StgValue><ssdm name="ret_V_194"/></StgValue>
</operation>

<operation id="2640" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:509 %rhs_206 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_194, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_206"/></StgValue>
</operation>

<operation id="2641" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:588 %ret_V_209 = add i34 %lhs_231, i34 %sext_ln1347_223

]]></Node>
<StgValue><ssdm name="ret_V_209"/></StgValue>
</operation>

<operation id="2642" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:589 %rhs_222 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_209, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_222"/></StgValue>
</operation>

<operation id="2643" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:668 %ret_V_224 = add i34 %lhs_247, i34 %sext_ln1347_239

]]></Node>
<StgValue><ssdm name="ret_V_224"/></StgValue>
</operation>

<operation id="2644" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:669 %rhs_238 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_224, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_238"/></StgValue>
</operation>

<operation id="2645" st_id="24" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
if.end.i.i.i_ifconv:748 %ret_V_239 = add i34 %lhs_263, i34 %sext_ln1347_255

]]></Node>
<StgValue><ssdm name="ret_V_239"/></StgValue>
</operation>

<operation id="2646" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="32" op_0_bw="32" op_1_bw="34" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:749 %rhs_254 = partselect i32 @_ssdm_op_PartSelect.i32.i34.i32.i32, i34 %ret_V_239, i32 2, i32 33

]]></Node>
<StgValue><ssdm name="rhs_254"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="2647" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="192">
<![CDATA[
if.end.i.i.i_ifconv:76 %or_ln813_6 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i192, i32 %add_ln813_21, i32 %add_ln813_20, i192 %trunc_ln813_5

]]></Node>
<StgValue><ssdm name="or_ln813_6"/></StgValue>
</operation>

<operation id="2648" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:77 %tmp_326 = partset i512 @_ssdm_op_PartSet.i512.i512.i256.i32.i32, i512 %patches_load_1, i256 %or_ln813_6, i32 0, i32 255

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2649" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1420_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="512" op_0_bw="512" op_1_bw="224" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="192">
<![CDATA[
if.end.i.i.i_ifconv:756 %tmp_169 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i224.i32.i32.i32.i192, i224 %tmp_462, i32 0, i32 %add_ln813_21, i32 %add_ln813_20, i192 %trunc_ln813_5

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2650" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
if.end.i.i.i_ifconv:757 %select_ln1420_6 = select i1 %icmp_ln1420_7, i512 %tmp_169, i512 %tmp_326

]]></Node>
<StgValue><ssdm name="select_ln1420_6"/></StgValue>
</operation>

<operation id="2651" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:759 %tmp_473_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 288, i32 351

]]></Node>
<StgValue><ssdm name="tmp_473_cast"/></StgValue>
</operation>

<operation id="2652" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:760 %or_ln813_8 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i32, i64 %tmp_473_cast, i32 %add_ln813_22

]]></Node>
<StgValue><ssdm name="or_ln813_8"/></StgValue>
</operation>

<operation id="2653" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:761 %lhs_265 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 288, i32 319

]]></Node>
<StgValue><ssdm name="lhs_265"/></StgValue>
</operation>

<operation id="2654" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:762 %sext_ln813_16 = sext i32 %lhs_265

]]></Node>
<StgValue><ssdm name="sext_ln813_16"/></StgValue>
</operation>

<operation id="2655" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:763 %sext_ln813_17 = sext i32 %rhs_158

]]></Node>
<StgValue><ssdm name="sext_ln813_17"/></StgValue>
</operation>

<operation id="2656" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:764 %sub_ln1420_8 = sub i33 0, i33 %sext_ln813_17

]]></Node>
<StgValue><ssdm name="sub_ln1420_8"/></StgValue>
</operation>

<operation id="2657" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:765 %icmp_ln1420_8 = icmp_eq  i33 %sext_ln813_16, i33 %sub_ln1420_8

]]></Node>
<StgValue><ssdm name="icmp_ln1420_8"/></StgValue>
</operation>

<operation id="2658" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:766 %tmp_474_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 320, i32 383

]]></Node>
<StgValue><ssdm name="tmp_474_cast"/></StgValue>
</operation>

<operation id="2659" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:767 %tmp_474_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 320, i32 351

]]></Node>
<StgValue><ssdm name="tmp_474_cast1"/></StgValue>
</operation>

<operation id="2660" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:768 %and_ln808_8 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32, i32 %tmp_474_cast1, i32 0, i32 %add_ln813_22

]]></Node>
<StgValue><ssdm name="and_ln808_8"/></StgValue>
</operation>

<operation id="2661" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:769 %select_ln1420_7 = select i1 %icmp_ln1420_8, i96 %and_ln808_8, i96 %or_ln813_8

]]></Node>
<StgValue><ssdm name="select_ln1420_7"/></StgValue>
</operation>

<operation id="2662" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:770 %add_ln813_23 = add i32 %lhs_265, i32 %rhs_158

]]></Node>
<StgValue><ssdm name="add_ln813_23"/></StgValue>
</operation>

<operation id="2663" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="32" op_0_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:771 %trunc_ln813_6 = trunc i96 %select_ln1420_7

]]></Node>
<StgValue><ssdm name="trunc_ln813_6"/></StgValue>
</operation>

<operation id="2664" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:772 %or_ln813_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i32.i32, i64 %tmp_474_cast, i32 %add_ln813_23, i32 %trunc_ln813_6

]]></Node>
<StgValue><ssdm name="or_ln813_7"/></StgValue>
</operation>

<operation id="2665" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="32" op_0_bw="32" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:773 %lhs_266 = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %select_ln1420_7, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="lhs_266"/></StgValue>
</operation>

<operation id="2666" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:774 %sext_ln813_18 = sext i32 %lhs_266

]]></Node>
<StgValue><ssdm name="sext_ln813_18"/></StgValue>
</operation>

<operation id="2667" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:775 %sext_ln813_19 = sext i32 %rhs_174

]]></Node>
<StgValue><ssdm name="sext_ln813_19"/></StgValue>
</operation>

<operation id="2668" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:776 %sub_ln1420_9 = sub i33 0, i33 %sext_ln813_19

]]></Node>
<StgValue><ssdm name="sub_ln1420_9"/></StgValue>
</operation>

<operation id="2669" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:777 %icmp_ln1420_9 = icmp_eq  i33 %sext_ln813_18, i33 %sub_ln1420_9

]]></Node>
<StgValue><ssdm name="icmp_ln1420_9"/></StgValue>
</operation>

<operation id="2670" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:778 %tmp_475_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 352, i32 415

]]></Node>
<StgValue><ssdm name="tmp_475_cast"/></StgValue>
</operation>

<operation id="2671" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:779 %tmp_475_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 352, i32 383

]]></Node>
<StgValue><ssdm name="tmp_475_cast1"/></StgValue>
</operation>

<operation id="2672" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:780 %and_ln808_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %tmp_475_cast1, i32 0, i32 %add_ln813_23, i32 %trunc_ln813_6

]]></Node>
<StgValue><ssdm name="and_ln808_9"/></StgValue>
</operation>

<operation id="2673" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:781 %select_ln1420_8 = select i1 %icmp_ln1420_9, i128 %and_ln808_9, i128 %or_ln813_7

]]></Node>
<StgValue><ssdm name="select_ln1420_8"/></StgValue>
</operation>

<operation id="2674" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:782 %add_ln813_24 = add i32 %lhs_266, i32 %rhs_174

]]></Node>
<StgValue><ssdm name="add_ln813_24"/></StgValue>
</operation>

<operation id="2675" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="64" op_0_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:783 %trunc_ln813_7 = trunc i128 %select_ln1420_8

]]></Node>
<StgValue><ssdm name="trunc_ln813_7"/></StgValue>
</operation>

<operation id="2676" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="160" op_0_bw="160" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
if.end.i.i.i_ifconv:784 %or_ln813_9 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i64.i32.i64, i64 %tmp_475_cast, i32 %add_ln813_24, i64 %trunc_ln813_7

]]></Node>
<StgValue><ssdm name="or_ln813_9"/></StgValue>
</operation>

<operation id="2677" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="32" op_0_bw="32" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:785 %lhs_267 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %select_ln1420_8, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="lhs_267"/></StgValue>
</operation>

<operation id="2678" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:786 %sext_ln813_20 = sext i32 %lhs_267

]]></Node>
<StgValue><ssdm name="sext_ln813_20"/></StgValue>
</operation>

<operation id="2679" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:787 %sext_ln813_21 = sext i32 %rhs_190

]]></Node>
<StgValue><ssdm name="sext_ln813_21"/></StgValue>
</operation>

<operation id="2680" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:788 %sub_ln1420_10 = sub i33 0, i33 %sext_ln813_21

]]></Node>
<StgValue><ssdm name="sub_ln1420_10"/></StgValue>
</operation>

<operation id="2681" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:789 %icmp_ln1420_10 = icmp_eq  i33 %sext_ln813_20, i33 %sub_ln1420_10

]]></Node>
<StgValue><ssdm name="icmp_ln1420_10"/></StgValue>
</operation>

<operation id="2682" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:790 %tmp_476_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 384, i32 447

]]></Node>
<StgValue><ssdm name="tmp_476_cast"/></StgValue>
</operation>

<operation id="2683" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:791 %tmp_476_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 384, i32 415

]]></Node>
<StgValue><ssdm name="tmp_476_cast1"/></StgValue>
</operation>

<operation id="2684" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="64">
<![CDATA[
if.end.i.i.i_ifconv:792 %and_ln808_s = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i64, i32 %tmp_476_cast1, i32 0, i32 %add_ln813_24, i64 %trunc_ln813_7

]]></Node>
<StgValue><ssdm name="and_ln808_s"/></StgValue>
</operation>

<operation id="2685" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="160" op_0_bw="1" op_1_bw="160" op_2_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:793 %select_ln1420_9 = select i1 %icmp_ln1420_10, i160 %and_ln808_s, i160 %or_ln813_9

]]></Node>
<StgValue><ssdm name="select_ln1420_9"/></StgValue>
</operation>

<operation id="2686" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:794 %add_ln813_25 = add i32 %lhs_267, i32 %rhs_190

]]></Node>
<StgValue><ssdm name="add_ln813_25"/></StgValue>
</operation>

<operation id="2687" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="96" op_0_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:795 %trunc_ln813_8 = trunc i160 %select_ln1420_9

]]></Node>
<StgValue><ssdm name="trunc_ln813_8"/></StgValue>
</operation>

<operation id="2688" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="192" op_0_bw="192" op_1_bw="64" op_2_bw="32" op_3_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:796 %or_ln813_s = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i64.i32.i96, i64 %tmp_476_cast, i32 %add_ln813_25, i96 %trunc_ln813_8

]]></Node>
<StgValue><ssdm name="or_ln813_s"/></StgValue>
</operation>

<operation id="2689" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="32" op_0_bw="32" op_1_bw="160" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:797 %lhs_268 = partselect i32 @_ssdm_op_PartSelect.i32.i160.i32.i32, i160 %select_ln1420_9, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="lhs_268"/></StgValue>
</operation>

<operation id="2690" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:798 %sext_ln813_22 = sext i32 %lhs_268

]]></Node>
<StgValue><ssdm name="sext_ln813_22"/></StgValue>
</operation>

<operation id="2691" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:799 %sext_ln813_23 = sext i32 %rhs_206

]]></Node>
<StgValue><ssdm name="sext_ln813_23"/></StgValue>
</operation>

<operation id="2692" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:800 %sub_ln1420_11 = sub i33 0, i33 %sext_ln813_23

]]></Node>
<StgValue><ssdm name="sub_ln1420_11"/></StgValue>
</operation>

<operation id="2693" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:801 %icmp_ln1420_11 = icmp_eq  i33 %sext_ln813_22, i33 %sub_ln1420_11

]]></Node>
<StgValue><ssdm name="icmp_ln1420_11"/></StgValue>
</operation>

<operation id="2694" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:802 %tmp_477_cast = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 416, i32 479

]]></Node>
<StgValue><ssdm name="tmp_477_cast"/></StgValue>
</operation>

<operation id="2695" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:803 %tmp_477_cast1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 416, i32 447

]]></Node>
<StgValue><ssdm name="tmp_477_cast1"/></StgValue>
</operation>

<operation id="2696" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="192" op_0_bw="192" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="96">
<![CDATA[
if.end.i.i.i_ifconv:804 %and_ln808_7 = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i32.i32.i32.i96, i32 %tmp_477_cast1, i32 0, i32 %add_ln813_25, i96 %trunc_ln813_8

]]></Node>
<StgValue><ssdm name="and_ln808_7"/></StgValue>
</operation>

<operation id="2697" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="192" op_0_bw="1" op_1_bw="192" op_2_bw="192">
<![CDATA[
if.end.i.i.i_ifconv:805 %select_ln1420_10 = select i1 %icmp_ln1420_11, i192 %and_ln808_7, i192 %or_ln813_s

]]></Node>
<StgValue><ssdm name="select_ln1420_10"/></StgValue>
</operation>

<operation id="2698" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:806 %add_ln813_26 = add i32 %lhs_268, i32 %rhs_206

]]></Node>
<StgValue><ssdm name="add_ln813_26"/></StgValue>
</operation>

<operation id="2699" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="128" op_0_bw="192">
<![CDATA[
if.end.i.i.i_ifconv:807 %trunc_ln813_9 = trunc i192 %select_ln1420_10

]]></Node>
<StgValue><ssdm name="trunc_ln813_9"/></StgValue>
</operation>

<operation id="2700" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="32" op_0_bw="32" op_1_bw="192" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:809 %lhs_269 = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %select_ln1420_10, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="lhs_269"/></StgValue>
</operation>

<operation id="2701" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="64" op_0_bw="64" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:814 %tmp_463 = partselect i64 @_ssdm_op_PartSelect.i64.i512.i32.i32, i512 %select_ln1420_6, i32 448, i32 511

]]></Node>
<StgValue><ssdm name="tmp_463"/></StgValue>
</operation>

<operation id="2702" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:815 %tmp_478_cast = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 448, i32 479

]]></Node>
<StgValue><ssdm name="tmp_478_cast"/></StgValue>
</operation>

<operation id="2703" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="32" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:826 %tmp_464 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %select_ln1420_6, i32 480, i32 511

]]></Node>
<StgValue><ssdm name="tmp_464"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="2704" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="224" op_0_bw="224" op_1_bw="64" op_2_bw="32" op_3_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:808 %or_ln813_5 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i64.i32.i128, i64 %tmp_477_cast, i32 %add_ln813_26, i128 %trunc_ln813_9

]]></Node>
<StgValue><ssdm name="or_ln813_5"/></StgValue>
</operation>

<operation id="2705" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:810 %sext_ln813_24 = sext i32 %lhs_269

]]></Node>
<StgValue><ssdm name="sext_ln813_24"/></StgValue>
</operation>

<operation id="2706" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:811 %sext_ln813_25 = sext i32 %rhs_222

]]></Node>
<StgValue><ssdm name="sext_ln813_25"/></StgValue>
</operation>

<operation id="2707" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:812 %sub_ln1420_12 = sub i33 0, i33 %sext_ln813_25

]]></Node>
<StgValue><ssdm name="sub_ln1420_12"/></StgValue>
</operation>

<operation id="2708" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:813 %icmp_ln1420_12 = icmp_eq  i33 %sext_ln813_24, i33 %sub_ln1420_12

]]></Node>
<StgValue><ssdm name="icmp_ln1420_12"/></StgValue>
</operation>

<operation id="2709" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="224" op_0_bw="224" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="128">
<![CDATA[
if.end.i.i.i_ifconv:816 %and_ln808_10 = bitconcatenate i224 @_ssdm_op_BitConcatenate.i224.i32.i32.i32.i128, i32 %tmp_478_cast, i32 0, i32 %add_ln813_26, i128 %trunc_ln813_9

]]></Node>
<StgValue><ssdm name="and_ln808_10"/></StgValue>
</operation>

<operation id="2710" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="224" op_0_bw="1" op_1_bw="224" op_2_bw="224">
<![CDATA[
if.end.i.i.i_ifconv:817 %select_ln1420_11 = select i1 %icmp_ln1420_12, i224 %and_ln808_10, i224 %or_ln813_5

]]></Node>
<StgValue><ssdm name="select_ln1420_11"/></StgValue>
</operation>

<operation id="2711" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:818 %add_ln813_27 = add i32 %lhs_269, i32 %rhs_222

]]></Node>
<StgValue><ssdm name="add_ln813_27"/></StgValue>
</operation>

<operation id="2712" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="160" op_0_bw="224">
<![CDATA[
if.end.i.i.i_ifconv:819 %trunc_ln813_10 = trunc i224 %select_ln1420_11

]]></Node>
<StgValue><ssdm name="trunc_ln813_10"/></StgValue>
</operation>

<operation id="2713" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="32" op_3_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:820 %or_ln813_10 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i32.i160, i64 %tmp_463, i32 %add_ln813_27, i160 %trunc_ln813_10

]]></Node>
<StgValue><ssdm name="or_ln813_10"/></StgValue>
</operation>

<operation id="2714" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="32" op_0_bw="32" op_1_bw="224" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:821 %lhs_270 = partselect i32 @_ssdm_op_PartSelect.i32.i224.i32.i32, i224 %select_ln1420_11, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="lhs_270"/></StgValue>
</operation>

<operation id="2715" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:822 %sext_ln813_26 = sext i32 %lhs_270

]]></Node>
<StgValue><ssdm name="sext_ln813_26"/></StgValue>
</operation>

<operation id="2716" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="33" op_0_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:823 %sext_ln813_27 = sext i32 %rhs_238

]]></Node>
<StgValue><ssdm name="sext_ln813_27"/></StgValue>
</operation>

<operation id="2717" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:824 %sub_ln1420_13 = sub i33 0, i33 %sext_ln813_27

]]></Node>
<StgValue><ssdm name="sub_ln1420_13"/></StgValue>
</operation>

<operation id="2718" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.end.i.i.i_ifconv:825 %icmp_ln1420_13 = icmp_eq  i33 %sext_ln813_26, i33 %sub_ln1420_13

]]></Node>
<StgValue><ssdm name="icmp_ln1420_13"/></StgValue>
</operation>

<operation id="2719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="160">
<![CDATA[
if.end.i.i.i_ifconv:827 %and_ln808_11 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i160, i32 %tmp_464, i32 0, i32 %add_ln813_27, i160 %trunc_ln813_10

]]></Node>
<StgValue><ssdm name="and_ln808_11"/></StgValue>
</operation>

<operation id="2720" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.end.i.i.i_ifconv:828 %select_ln1420_12 = select i1 %icmp_ln1420_13, i256 %and_ln808_11, i256 %or_ln813_10

]]></Node>
<StgValue><ssdm name="select_ln1420_12"/></StgValue>
</operation>

<operation id="2721" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:829 %add_ln813_28 = add i32 %lhs_270, i32 %rhs_238

]]></Node>
<StgValue><ssdm name="add_ln813_28"/></StgValue>
</operation>

<operation id="2722" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="192" op_0_bw="256">
<![CDATA[
if.end.i.i.i_ifconv:830 %trunc_ln813_11 = trunc i256 %select_ln1420_12

]]></Node>
<StgValue><ssdm name="trunc_ln813_11"/></StgValue>
</operation>

<operation id="2723" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:831 %lhs_271 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %select_ln1420_12, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="lhs_271"/></StgValue>
</operation>

<operation id="2724" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:832 %add_ln813_29 = add i32 %lhs_271, i32 %rhs_254

]]></Node>
<StgValue><ssdm name="add_ln813_29"/></StgValue>
</operation>

<operation id="2725" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="192">
<![CDATA[
if.end.i.i.i_ifconv:833 %or_ln813_11 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i192, i32 %add_ln813_29, i32 %add_ln813_28, i192 %trunc_ln813_11

]]></Node>
<StgValue><ssdm name="or_ln813_11"/></StgValue>
</operation>

<operation id="2726" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="256" op_3_bw="32" op_4_bw="32">
<![CDATA[
if.end.i.i.i_ifconv:834 %tmp_465 = partset i512 @_ssdm_op_PartSet.i512.i512.i256.i32.i32, i512 %select_ln1420_6, i256 %or_ln813_11, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="tmp_465"/></StgValue>
</operation>

<operation id="2727" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="0" op_0_bw="512" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:835 %store_ln813 = store i512 %tmp_465, i8 %patches_addr

]]></Node>
<StgValue><ssdm name="store_ln813"/></StgValue>
</operation>

<operation id="2728" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i.i_ifconv:850 %br_ln69 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
