// Seed: 762439953
module module_0 (
    output supply0 id_0
);
  wire id_2;
  tri0 id_3 = 1;
  assign id_3 = 1;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    output uwire id_4,
    input wand id_5,
    output logic id_6,
    input supply0 id_7,
    input logic id_8,
    input uwire id_9
);
  wire id_11;
  id_12 :
  assert property (@(posedge 1) 'h0) begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_6 <= id_8;
      end
    end
  end
  wire id_13;
  module_0 modCall_1 (id_1);
  assign modCall_1.type_5 = 0;
endmodule
