strict digraph "" {
	node [label="\N"];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4dca4cc1d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'r_next']"];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f4dca4cc2d0>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"18:AL" -> "19:IF"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4dca4cc350>",
		fillcolor=turquoise,
		label="24:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dca4cc390>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['r_reg']",
		label="Leaf_18:AL"];
	"24:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:IF" -> "24:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=19];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4dca4cc550>",
		fillcolor=turquoise,
		label="20:BL
r_reg <= 5'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4dca4cc590>]",
		style=filled,
		typ=Block];
	"19:IF" -> "20:BL"	[cond="['reset']",
		label=reset,
		lineno=19];
	"20:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
