 ** Message System Log
 ** Database: 
 ** Date:   Thu Oct 03 11:22:46 2024


****************
Macro Parameters
****************

Name                            : TableSelect
Family                          : PA3LC
Output Format                   : VHDL
Type                            : Multiplexor
Sel0                            : Active High
Sel1                            : None
Sel2                            : None
Sel3                            : None
Sel4                            : None
Sel5                            : None
Output Bus Width                : 1
No Of Input Buses               : 2
Placement Info                  : yes

*************
Fanin Control
*************

Signal      Buffering   Max Load   Signal Width
------      ---------   --------   ------------
Sel0          Auto         6

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:      1  Total:   6144   (0.02%)
    IO (W/ clocks)             Used:      0  Total:     68   (0.00%)
    Differential IO            Used:      0  Total:     13   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      8   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote VHDL netlist to C:/Users/Jesus/Documents/KTH/ROMEO/test_vhdl/Master-Thesis-Code-FPGA/smartgen\TableSelect\TableSelect.vhd.

 ** Log Ended:   Thu Oct 03 11:22:46 2024

