TimeQuest Timing Analyzer report for SYSTEM
Thu Aug 06 01:09:51 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 13. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 14. Slow Model Setup: 'usonic[9]'
 15. Slow Model Setup: 'clk_sample[9]'
 16. Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 17. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 18. Slow Model Hold: 'clk_sample[9]'
 19. Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 20. Slow Model Hold: 'usonic[9]'
 21. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 22. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 23. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 24. Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 25. Slow Model Minimum Pulse Width: 'clk_sample[9]'
 26. Slow Model Minimum Pulse Width: 'usonic[9]'
 27. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'iCLK_50'
 29. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 42. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 43. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 44. Fast Model Setup: 'usonic[9]'
 45. Fast Model Setup: 'clk_sample[9]'
 46. Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 47. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 48. Fast Model Hold: 'clk_sample[9]'
 49. Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 50. Fast Model Hold: 'usonic[9]'
 51. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 52. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 53. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 54. Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'
 55. Fast Model Minimum Pulse Width: 'clk_sample[9]'
 56. Fast Model Minimum Pulse Width: 'usonic[9]'
 57. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 58. Fast Model Minimum Pulse Width: 'iCLK_50'
 59. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Progagation Delay
 72. Minimum Progagation Delay
 73. Setup Transfers
 74. Hold Transfers
 75. Report TCCS
 76. Report RSKM
 77. Unconstrained Paths
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; SYSTEM                                                             ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; clk_sample[9]                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { clk_sample[9] }                           ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; Generated ; 24.615 ; 40.63 MHz  ; 0.000 ; 12.307 ; 50.00      ; 16        ; 13          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[1] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_ADC:ADC0_instant|CLK_16[1] }   ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } ;
; usonic[9]                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { usonic[9] }                               ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 123.46 MHz ; 123.46 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 380.95 MHz ; 380.95 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;      ;
; 396.2 MHz  ; 396.2 MHz       ; usonic[9]                               ;      ;
; 400.32 MHz ; 400.32 MHz      ; clk_sample[9]                           ;      ;
; 475.96 MHz ; 475.96 MHz      ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;      ;
; 492.37 MHz ; 492.37 MHz      ; CLKPLL_inst|altpll_component|pll|clk[1] ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -6.266 ; -380.368      ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; -4.318 ; -4.817        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.652 ; -60.313       ;
; usonic[9]                               ; -1.524 ; -15.240       ;
; clk_sample[9]                           ; -1.498 ; -14.432       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.101 ; -13.812       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.675 ; -1.675        ;
; clk_sample[9]                           ; -1.385 ; -22.160       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.017 ; -1.017        ;
; usonic[9]                               ; -0.794 ; -7.940        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.067 ; -0.134        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.274  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -24.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.307 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -6.266 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.701     ; 2.534      ;
; -6.258 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.687     ; 2.540      ;
; -6.211 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.710     ; 2.470      ;
; -6.194 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.722     ; 2.441      ;
; -6.176 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.703     ; 2.442      ;
; -6.142 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.699     ; 2.412      ;
; -6.133 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.770     ; 2.332      ;
; -6.124 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.690     ; 2.403      ;
; -6.115 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.734     ; 2.350      ;
; -6.093 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.727     ; 2.335      ;
; -6.045 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.699     ; 2.315      ;
; -6.032 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.688     ; 2.313      ;
; -6.026 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.704     ; 2.291      ;
; -6.023 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.785     ; 2.207      ;
; -6.016 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.718     ; 2.267      ;
; -6.012 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.692     ; 2.289      ;
; -6.002 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.730     ; 2.241      ;
; -5.990 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.701     ; 2.258      ;
; -5.987 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.741     ; 2.215      ;
; -5.982 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.699     ; 2.252      ;
; -5.982 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.697     ; 2.254      ;
; -5.979 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.715     ; 2.233      ;
; -5.965 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.762     ; 2.172      ;
; -5.961 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.689     ; 2.241      ;
; -5.932 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.711     ; 2.190      ;
; -5.902 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.706     ; 2.165      ;
; -5.883 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.748     ; 2.104      ;
; -5.870 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.722     ; 2.117      ;
; -5.867 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.752     ; 2.084      ;
; -5.848 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.773     ; 2.044      ;
; -5.798 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.713     ; 2.054      ;
; -5.798 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.718     ; 2.049      ;
; -5.788 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.715     ; 2.042      ;
; -5.729 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.686     ; 2.012      ;
; -5.685 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.695     ; 1.959      ;
; -5.668 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.720     ; 1.917      ;
; -5.642 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.712     ; 1.899      ;
; -5.628 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.706     ; 1.891      ;
; -5.562 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.693     ; 1.838      ;
; -5.554 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.711     ; 1.812      ;
; -5.520 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.715     ; 1.774      ;
; -5.515 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.743     ; 1.741      ;
; -5.504 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.736     ; 1.737      ;
; -5.494 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.729     ; 1.734      ;
; -5.491 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.724     ; 1.736      ;
; -5.479 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.713     ; 1.735      ;
; -5.420 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.764     ; 1.625      ;
; -5.366 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.731     ; 1.604      ;
; -5.351 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.701     ; 1.619      ;
; -5.351 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.751     ; 1.569      ;
; -5.331 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.740     ; 1.560      ;
; -5.323 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.697     ; 1.595      ;
; -5.301 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.691     ; 1.579      ;
; -5.282 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.722     ; 1.529      ;
; -5.269 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.714     ; 1.524      ;
; -5.254 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.690     ; 1.533      ;
; -5.188 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.720     ; 1.437      ;
; -5.186 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.717     ; 1.438      ;
; -5.015 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.693     ; 1.291      ;
; -4.996 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.692     ; 1.273      ;
; -4.992 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.708     ; 1.253      ;
; -4.976 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.703     ; 1.242      ;
; -4.968 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.695     ; 1.242      ;
; -4.701 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -3.699     ; 0.971      ;
; -3.125 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.351     ; 0.818      ;
; -3.124 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.351     ; 0.817      ;
; -3.109 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.350     ; 0.803      ;
; -3.109 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.350     ; 0.803      ;
; -3.108 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.350     ; 0.802      ;
; -0.334 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.173      ; 0.797      ;
; -0.330 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.173      ; 0.797      ;
; -0.159 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.208      ; 0.657      ;
; -0.159 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.208      ; 0.657      ;
; -0.155 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.208      ; 0.657      ;
; -0.155 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.208      ; 0.657      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.284  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.037      ; 8.102      ;
; 7.500  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.018      ; 7.867      ;
; 7.525  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.026      ; 7.850      ;
; 7.545  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.033      ; 7.837      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
; 7.569  ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 7.835      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -4.318 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.916     ; 1.443      ;
; -4.217 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.916     ; 1.342      ;
; -4.080 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.916     ; 1.205      ;
; -3.953 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.916     ; 1.078      ;
; -3.814 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -2.916     ; 0.939      ;
; -0.733 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.185      ; 1.209      ;
; -0.733 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.185      ; 1.209      ;
; -0.499 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.186      ; 0.976      ;
; -0.499 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.186      ; 0.976      ;
; 22.584 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 2.067      ;
; 22.618 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 2.033      ;
; 22.654 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.997      ;
; 22.655 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.996      ;
; 22.689 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.962      ;
; 22.725 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.926      ;
; 22.726 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.925      ;
; 22.760 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.891      ;
; 22.760 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.891      ;
; 22.795 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.856      ;
; 22.796 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.855      ;
; 22.831 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.820      ;
; 22.866 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.785      ;
; 22.866 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.785      ;
; 22.885 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.766      ;
; 22.902 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.749      ;
; 22.919 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.732      ;
; 22.937 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.714      ;
; 22.937 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.714      ;
; 22.955 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.696      ;
; 22.956 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.695      ;
; 22.969 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.682      ;
; 22.990 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.661      ;
; 23.008 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.643      ;
; 23.026 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.625      ;
; 23.027 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.624      ;
; 23.040 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.611      ;
; 23.061 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.590      ;
; 23.061 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.590      ;
; 23.096 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.555      ;
; 23.097 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.554      ;
; 23.098 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.553      ;
; 23.103 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.548      ;
; 23.111 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.540      ;
; 23.132 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.519      ;
; 23.132 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.519      ;
; 23.167 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.484      ;
; 23.167 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.484      ;
; 23.168 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.483      ;
; 23.169 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.482      ;
; 23.174 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.477      ;
; 23.203 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.448      ;
; 23.203 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.448      ;
; 23.214 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.437      ;
; 23.553 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.098      ;
; 23.553 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.098      ;
; 23.554 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.097      ;
; 23.556 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.095      ;
; 23.560 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.091      ;
; 23.586 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.065      ;
; 23.586 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.065      ;
; 23.586 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.065      ;
; 23.597 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 1.054      ;
; 23.994 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.657      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.652 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.290      ; 5.986      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.530 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.291      ; 5.865      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.484 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.284      ; 5.812      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.451 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.304      ; 5.799      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.432 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.768      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.427 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.289      ; 5.760      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.422 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.292      ; 5.758      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.413 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.282      ; 5.739      ;
; -3.392 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.281      ; 5.717      ;
; -3.392 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.281      ; 5.717      ;
; -3.392 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.281      ; 5.717      ;
; -3.392 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.281      ; 5.717      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.524 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.524 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.560      ;
; -1.489 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.489 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.525      ;
; -1.348 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.348 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.384      ;
; -1.346 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.346 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.382      ;
; -1.245 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.245 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.281      ;
; -1.219 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.219 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.255      ;
; -1.108 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.108 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.144      ;
; -1.070 ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.106      ;
; -0.999 ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 2.035      ;
; -0.928 ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.964      ;
; -0.769 ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.805      ;
; -0.742 ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.742 ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.778      ;
; -0.698 ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.734      ;
; -0.627 ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.663      ;
; -0.556 ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.592      ;
; -0.485 ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.521      ;
; -0.414 ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.450      ;
; -0.031 ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.067      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -1.498 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.534      ;
; -1.437 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.473      ;
; -1.427 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.463      ;
; -1.366 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.402      ;
; -1.359 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.395      ;
; -1.356 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.392      ;
; -1.331 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.367      ;
; -1.295 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.331      ;
; -1.288 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.324      ;
; -1.285 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.321      ;
; -1.260 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.296      ;
; -1.225 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.261      ;
; -1.224 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.260      ;
; -1.217 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.253      ;
; -1.214 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.250      ;
; -1.189 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.225      ;
; -1.182 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.218      ;
; -1.154 ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.190      ;
; -1.153 ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.189      ;
; -1.146 ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.182      ;
; -1.143 ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.179      ;
; -1.119 ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.155      ;
; -1.118 ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.154      ;
; -1.111 ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.147      ;
; -1.083 ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.119      ;
; -1.082 ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.118      ;
; -1.075 ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.111      ;
; -1.072 ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.108      ;
; -1.048 ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.084      ;
; -1.047 ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.083      ;
; -1.040 ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.076      ;
; -1.012 ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.048      ;
; -1.011 ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.047      ;
; -1.008 ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.044      ;
; -1.004 ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.040      ;
; -1.001 ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.037      ;
; -0.977 ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.013      ;
; -0.976 ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.012      ;
; -0.969 ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.005      ;
; -0.941 ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.977      ;
; -0.940 ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.976      ;
; -0.937 ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.973      ;
; -0.933 ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.969      ;
; -0.906 ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.942      ;
; -0.905 ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.941      ;
; -0.898 ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.934      ;
; -0.880 ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.916      ;
; -0.870 ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.906      ;
; -0.866 ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.902      ;
; -0.862 ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.898      ;
; -0.842 ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.878      ;
; -0.835 ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.871      ;
; -0.834 ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.870      ;
; -0.827 ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.863      ;
; -0.809 ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.845      ;
; -0.799 ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.835      ;
; -0.795 ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.831      ;
; -0.782 ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.818      ;
; -0.781 ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.817      ;
; -0.771 ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.807      ;
; -0.764 ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.800      ;
; -0.756 ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.792      ;
; -0.738 ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.774      ;
; -0.738 ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.774      ;
; -0.728 ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.764      ;
; -0.724 ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.760      ;
; -0.711 ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.747      ;
; -0.710 ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.746      ;
; -0.703 ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.739      ;
; -0.700 ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.736      ;
; -0.693 ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.729      ;
; -0.685 ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.721      ;
; -0.675 ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.667 ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.703      ;
; -0.667 ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.703      ;
; -0.653 ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.689      ;
; -0.640 ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.675      ;
; -0.632 ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.668      ;
; -0.632 ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.668      ;
; -0.629 ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.665      ;
; -0.622 ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.658      ;
; -0.604 ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.596 ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.632      ;
; -0.596 ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.632      ;
; -0.582 ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.618      ;
; -0.569 ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.604      ;
; -0.561 ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.597      ;
; -0.561 ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.597      ;
; -0.558 ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.594      ;
; -0.533 ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.526 ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.562      ;
; -0.525 ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.561      ;
; -0.525 ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.561      ;
; -0.511 ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.547      ;
; -0.498 ; check_counter[13] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.534      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                             ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.101 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.137      ;
; -1.088 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.124      ;
; -1.030 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.066      ;
; -1.026 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.062      ;
; -1.013 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 2.049      ;
; -0.960 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.996      ;
; -0.955 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.991      ;
; -0.948 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.984      ;
; -0.947 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.983      ;
; -0.914 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.955      ;
; -0.913 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.950      ;
; -0.913 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.950      ;
; -0.909 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.945      ;
; -0.909 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.945      ;
; -0.909 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.945      ;
; -0.909 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.945      ;
; -0.889 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.925      ;
; -0.889 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.925      ;
; -0.888 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.924      ;
; -0.888 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.924      ;
; -0.888 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.924      ;
; -0.888 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.924      ;
; -0.881 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.917      ;
; -0.877 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.913      ;
; -0.832 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.867      ;
; -0.832 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.867      ;
; -0.832 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.867      ;
; -0.832 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.867      ;
; -0.814 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.850      ;
; -0.810 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.846      ;
; -0.642 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.678      ;
; -0.621 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.657      ;
; -0.609 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.005      ; 1.650      ;
; -0.608 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.645      ;
; -0.608 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.645      ;
; -0.565 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.600      ;
; -0.561 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.597      ;
; -0.556 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.592      ;
; -0.491 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.527      ;
; -0.436 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.472      ;
; -0.435 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.471      ;
; -0.380 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.417      ;
; -0.373 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.410      ;
; -0.371 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.408      ;
; -0.340 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.377      ;
; -0.340 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.377      ;
; -0.338 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.375      ;
; -0.334 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.371      ;
; -0.333 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.370      ;
; -0.332 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.369      ;
; -0.330 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.367      ;
; -0.325 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.362      ;
; -0.325 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.362      ;
; -0.324 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.361      ;
; -0.247 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.282      ;
; -0.246 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.001     ; 1.281      ;
; -0.204 ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.240      ;
; -0.201 ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.238      ;
; -0.196 ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.232      ;
; -0.188 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.224      ;
; -0.187 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.223      ;
; -0.187 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.223      ;
; -0.161 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.197      ;
; -0.094 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.130      ;
; -0.071 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.108      ;
; -0.069 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.106      ;
; -0.068 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.105      ;
; -0.067 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.104      ;
; -0.063 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.100      ;
; -0.062 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.099      ;
; -0.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.098      ;
; -0.061 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.098      ;
; -0.056 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.093      ;
; -0.055 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.092      ;
; -0.054 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.091      ;
; -0.054 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.091      ;
; -0.052 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.001      ; 1.089      ;
; -0.031 ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.067      ;
; -0.031 ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.067      ;
; -0.029 ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.065      ;
; -0.029 ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.065      ;
; -0.028 ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.064      ;
; -0.027 ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.063      ;
; -0.025 ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.061      ;
; -0.023 ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.059      ;
; 0.000  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.036      ;
; 0.000  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.036      ;
; 0.000  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.036      ;
; 0.002  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.034      ;
; 0.006  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.030      ;
; 0.009  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.027      ;
; 0.009  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.027      ;
; 0.013  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.023      ;
; 0.016  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.020      ;
; 0.032  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.004      ;
; 0.033  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 1.003      ;
; 0.047  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.989      ;
; 0.060  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.976      ;
+--------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.675 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.348      ; 0.939      ;
; 0.124  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 2.758      ;
; 0.131  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 2.765      ;
; 0.292  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.384      ; 2.942      ;
; 0.309  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.384      ; 2.959      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 3.005      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 3.008      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.413  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.037      ;
; 0.465  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.384      ; 3.115      ;
; 0.535  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.173      ;
; 0.537  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.175      ;
; 0.649  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.651  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.917      ;
; 0.674  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.312      ;
; 0.684  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.322      ;
; 0.773  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 3.407      ;
; 0.788  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.792  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.793  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.417      ;
; 0.793  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.795  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.798  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.808  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.446      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.083      ;
; 0.826  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 3.460      ;
; 0.831  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.834  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.100      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 3.473      ;
; 0.840  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.384      ; 3.490      ;
; 0.861  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.384      ; 3.511      ;
; 0.888  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.512      ;
; 0.894  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.518      ;
; 0.896  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.520      ;
; 0.912  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.368      ; 3.546      ;
; 0.929  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.567      ;
; 0.979  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.384      ; 3.629      ;
; 0.982  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.250      ;
; 1.023  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.289      ;
; 1.043  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.681      ;
; 1.061  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.699      ;
; 1.072  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 3.710      ;
; 1.107  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.731      ;
; 1.111  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.735      ;
; 1.120  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.014      ; 1.400      ;
; 1.187  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.453      ;
; 1.247  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.513      ;
; 1.257  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.010      ; 1.533      ;
; 1.291  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.014     ; 1.543      ;
; 1.294  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.358      ; 3.918      ;
; 1.329  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.586      ;
; 1.342  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.608      ;
; 1.353  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.619      ;
; 1.353  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.619      ;
; 1.353  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.619      ;
; 1.353  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.619      ;
; 1.383  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.649      ;
; 1.416  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.012      ; 1.694      ;
; 1.432  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 1.693      ;
; 1.439  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.686      ;
; 1.439  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.686      ;
; 1.439  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.686      ;
; 1.450  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.450  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.450  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.450  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.716      ;
; 1.483  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.483  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.530  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.803      ;
; 1.533  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.799      ;
; 1.561  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.834      ;
; 1.564  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.007      ; 1.837      ;
; 1.570  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.827      ;
; 1.571  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.828      ;
; 1.572  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.829      ;
; 1.574  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.831      ;
; 1.579  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.845      ;
; 1.598  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.019     ; 1.845      ;
; 1.639  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.905      ;
; 1.639  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.905      ;
; 1.641  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.907      ;
; 1.663  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.372      ; 4.301      ;
; 1.701  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 1.962      ;
; 1.721  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.987      ;
; 1.742  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.008      ;
; 1.751  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.017      ;
; 1.755  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.021      ;
; 1.788  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 2.049      ;
; 1.798  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 2.059      ;
; 1.819  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 2.080      ;
; 1.821  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 2.082      ;
; 1.822  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 2.083      ;
; 1.831  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.097      ;
; 1.839  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.105      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -1.385 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.385 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.637      ;
; -1.278 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.278 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.744      ;
; -1.125 ; ADC_OFF           ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; -1.125 ; ADC_OFF           ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 3.760      ; 2.897      ;
; 0.531  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.797      ;
; 0.803  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.838  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.113      ;
; 1.186  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.196  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.224  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.491      ;
; 1.232  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.499      ;
; 1.257  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.523      ;
; 1.260  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.267  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.281  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.547      ;
; 1.295  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.562      ;
; 1.303  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.328  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.594      ;
; 1.331  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.597      ;
; 1.338  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.352  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.618      ;
; 1.366  ; check_counter[10] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; check_counter[8]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.632      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -1.017 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.522      ; 2.021      ;
; -0.979 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.347      ; 1.634      ;
; -0.847 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.347      ; 1.766      ;
; -0.777 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 2.347      ; 1.836      ;
; -0.517 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -0.500       ; 2.522      ; 2.021      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.710  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.976      ;
; 0.710  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.976      ;
; 0.723  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.989      ;
; 0.737  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.003      ;
; 0.738  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.004      ;
; 0.754  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.020      ;
; 0.757  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.023      ;
; 0.761  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.027      ;
; 0.761  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.027      ;
; 0.764  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.030      ;
; 0.768  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.034      ;
; 0.770  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.036      ;
; 0.770  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.036      ;
; 0.770  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.036      ;
; 0.784  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.049      ;
; 0.789  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.054      ;
; 0.793  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.797  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.063      ;
; 0.798  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.799  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.067      ;
; 0.822  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.089      ;
; 0.824  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.091      ;
; 0.824  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.091      ;
; 0.825  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.092      ;
; 0.826  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.093      ;
; 0.831  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.098      ;
; 0.831  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.098      ;
; 0.832  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.099      ;
; 0.833  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.100      ;
; 0.837  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.104      ;
; 0.838  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.105      ;
; 0.839  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.106      ;
; 0.841  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.108      ;
; 0.861  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.127      ;
; 0.864  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.130      ;
; 0.931  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.197      ;
; 0.957  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.223      ;
; 0.958  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.224      ;
; 0.966  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.232      ;
; 0.971  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.238      ;
; 0.974  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.240      ;
; 1.011  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.276      ;
; 1.012  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.277      ;
; 1.016  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.281      ;
; 1.017  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.282      ;
; 1.094  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.361      ;
; 1.095  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.362      ;
; 1.095  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.362      ;
; 1.100  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.367      ;
; 1.102  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.369      ;
; 1.103  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.370      ;
; 1.104  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.371      ;
; 1.108  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.375      ;
; 1.110  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.377      ;
; 1.110  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.377      ;
; 1.141  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.408      ;
; 1.143  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.410      ;
; 1.150  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.417      ;
; 1.205  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.471      ;
; 1.206  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.472      ;
; 1.326  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.592      ;
; 1.331  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.597      ;
; 1.335  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.001     ; 1.600      ;
; 1.378  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.645      ;
; 1.378  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.645      ;
; 1.379  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 1.650      ;
; 1.391  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.657      ;
; 1.412  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.678      ;
; 1.580  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.846      ;
; 1.584  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.850      ;
; 1.651  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.917      ;
; 1.658  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.658  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.658  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.658  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.924      ;
; 1.659  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.925      ;
; 1.659  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.925      ;
; 1.679  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.945      ;
; 1.679  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.945      ;
; 1.679  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.945      ;
; 1.679  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.945      ;
; 1.683  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.950      ;
; 1.683  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.001      ; 1.950      ;
; 1.684  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.005      ; 1.955      ;
; 1.717  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.983      ;
; 1.718  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.984      ;
; 1.725  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 1.991      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.794 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.794 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.398      ;
; -0.692 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; -0.692 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 2.926      ; 2.500      ;
; 0.801  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.067      ;
; 0.815  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.081      ;
; 0.815  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.081      ;
; 0.845  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.111      ;
; 0.846  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.112      ;
; 0.850  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.116      ;
; 0.977  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.243      ;
; 0.979  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.245      ;
; 1.009  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.275      ;
; 1.184  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.450      ;
; 1.198  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.464      ;
; 1.198  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.464      ;
; 1.232  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.498      ;
; 1.236  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.502      ;
; 1.255  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.521      ;
; 1.269  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.535      ;
; 1.269  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.535      ;
; 1.290  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.556      ;
; 1.303  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.569      ;
; 1.326  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.592      ;
; 1.340  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.606      ;
; 1.340  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.606      ;
; 1.360  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.626      ;
; 1.361  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.627      ;
; 1.362  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.628      ;
; 1.395  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.661      ;
; 1.395  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.661      ;
; 1.397  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.663      ;
; 1.411  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.677      ;
; 1.431  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.697      ;
; 1.432  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.698      ;
; 1.433  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.699      ;
; 1.462  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.728      ;
; 1.466  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.732      ;
; 1.468  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.734      ;
; 1.482  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.748      ;
; 1.499  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.765      ;
; 1.502  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.768      ;
; 1.512  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.512  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.778      ;
; 1.533  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.799      ;
; 1.537  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.803      ;
; 1.539  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.805      ;
; 1.570  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.836      ;
; 1.573  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.839      ;
; 1.604  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.870      ;
; 1.641  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.907      ;
; 1.641  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.907      ;
; 1.698  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.964      ;
; 1.712  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.978      ;
; 1.732  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.998      ;
; 1.769  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.035      ;
; 1.783  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.049      ;
; 1.803  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.069      ;
; 1.840  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.106      ;
; 1.874  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.140      ;
; 1.878  ; counter_burst[8] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[8] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[8] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[8] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[8] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[8] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[8] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.878  ; counter_burst[8] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.144      ;
; 1.989  ; counter_burst[5] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.255      ;
; 1.989  ; counter_burst[5] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.255      ;
; 1.989  ; counter_burst[5] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.255      ;
; 1.989  ; counter_burst[5] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 2.255      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.067 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.067 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.208      ; 0.657      ;
; -0.063 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.208      ; 0.657      ;
; -0.063 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.208      ; 0.657      ;
; 0.108  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.173      ; 0.797      ;
; 0.112  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.173      ; 0.797      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.521  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.536  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.802      ;
; 0.539  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.541  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.541  ; MBED_FIN_EDGE                                                                                                                                        ; counter_report[0]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.807      ;
; 0.556  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.822      ;
; 0.661  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.927      ;
; 0.669  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.935      ;
; 0.745  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.008      ;
; 0.750  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.016      ;
; 0.757  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.023      ;
; 0.775  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.003     ; 1.038      ;
; 0.788  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.794  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; clk_sample[8]                                                                                                                                        ; clk_sample[8]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; counter_wait[7]                                                                                                                                      ; counter_wait[7]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.809  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.812  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.078      ;
; 0.814  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.080      ;
; 0.817  ; MBED_FIN_EDGE                                                                                                                                        ; counter_report[1]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.083      ;
; 0.820  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.827  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.835  ; counter_wait[5]                                                                                                                                      ; counter_wait[5]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; counter_wait[6]                                                                                                                                      ; counter_wait[6]                                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.836  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.836  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.840  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.106      ;
; 0.841  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.841  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.846  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.112      ;
; 0.929  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
; 0.929  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.195      ;
; 0.962  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.228      ;
; 0.969  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.235      ;
; 0.979  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.245      ;
; 1.009  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.275      ;
; 1.041  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.307      ;
; 1.051  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.317      ;
; 1.051  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.317      ;
; 1.140  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_address_reg0 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.100      ; 1.474      ;
; 1.177  ; clk_sample[3]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.443      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.274 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.186      ; 0.976      ;
; 0.274 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.186      ; 0.976      ;
; 0.391 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.508 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.185      ; 1.209      ;
; 0.508 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.185      ; 1.209      ;
; 0.788 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.799 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.825 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.091      ;
; 0.829 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.095      ;
; 0.831 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.098      ;
; 1.171 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.437      ;
; 1.182 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.448      ;
; 1.182 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.448      ;
; 1.211 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.477      ;
; 1.216 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.482      ;
; 1.217 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.483      ;
; 1.218 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.218 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.484      ;
; 1.253 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.519      ;
; 1.253 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.519      ;
; 1.274 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.540      ;
; 1.282 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.548      ;
; 1.287 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.553      ;
; 1.288 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.554      ;
; 1.289 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.555      ;
; 1.324 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.590      ;
; 1.324 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.590      ;
; 1.345 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.611      ;
; 1.358 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.624      ;
; 1.359 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.625      ;
; 1.377 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.643      ;
; 1.395 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.661      ;
; 1.416 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.682      ;
; 1.429 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.695      ;
; 1.430 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.696      ;
; 1.448 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.714      ;
; 1.448 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.714      ;
; 1.466 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.732      ;
; 1.483 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.749      ;
; 1.500 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.766      ;
; 1.519 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.785      ;
; 1.519 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.785      ;
; 1.554 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.820      ;
; 1.589 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.855      ;
; 1.590 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.856      ;
; 1.625 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.625 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.891      ;
; 1.659 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.925      ;
; 1.660 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.926      ;
; 1.696 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.962      ;
; 1.730 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.996      ;
; 1.731 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.997      ;
; 1.767 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.033      ;
; 1.801 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 2.067      ;
; 3.589 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.916     ; 0.939      ;
; 3.728 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.916     ; 1.078      ;
; 3.855 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.916     ; 1.205      ;
; 3.992 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.916     ; 1.342      ;
; 4.093 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -2.916     ; 1.443      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sample[9]'                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; ADC0_EN|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; ADC0_EN|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; 6.920 ; 6.920 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; 6.920 ; 6.920 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; 6.897 ; 6.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; 6.897 ; 6.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.803 ; 4.803 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.803 ; 4.803 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.388 ; 4.388 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; -6.690 ; -6.690 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; -6.690 ; -6.690 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; -6.667 ; -6.667 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; -6.667 ; -6.667 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.158 ; -4.158 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.573 ; -4.573 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -4.158 ; -4.158 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 5.190  ; 5.190  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 5.146  ; 5.146  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 5.190  ; 5.190  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.635 ; 14.635 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 14.635 ; 14.635 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 13.974 ; 13.974 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 13.721 ; 13.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 13.739 ; 13.739 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 13.504 ; 13.504 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 13.448 ; 13.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 13.966 ; 13.966 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 13.689 ; 13.689 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 13.689 ; 13.689 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 12.971 ; 12.971 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 12.060 ; 12.060 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 12.782 ; 12.782 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 12.489 ; 12.489 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 12.265 ; 12.265 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 12.481 ; 12.481 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.158 ; 15.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 14.844 ; 14.844 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 14.036 ; 14.036 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 15.008 ; 15.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 15.158 ; 15.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.753 ; 12.753 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 12.761 ; 12.761 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.825 ; 12.825 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 14.158 ; 14.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 13.860 ; 13.860 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 14.127 ; 14.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 13.827 ; 13.827 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 13.540 ; 13.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.158 ; 14.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 13.816 ; 13.816 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 13.840 ; 13.840 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 6.601  ; 6.601  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 6.601  ; 6.601  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 8.887  ; 8.887  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 8.887  ; 8.887  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 8.067  ; 8.067  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 5.514  ; 5.514  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 5.474  ; 5.474  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 5.514  ; 5.514  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.129  ; 8.129  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.095  ; 8.095  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 6.454  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.129  ; 8.129  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 7.192  ; 7.192  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 7.192  ; 7.192  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 6.454  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 6.454  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.394  ; 8.394  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.394  ; 8.394  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 6.125  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.293  ; 8.293  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.252  ; 9.252  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.252  ; 9.252  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 6.125  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 6.125  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;        ; 6.361  ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;        ; 6.361  ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 6.361  ;        ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 6.361  ;        ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 4.916  ; 4.916  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 4.916  ; 4.916  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 4.964  ; 4.964  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 9.321  ; 9.321  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 10.472 ; 10.472 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 9.811  ; 9.811  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 9.591  ; 9.591  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 9.583  ; 9.583  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 9.339  ; 9.339  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 9.321  ; 9.321  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 9.810  ; 9.810  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 7.770  ; 7.770  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 9.373  ; 9.373  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 8.648  ; 8.648  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 7.770  ; 7.770  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 8.466  ; 8.466  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 8.168  ; 8.168  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 7.971  ; 7.971  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 8.155  ; 8.155  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 9.868  ; 9.868  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 11.954 ; 11.954 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 11.123 ; 11.123 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 12.101 ; 12.101 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 12.246 ; 12.246 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 9.868  ; 9.868  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 9.876  ; 9.876  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 9.911  ; 9.911  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 8.002  ; 8.002  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 8.331  ; 8.331  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 8.599  ; 8.599  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 8.314  ; 8.314  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 8.002  ; 8.002  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 8.619  ; 8.619  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 8.295  ; 8.295  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 8.305  ; 8.305  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 6.399  ; 6.399  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 6.399  ; 6.399  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 8.067  ; 8.067  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 8.887  ; 8.887  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 8.067  ; 8.067  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 5.474  ; 5.474  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 5.474  ; 5.474  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 5.514  ; 5.514  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 6.454  ; 8.095  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.095  ; 8.095  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 6.454  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.129  ; 8.129  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 7.192  ; 7.192  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 7.192  ; 7.192  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 6.454  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 6.454  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 6.125  ; 8.293  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.394  ; 8.394  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 6.125  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.293  ; 8.293  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.252  ; 9.252  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.252  ; 9.252  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 6.125  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 6.125  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;        ; 6.361  ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;        ; 6.361  ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 6.361  ;        ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 6.361  ;        ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.339 ;        ;        ; 12.339 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.066 ; 12.066 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.243 ;        ;        ; 12.243 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.046 ;        ;        ; 11.046 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.354 ;        ;        ; 12.354 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.959 ; 11.959 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.693 ;        ;        ; 11.693 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.863 ; 11.863 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.007 ;        ;        ; 12.007 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.663  ; 9.663  ; 9.663  ; 9.663  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.932  ; 9.932  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.943  ;        ;        ; 9.943  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.895  ; 8.895  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.162  ;        ;        ; 9.162  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.178  ;        ;        ; 9.178  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.173  ; 9.173  ; 9.173  ; 9.173  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.391  ; 9.391  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.426  ; 9.426  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.339 ;        ;        ; 12.339 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.066 ; 12.066 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.243 ;        ;        ; 12.243 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.046 ;        ;        ; 11.046 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.354 ;        ;        ; 12.354 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.959 ; 11.959 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.693 ;        ;        ; 11.693 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.863 ; 11.863 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.007 ;        ;        ; 12.007 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.663  ; 9.663  ; 9.663  ; 9.663  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.932  ; 9.932  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.943  ;        ;        ; 9.943  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.895  ; 8.895  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.162  ;        ;        ; 9.162  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.178  ;        ;        ; 9.178  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.173  ; 9.173  ; 9.173  ; 9.173  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.391  ; 9.391  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.426  ; 9.426  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -3.311 ; -203.380      ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; -2.381 ; -2.577        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.883 ; -27.286       ;
; usonic[9]                               ; -0.174 ; -1.740        ;
; clk_sample[9]                           ; -0.165 ; -0.475        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 0.046  ; 0.000         ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.135 ; -3.747        ;
; clk_sample[9]                           ; -0.929 ; -14.864       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.887 ; -0.887        ;
; usonic[9]                               ; -0.682 ; -6.820        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.051 ; -0.102        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.081  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -0.500 ; -24.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; usonic[9]                               ; -0.500 ; -10.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; 11.307 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.311 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.070     ; 1.244      ;
; -3.298 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.060     ; 1.241      ;
; -3.288 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.081     ; 1.210      ;
; -3.279 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.069     ; 1.213      ;
; -3.273 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.096     ; 1.180      ;
; -3.273 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.088     ; 1.188      ;
; -3.271 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.062     ; 1.212      ;
; -3.253 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.070     ; 1.186      ;
; -3.245 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.137     ; 1.111      ;
; -3.236 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.152     ; 1.087      ;
; -3.229 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.103     ; 1.129      ;
; -3.210 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.110     ; 1.103      ;
; -3.208 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.069     ; 1.142      ;
; -3.206 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.096     ; 1.113      ;
; -3.206 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.088     ; 1.121      ;
; -3.196 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.074     ; 1.125      ;
; -3.190 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.059     ; 1.134      ;
; -3.185 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.067     ; 1.121      ;
; -3.184 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.129     ; 1.058      ;
; -3.184 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.082     ; 1.105      ;
; -3.182 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.063     ; 1.122      ;
; -3.176 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.069     ; 1.110      ;
; -3.174 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.067     ; 1.110      ;
; -3.164 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.061     ; 1.106      ;
; -3.146 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.077     ; 1.072      ;
; -3.135 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.073     ; 1.065      ;
; -3.127 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.117     ; 1.013      ;
; -3.122 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.091     ; 1.034      ;
; -3.118 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.120     ; 1.001      ;
; -3.116 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.139     ; 0.980      ;
; -3.069 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.088     ; 0.984      ;
; -3.065 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.083     ; 0.985      ;
; -3.060 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.085     ; 0.978      ;
; -3.059 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.058     ; 1.004      ;
; -3.033 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.066     ; 0.970      ;
; -3.026 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.090     ; 0.939      ;
; -3.004 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.082     ; 0.925      ;
; -2.990 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.076     ; 0.917      ;
; -2.960 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.081     ; 0.882      ;
; -2.953 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.065     ; 0.891      ;
; -2.945 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.111     ; 0.837      ;
; -2.936 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.084     ; 0.855      ;
; -2.933 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.104     ; 0.832      ;
; -2.931 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.132     ; 0.802      ;
; -2.923 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.097     ; 0.829      ;
; -2.913 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.092     ; 0.824      ;
; -2.909 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.082     ; 0.830      ;
; -2.880 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.119     ; 0.764      ;
; -2.874 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.100     ; 0.777      ;
; -2.863 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.108     ; 0.758      ;
; -2.862 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.071     ; 0.794      ;
; -2.842 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.067     ; 0.778      ;
; -2.826 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.063     ; 0.766      ;
; -2.826 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.091     ; 0.738      ;
; -2.817 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.083     ; 0.737      ;
; -2.804 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.061     ; 0.746      ;
; -2.778 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.089     ; 0.692      ;
; -2.774 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.086     ; 0.691      ;
; -2.687 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.064     ; 0.626      ;
; -2.679 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.062     ; 0.620      ;
; -2.678 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.077     ; 0.604      ;
; -2.664 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.072     ; 0.595      ;
; -2.657 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.066     ; 0.594      ;
; -2.540 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; -2.068     ; 0.475      ;
; -1.841 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_PREV                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.472     ; 0.409      ;
; -1.841 ; SPI_MASTER_ADC:ADC0_instant|FIN         ; WR_EDGE                                                                                                                                                                                                   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.472     ; 0.409      ;
; -1.832 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.472     ; 0.400      ;
; -1.831 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.472     ; 0.399      ;
; -1.831 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.472     ; 0.399      ;
; -0.129 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.089      ; 0.395      ;
; -0.125 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.089      ; 0.395      ;
; -0.065 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.125      ; 0.367      ;
; -0.065 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.125      ; 0.367      ;
; -0.061 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                                     ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.125      ; 0.367      ;
; -0.061 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.125      ; 0.367      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.436 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.043      ; 3.990      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.591 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.055      ; 3.847      ;
; 11.626 ; MBED_FIN_EDGE                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.058      ; 3.815      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.381 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.721     ; 0.697      ;
; -2.308 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.721     ; 0.624      ;
; -2.252 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.721     ; 0.568      ;
; -2.218 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.721     ; 0.534      ;
; -2.137 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; -1.721     ; 0.453      ;
; -0.317 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.099      ; 0.594      ;
; -0.317 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.099      ; 0.594      ;
; -0.196 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.100      ; 0.474      ;
; -0.196 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.005        ; 0.100      ; 0.474      ;
; 23.681 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.966      ;
; 23.695 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.952      ;
; 23.716 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.931      ;
; 23.717 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.930      ;
; 23.730 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.917      ;
; 23.751 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.896      ;
; 23.752 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.895      ;
; 23.764 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.883      ;
; 23.765 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.882      ;
; 23.786 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.861      ;
; 23.787 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.860      ;
; 23.799 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.848      ;
; 23.821 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.826      ;
; 23.821 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.826      ;
; 23.834 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.813      ;
; 23.845 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.802      ;
; 23.856 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.791      ;
; 23.856 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.791      ;
; 23.859 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.788      ;
; 23.873 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.774      ;
; 23.880 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.767      ;
; 23.881 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.766      ;
; 23.891 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.756      ;
; 23.894 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.753      ;
; 23.908 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.739      ;
; 23.915 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.732      ;
; 23.916 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.731      ;
; 23.928 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.719      ;
; 23.929 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.718      ;
; 23.943 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.704      ;
; 23.950 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.697      ;
; 23.950 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.697      ;
; 23.951 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.696      ;
; 23.954 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.693      ;
; 23.963 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.684      ;
; 23.964 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.683      ;
; 23.985 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.662      ;
; 23.985 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.662      ;
; 23.985 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.662      ;
; 23.986 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.661      ;
; 23.989 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.658      ;
; 23.998 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.649      ;
; 23.999 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.648      ;
; 24.003 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.644      ;
; 24.125 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.522      ;
; 24.125 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.522      ;
; 24.125 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.522      ;
; 24.126 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.521      ;
; 24.129 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.518      ;
; 24.134 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.513      ;
; 24.136 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.511      ;
; 24.136 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.511      ;
; 24.141 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.506      ;
; 24.280 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 24.615       ; 0.000      ; 0.367      ;
+--------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.883 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.334      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.801 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.411      ; 3.252      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.787 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.403      ; 3.230      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.772 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.409      ; 3.221      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.762 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.402      ; 3.204      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.761 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.211      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.410      ; 3.205      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.749 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.400      ; 3.189      ;
; -1.743 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.418      ; 3.201      ;
; -1.743 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.418      ; 3.201      ;
; -1.743 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.418      ; 3.201      ;
; -1.743 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.418      ; 3.201      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'usonic[9]'                                                                                      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+
; -0.174 ; counter_burst[2] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.174 ; counter_burst[2] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.206      ;
; -0.164 ; counter_burst[1] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.164 ; counter_burst[1] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.196      ;
; -0.136 ; counter_burst[6] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.136 ; counter_burst[6] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.168      ;
; -0.097 ; counter_burst[3] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.097 ; counter_burst[3] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.129      ;
; -0.070 ; counter_burst[5] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.070 ; counter_burst[5] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.102      ;
; -0.063 ; counter_burst[7] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.063 ; counter_burst[7] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.095      ;
; -0.015 ; counter_burst[4] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.015 ; counter_burst[4] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.047      ;
; -0.007 ; counter_burst[8] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; -0.007 ; counter_burst[8] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 1.039      ;
; 0.044  ; counter_burst[0] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.988      ;
; 0.079  ; counter_burst[0] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.953      ;
; 0.114  ; counter_burst[0] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.918      ;
; 0.146  ; counter_burst[9] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[7] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[8] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[9] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.146  ; counter_burst[9] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.886      ;
; 0.208  ; counter_burst[0] ; counter_burst[6] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.824      ;
; 0.243  ; counter_burst[0] ; counter_burst[5] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.789      ;
; 0.278  ; counter_burst[0] ; counter_burst[4] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.754      ;
; 0.313  ; counter_burst[0] ; counter_burst[3] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.719      ;
; 0.348  ; counter_burst[0] ; counter_burst[2] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.684      ;
; 0.383  ; counter_burst[0] ; counter_burst[1] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.649      ;
; 0.521  ; counter_burst[0] ; counter_burst[0] ; usonic[9]    ; usonic[9]   ; 1.000        ; 0.000      ; 0.511      ;
+--------+------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -0.165 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.197      ;
; -0.134 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.166      ;
; -0.130 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.162      ;
; -0.099 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.131      ;
; -0.097 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.129      ;
; -0.095 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.127      ;
; -0.078 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.110      ;
; -0.064 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.096      ;
; -0.062 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.094      ;
; -0.060 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.092      ;
; -0.043 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.075      ;
; -0.031 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.063      ;
; -0.029 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.061      ;
; -0.027 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.059      ;
; -0.025 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.057      ;
; -0.008 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.040      ;
; -0.006 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.038      ;
; 0.004  ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.028      ;
; 0.006  ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.026      ;
; 0.008  ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.024      ;
; 0.010  ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.022      ;
; 0.026  ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.006      ;
; 0.027  ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.005      ;
; 0.029  ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.003      ;
; 0.039  ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.993      ;
; 0.041  ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.991      ;
; 0.043  ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.989      ;
; 0.045  ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.987      ;
; 0.061  ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.971      ;
; 0.062  ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.970      ;
; 0.064  ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.968      ;
; 0.074  ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.958      ;
; 0.076  ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.956      ;
; 0.078  ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.954      ;
; 0.080  ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.952      ;
; 0.081  ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.951      ;
; 0.096  ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.936      ;
; 0.097  ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.935      ;
; 0.099  ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.933      ;
; 0.109  ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.923      ;
; 0.111  ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.921      ;
; 0.113  ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.919      ;
; 0.116  ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.916      ;
; 0.131  ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.900      ;
; 0.134  ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.898      ;
; 0.144  ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.888      ;
; 0.148  ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.884      ;
; 0.151  ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.881      ;
; 0.159  ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.873      ;
; 0.166  ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.865      ;
; 0.169  ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.863      ;
; 0.174  ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.858      ;
; 0.179  ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.853      ;
; 0.186  ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.846      ;
; 0.194  ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.838      ;
; 0.201  ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.831      ;
; 0.204  ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.205  ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.827      ;
; 0.209  ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.823      ;
; 0.214  ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.818      ;
; 0.221  ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.811      ;
; 0.229  ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.803      ;
; 0.236  ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.796      ;
; 0.239  ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.792      ;
; 0.242  ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.790      ;
; 0.244  ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.788      ;
; 0.256  ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.776      ;
; 0.261  ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.264  ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.768      ;
; 0.264  ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.768      ;
; 0.271  ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.761      ;
; 0.274  ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.757      ;
; 0.277  ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.755      ;
; 0.277  ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.755      ;
; 0.279  ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.753      ;
; 0.291  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.741      ;
; 0.295  ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.737      ;
; 0.296  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.299  ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.733      ;
; 0.299  ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.733      ;
; 0.308  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.724      ;
; 0.309  ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.310  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.722      ;
; 0.312  ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.720      ;
; 0.312  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.720      ;
; 0.314  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.718      ;
; 0.326  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.706      ;
; 0.330  ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.333  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.699      ;
; 0.334  ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.698      ;
; 0.334  ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.698      ;
; 0.343  ; check_counter[13] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.689      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.046 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.986      ;
; 0.046 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.986      ;
; 0.046 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.986      ;
; 0.046 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.986      ;
; 0.064 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.968      ;
; 0.064 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.968      ;
; 0.066 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.966      ;
; 0.070 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.962      ;
; 0.073 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.957      ;
; 0.073 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.957      ;
; 0.073 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.957      ;
; 0.073 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.957      ;
; 0.103 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.929      ;
; 0.106 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.926      ;
; 0.107 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.925      ;
; 0.132 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.900      ;
; 0.135 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.897      ;
; 0.139 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.893      ;
; 0.140 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.898      ;
; 0.141 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.893      ;
; 0.142 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.892      ;
; 0.143 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.889      ;
; 0.174 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.858      ;
; 0.175 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.857      ;
; 0.181 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.851      ;
; 0.186 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.846      ;
; 0.211 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.821      ;
; 0.217 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.815      ;
; 0.227 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.805      ;
; 0.245 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.787      ;
; 0.254 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.776      ;
; 0.265 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.006      ; 0.773      ;
; 0.266 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.768      ;
; 0.267 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.767      ;
; 0.272 ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.760      ;
; 0.280 ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.752      ;
; 0.327 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.705      ;
; 0.344 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.690      ;
; 0.345 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.689      ;
; 0.346 ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.686      ;
; 0.347 ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.685      ;
; 0.347 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.687      ;
; 0.347 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.687      ;
; 0.347 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.687      ;
; 0.348 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.686      ;
; 0.349 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.685      ;
; 0.352 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.682      ;
; 0.352 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.682      ;
; 0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.681      ;
; 0.353 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.681      ;
; 0.354 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.680      ;
; 0.356 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.678      ;
; 0.394 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.636      ;
; 0.394 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; -0.002     ; 0.636      ;
; 0.423 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.609      ;
; 0.424 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.608      ;
; 0.435 ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.597      ;
; 0.440 ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.592      ;
; 0.441 ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.593      ;
; 0.443 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.589      ;
; 0.452 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.580      ;
; 0.481 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.553      ;
; 0.482 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.552      ;
; 0.483 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.551      ;
; 0.483 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.551      ;
; 0.483 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.551      ;
; 0.483 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.551      ;
; 0.484 ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.550      ;
; 0.485 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.549      ;
; 0.485 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.549      ;
; 0.486 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.548      ;
; 0.486 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.548      ;
; 0.488 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.546      ;
; 0.490 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.002      ; 0.544      ;
; 0.493 ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.539      ;
; 0.513 ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.519      ;
; 0.513 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.519      ;
; 0.514 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.518      ;
; 0.515 ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.517      ;
; 0.515 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.517      ;
; 0.515 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.517      ;
; 0.516 ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.516      ;
; 0.516 ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.516      ;
; 0.516 ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.515      ;
; 0.517 ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.515      ;
; 0.517 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.515      ;
; 0.519 ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.513      ;
; 0.520 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.512      ;
; 0.521 ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.511      ;
; 0.523 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.509      ;
; 0.523 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.509      ;
; 0.523 ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.509      ;
; 0.527 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.505      ;
; 0.527 ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.505      ;
; 0.527 ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.505      ;
; 0.531 ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 1.000        ; 0.000      ; 0.501      ;
+-------+------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.135 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.470      ; 0.487      ;
; -0.374 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.271      ;
; -0.370 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.275      ;
; -0.269 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.507      ; 1.390      ;
; -0.258 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.507      ; 1.401      ;
; -0.242 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.403      ;
; -0.239 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.406      ;
; -0.226 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.410      ;
; -0.201 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.507      ; 1.458      ;
; -0.114 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.497      ; 1.535      ;
; -0.091 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.557      ;
; -0.081 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.567      ;
; -0.081 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.564      ;
; -0.079 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.566      ;
; -0.075 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.573      ;
; -0.072 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.564      ;
; -0.072 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.573      ;
; -0.041 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.507      ; 1.618      ;
; -0.034 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.507      ; 1.625      ;
; -0.025 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.493      ; 1.620      ;
; 0.005  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.507      ; 1.664      ;
; 0.036  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.684      ;
; 0.036  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.497      ; 1.685      ;
; 0.051  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.687      ;
; 0.053  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.689      ;
; 0.056  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.692      ;
; 0.060  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.696      ;
; 0.064  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.700      ;
; 0.073  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.721      ;
; 0.086  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.734      ;
; 0.124  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.772      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.218  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.484      ; 1.854      ;
; 0.289  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.441      ;
; 0.291  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.343  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.496      ; 1.991      ;
; 0.356  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.367  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 0.524      ;
; 0.372  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.525      ;
; 0.441  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 0.595      ;
; 0.452  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.604      ;
; 0.505  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.013      ; 0.670      ;
; 0.521  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.673      ;
; 0.551  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.009      ; 0.714      ;
; 0.594  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.013     ; 0.733      ;
; 0.595  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.747      ;
; 0.608  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.760      ;
; 0.625  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.769      ;
; 0.633  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.011      ; 0.796      ;
; 0.656  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.004     ; 0.804      ;
; 0.664  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.816      ;
; 0.668  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.803      ;
; 0.669  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.804      ;
; 0.671  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.806      ;
; 0.680  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.832      ;
; 0.681  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.833      ;
; 0.681  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.833      ;
; 0.682  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.834      ;
; 0.683  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.683  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.683  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.683  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.835      ;
; 0.686  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.838      ;
; 0.694  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.846      ;
; 0.712  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 0.870      ;
; 0.717  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 0.875      ;
; 0.719  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.006      ; 0.877      ;
; 0.734  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.886      ;
; 0.736  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.888      ;
; 0.736  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.888      ;
; 0.737  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.881      ;
; 0.737  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.881      ;
; 0.738  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.890      ;
; 0.742  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.886      ;
; 0.743  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.887      ;
; 0.743  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.895      ;
; 0.752  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.017     ; 0.887      ;
; 0.753  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.905      ;
; 0.772  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 0.919      ;
; 0.778  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.930      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.802  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.806  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.958      ;
; 0.806  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.958      ;
; 0.806  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.958      ;
; 0.806  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.958      ;
; 0.821  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 0.968      ;
; 0.823  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.975      ;
; 0.842  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 0.989      ;
; 0.843  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.005     ; 0.990      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -0.929 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.929 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.343      ;
; -0.897 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.897 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.375      ;
; -0.839 ; ADC_OFF           ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; -0.839 ; ADC_OFF           ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; -0.004       ; 2.124      ; 1.433      ;
; 0.243  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.395      ;
; 0.358  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.371  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.527      ;
; 0.496  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.511  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.667      ;
; 0.531  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.685      ;
; 0.535  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.537  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.546  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.702      ;
; 0.554  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.706      ;
; 0.566  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.724      ;
; 0.581  ; check_counter[10] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; check_counter[8]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                                                                                                ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                  ; Launch Clock                            ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+
; -0.887 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.559      ; 0.965      ;
; -0.837 ; ON                                       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.468      ; 0.783      ;
; -0.791 ; RST                                      ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.468      ; 0.829      ;
; -0.737 ; ADC_OFF                                  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 1.468      ; 0.883      ;
; -0.387 ; clk_sample[9]                            ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -0.500       ; 1.559      ; 0.965      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.349  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.501      ;
; 0.349  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.501      ;
; 0.353  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.353  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.505      ;
; 0.357  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.509      ;
; 0.359  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.514      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.370  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.520      ;
; 0.385  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.387  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.539      ;
; 0.390  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.544      ;
; 0.392  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.546      ;
; 0.394  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.548      ;
; 0.394  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.548      ;
; 0.395  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.549      ;
; 0.395  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.549      ;
; 0.396  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.550      ;
; 0.397  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.551      ;
; 0.397  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.551      ;
; 0.397  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.551      ;
; 0.397  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.551      ;
; 0.398  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.552      ;
; 0.399  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.553      ;
; 0.437  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.589      ;
; 0.439  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.593      ;
; 0.440  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.592      ;
; 0.445  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.597      ;
; 0.456  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.608      ;
; 0.457  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.609      ;
; 0.486  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.636      ;
; 0.486  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.636      ;
; 0.486  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.636      ;
; 0.487  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.637      ;
; 0.524  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.678      ;
; 0.526  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.680      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.681      ;
; 0.527  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.681      ;
; 0.528  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.682      ;
; 0.528  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.682      ;
; 0.531  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.685      ;
; 0.532  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.686      ;
; 0.533  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.687      ;
; 0.533  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.687      ;
; 0.533  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.687      ;
; 0.533  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.689      ;
; 0.536  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.690      ;
; 0.600  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.752      ;
; 0.608  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.760      ;
; 0.613  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.767      ;
; 0.614  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.768      ;
; 0.615  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.773      ;
; 0.626  ; SPI_MASTER_ADC:ADC0_instant|CSbar        ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; -0.002     ; 0.776      ;
; 0.635  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.787      ;
; 0.653  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.805      ;
; 0.663  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.815      ;
; 0.669  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.699  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.851      ;
; 0.705  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.857      ;
; 0.706  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.858      ;
; 0.737  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.889      ;
; 0.738  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.892      ;
; 0.739  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.002      ; 0.893      ;
; 0.740  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|FIN          ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.006      ; 0.898      ;
; 0.741  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.893      ;
; 0.745  ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.748  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.900      ;
; 0.773  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.925      ;
; 0.774  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.926      ;
; 0.777  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.810  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.962      ;
; 0.814  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.966      ;
; 0.816  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.968      ;
; 0.816  ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 0.000        ; 0.000      ; 0.968      ;
+--------+------------------------------------------+------------------------------------------+-----------------------------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'usonic[9]'                                                                                                                  ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.682 ; ON               ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.682 ; ON               ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.199      ;
; -0.652 ; RST              ; counter_burst[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[2] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[3] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[4] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[5] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[7] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[8] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[9] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; -0.652 ; RST              ; counter_burst[6] ; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]   ; 0.000        ; 1.729      ; 1.229      ;
; 0.359  ; counter_burst[0] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.511      ;
; 0.367  ; counter_burst[1] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; counter_burst[3] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; counter_burst[6] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.520      ;
; 0.378  ; counter_burst[4] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.530      ;
; 0.378  ; counter_burst[9] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.530      ;
; 0.380  ; counter_burst[5] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.532      ;
; 0.436  ; counter_burst[7] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; counter_burst[2] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.589      ;
; 0.448  ; counter_burst[8] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.600      ;
; 0.497  ; counter_burst[0] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.649      ;
; 0.505  ; counter_burst[1] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.657      ;
; 0.506  ; counter_burst[3] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.658      ;
; 0.518  ; counter_burst[4] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.670      ;
; 0.520  ; counter_burst[5] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.672      ;
; 0.532  ; counter_burst[0] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.684      ;
; 0.540  ; counter_burst[1] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.692      ;
; 0.541  ; counter_burst[3] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.693      ;
; 0.553  ; counter_burst[4] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.705      ;
; 0.561  ; counter_burst[6] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.713      ;
; 0.567  ; counter_burst[0] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.719      ;
; 0.574  ; counter_burst[7] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.726      ;
; 0.575  ; counter_burst[1] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.727      ;
; 0.575  ; counter_burst[2] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; counter_burst[3] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.728      ;
; 0.588  ; counter_burst[8] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.740      ;
; 0.596  ; counter_burst[6] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.748      ;
; 0.602  ; counter_burst[0] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.754      ;
; 0.609  ; counter_burst[7] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.761      ;
; 0.610  ; counter_burst[1] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.762      ;
; 0.610  ; counter_burst[2] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.762      ;
; 0.614  ; counter_burst[5] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.766      ;
; 0.631  ; counter_burst[6] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.783      ;
; 0.637  ; counter_burst[0] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.789      ;
; 0.645  ; counter_burst[1] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.645  ; counter_burst[2] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.797      ;
; 0.647  ; counter_burst[4] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.799      ;
; 0.649  ; counter_burst[5] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.801      ;
; 0.670  ; counter_burst[3] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.822      ;
; 0.672  ; counter_burst[0] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.824      ;
; 0.680  ; counter_burst[2] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.832      ;
; 0.682  ; counter_burst[4] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.834      ;
; 0.684  ; counter_burst[5] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.836      ;
; 0.705  ; counter_burst[3] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.857      ;
; 0.717  ; counter_burst[4] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.869      ;
; 0.734  ; counter_burst[9] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.734  ; counter_burst[9] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.886      ;
; 0.739  ; counter_burst[1] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.891      ;
; 0.740  ; counter_burst[3] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.892      ;
; 0.766  ; counter_burst[0] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.918      ;
; 0.774  ; counter_burst[1] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.926      ;
; 0.774  ; counter_burst[2] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.926      ;
; 0.801  ; counter_burst[0] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.953      ;
; 0.809  ; counter_burst[1] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.961      ;
; 0.809  ; counter_burst[2] ; counter_burst[8] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.961      ;
; 0.836  ; counter_burst[0] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.988      ;
; 0.844  ; counter_burst[2] ; counter_burst[9] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 0.996      ;
; 0.887  ; counter_burst[8] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[4] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[5] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[7] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.887  ; counter_burst[8] ; counter_burst[6] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.039      ;
; 0.895  ; counter_burst[4] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.895  ; counter_burst[4] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.895  ; counter_burst[4] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.895  ; counter_burst[4] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.047      ;
; 0.943  ; counter_burst[7] ; counter_burst[0] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.095      ;
; 0.943  ; counter_burst[7] ; counter_burst[1] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.095      ;
; 0.943  ; counter_burst[7] ; counter_burst[2] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.095      ;
; 0.943  ; counter_burst[7] ; counter_burst[3] ; usonic[9]                               ; usonic[9]   ; 0.000        ; 0.000      ; 1.095      ;
+--------+------------------+------------------+-----------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                  ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.051 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.051 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.125      ; 0.367      ;
; -0.047 ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]                                                                                                                                                    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.125      ; 0.367      ;
; -0.047 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.125      ; 0.367      ;
; 0.013  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.089      ; 0.395      ;
; 0.017  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                            ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.089      ; 0.395      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.237  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.246  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.249  ; MBED_FIN_EDGE                                                                                                                                        ; counter_report[0]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.250  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_PREV                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.250  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.402      ;
; 0.260  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.412      ;
; 0.272  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.424      ;
; 0.294  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.446      ;
; 0.300  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.452      ;
; 0.354  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.354  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.355  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.507      ;
; 0.358  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter_wait[7]                                                                                                                                      ; counter_wait[7]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; clk_sample[8]                                                                                                                                        ; clk_sample[8]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.511      ;
; 0.362  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; ADC_OFF                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; MBED_FIN_EDGE                                                                                                                                        ; counter_report[1]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter_wait[5]                                                                                                                                      ; counter_wait[5]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter_wait[6]                                                                                                                                      ; counter_wait[6]                                                                                                                                                                          ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.375  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.528      ;
; 0.378  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.530      ;
; 0.436  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.588      ;
; 0.438  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.590      ;
; 0.446  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.598      ;
; 0.448  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.466  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.618      ;
; 0.485  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.637      ;
; 0.489  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.641      ;
; 0.493  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.493  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                      ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.494  ; clk_sample[3]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; clk_sample[5]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                                          ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node        ; To Node     ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.081 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 0.474      ;
; 0.081 ; usonic[9]        ; usonic[9]   ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.100      ; 0.474      ;
; 0.202 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.099      ; 0.594      ;
; 0.202 ; usonic[9]        ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.099      ; 0.594      ;
; 0.215 ; usonic[0]        ; usonic[0]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.354 ; usonic[8]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.506      ;
; 0.359 ; usonic[3]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; usonic[6]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.361 ; usonic[1]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.366 ; usonic[7]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; usonic[2]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; usonic[4]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; usonic[5]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; usonic[0]        ; usonic[1]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.492 ; usonic[8]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.644      ;
; 0.496 ; usonic[1]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; usonic[3]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.649      ;
; 0.506 ; usonic[7]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.658      ;
; 0.509 ; usonic[2]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; usonic[5]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; usonic[4]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510 ; usonic[0]        ; usonic[2]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.531 ; usonic[1]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; usonic[3]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.684      ;
; 0.541 ; usonic[7]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.693      ;
; 0.544 ; usonic[2]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; usonic[4]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.545 ; usonic[0]        ; usonic[3]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.697      ;
; 0.552 ; usonic[6]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.704      ;
; 0.566 ; usonic[1]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; usonic[3]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.719      ;
; 0.579 ; usonic[2]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; usonic[0]        ; usonic[4]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.732      ;
; 0.587 ; usonic[6]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.739      ;
; 0.601 ; usonic[1]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.753      ;
; 0.604 ; usonic[5]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.756      ;
; 0.614 ; usonic[2]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.766      ;
; 0.615 ; usonic[0]        ; usonic[5]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.767      ;
; 0.622 ; usonic[6]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.774      ;
; 0.636 ; usonic[1]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.788      ;
; 0.639 ; usonic[5]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.791      ;
; 0.639 ; usonic[4]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.791      ;
; 0.650 ; usonic[0]        ; usonic[6]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.802      ;
; 0.661 ; usonic[3]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.813      ;
; 0.674 ; usonic[5]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.826      ;
; 0.674 ; usonic[4]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.826      ;
; 0.696 ; usonic[3]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.848      ;
; 0.708 ; usonic[2]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.860      ;
; 0.709 ; usonic[4]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.861      ;
; 0.730 ; usonic[1]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.882      ;
; 0.731 ; usonic[3]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.883      ;
; 0.743 ; usonic[2]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.895      ;
; 0.744 ; usonic[0]        ; usonic[7]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.896      ;
; 0.765 ; usonic[1]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.917      ;
; 0.778 ; usonic[2]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.930      ;
; 0.779 ; usonic[0]        ; usonic[8]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.931      ;
; 0.800 ; usonic[1]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.952      ;
; 0.814 ; usonic[0]        ; usonic[9]   ; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.966      ;
; 2.022 ; counter_burst[9] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.721     ; 0.453      ;
; 2.103 ; counter_burst[5] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.721     ; 0.534      ;
; 2.137 ; counter_burst[8] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.721     ; 0.568      ;
; 2.193 ; counter_burst[7] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.721     ; 0.624      ;
; 2.266 ; counter_burst[6] ; usonicpulse ; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 0.000        ; -1.721     ; 0.697      ;
+-------+------------------+-------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_ADC:ADC0_instant|CLK_16[1]'                                                                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CSbar        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|FIN          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|data_out[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; SPI_MASTER_ADC:ADC0_instant|icounter[5]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]|regout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|inclk[0]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CLK_16[1]~clkctrl|outclk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|CSbar|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|FIN|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[10]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[11]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[12]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[13]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[14]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[15]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|data_out[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; Rise       ; ADC0_instant|icounter[4]|clk             ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sample[9]'                                                                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN|combout          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; ADC0_EN|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; ADC0_EN|dataa            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; ADC0_EN~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[0]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[10]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[11]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[12]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[13]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[14]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[15]|clk    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[1]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[2]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[3]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[4]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[5]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[6]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[7]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[8]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Fall       ; check_counter[9]|clk     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout     ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'usonic[9]'                                                                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[0]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[1]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[2]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[3]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[4]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[5]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[6]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[7]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[8]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; counter_burst[9]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; usonic[9] ; Rise       ; usonic[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-----------+------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[1]'                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.307 ; 12.307       ; 1.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]                                           ;
; 11.308 ; 12.308       ; 1.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse                                         ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.307 ; 12.307       ; 0.000          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|inclk[0] ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; CLKPLL_inst|altpll_component|_clk1~clkctrl|outclk   ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[0]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[1]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[2]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[3]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[4]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[5]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[6]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[7]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[8]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonic[9]|clk                                       ;
; 12.308 ; 12.308       ; 0.000          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[1] ; Rise       ; usonicpulse|clk                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; 3.875 ; 3.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; 3.875 ; 3.875 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; 3.975 ; 3.975 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; 3.975 ; 3.975 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.611 ; 2.611 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.611 ; 2.611 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 2.405 ; 2.405 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; -3.755 ; -3.755 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; -3.755 ; -3.755 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; -3.855 ; -3.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; -3.855 ; -3.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.285 ; -2.285 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.491 ; -2.491 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.285 ; -2.285 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 2.650 ; 2.650 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.607 ; 2.607 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 2.650 ; 2.650 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 7.617 ; 7.617 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 7.617 ; 7.617 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 7.329 ; 7.329 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 7.228 ; 7.228 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 7.220 ; 7.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 7.112 ; 7.112 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 7.091 ; 7.091 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 7.308 ; 7.308 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 7.193 ; 7.193 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 7.193 ; 7.193 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 6.774 ; 6.774 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 6.405 ; 6.405 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 6.697 ; 6.697 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 6.549 ; 6.549 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 6.467 ; 6.467 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 6.539 ; 6.539 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 7.890 ; 7.890 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 7.770 ; 7.770 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 7.422 ; 7.422 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 7.839 ; 7.839 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 7.890 ; 7.890 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 6.790 ; 6.790 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 6.795 ; 6.795 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 6.862 ; 6.862 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 7.304 ; 7.304 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 7.167 ; 7.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 7.297 ; 7.297 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 7.171 ; 7.171 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 7.008 ; 7.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 7.304 ; 7.304 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 7.141 ; 7.141 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 7.148 ; 7.148 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.312 ; 3.312 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.312 ; 3.312 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 4.492 ; 4.492 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 4.492 ; 4.492 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 4.170 ; 4.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 2.775 ; 2.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.762 ; 2.762 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 2.775 ; 2.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.447 ; 4.447 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.440 ; 4.440 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.191 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.447 ; 4.447 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.966 ; 3.966 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.966 ; 3.966 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 3.191 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 3.191 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.546 ; 4.546 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.546 ; 4.546 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 3.072 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.512 ; 4.512 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.975 ; 4.975 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.975 ; 4.975 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 3.072 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 3.072 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;       ; 3.162 ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;       ; 3.162 ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 3.162 ;       ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 3.162 ;       ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 2.489 ; 2.489 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.489 ; 2.489 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 2.535 ; 2.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.756 ; 4.756 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 5.267 ; 5.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.978 ; 4.978 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.886 ; 4.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 4.879 ; 4.879 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.764 ; 4.764 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.756 ; 4.756 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.973 ; 4.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.914 ; 3.914 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.709 ; 4.709 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 4.282 ; 4.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.914 ; 3.914 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 4.213 ; 4.213 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 4.057 ; 4.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 3.973 ; 3.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 4.048 ; 4.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.840 ; 4.840 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 5.821 ; 5.821 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.472 ; 5.472 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.891 ; 5.891 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.943 ; 5.943 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.840 ; 4.840 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.845 ; 4.845 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.912 ; 4.912 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 3.952 ; 3.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.119 ; 4.119 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.250 ; 4.250 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.108 ; 4.108 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 3.952 ; 3.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 4.248 ; 4.248 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.090 ; 4.090 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 4.095 ; 4.095 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.212 ; 3.212 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.212 ; 3.212 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 4.170 ; 4.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 4.492 ; 4.492 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 4.170 ; 4.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 2.762 ; 2.762 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.762 ; 2.762 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 2.775 ; 2.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.191 ; 4.440 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.440 ; 4.440 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.191 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.447 ; 4.447 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.966 ; 3.966 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.966 ; 3.966 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 3.191 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 3.191 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 3.072 ; 4.512 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.546 ; 4.546 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 3.072 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.512 ; 4.512 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.975 ; 4.975 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.975 ; 4.975 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 3.072 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 3.072 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;       ; 3.162 ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;       ; 3.162 ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 3.162 ;       ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 3.162 ;       ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.852 ;       ;       ; 6.852 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.691 ; 6.691 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.800 ;       ;       ; 6.800 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.261 ;       ;       ; 6.261 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.850 ;       ;       ; 6.850 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.663 ; 6.663 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.536 ;       ;       ; 6.536 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.611 ; 6.611 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.690 ;       ;       ; 6.690 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.276 ; 6.276 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.500 ; 5.500 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.519 ;       ;       ; 5.519 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.012 ; 5.012 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.122 ;       ;       ; 5.122 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.141 ;       ;       ; 5.141 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.134 ; 5.134 ; 5.134 ; 5.134 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.240 ; 5.240 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.260 ; 5.260 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.852 ;       ;       ; 6.852 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.691 ; 6.691 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.800 ;       ;       ; 6.800 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.261 ;       ;       ; 6.261 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.850 ;       ;       ; 6.850 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.663 ; 6.663 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.536 ;       ;       ; 6.536 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.611 ; 6.611 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.690 ;       ;       ; 6.690 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.276 ; 6.276 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.500 ; 5.500 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.519 ;       ;       ; 5.519 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.012 ; 5.012 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.122 ;       ;       ; 5.122 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.141 ;       ;       ; 5.141 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.134 ; 5.134 ; 5.134 ; 5.134 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.240 ; 5.240 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.260 ; 5.260 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.266   ; -1.675  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -6.266   ; -0.067  ; N/A      ; N/A     ; 5.565               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -4.318   ; 0.081   ; N/A      ; N/A     ; 11.307              ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -1.101   ; -1.017  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.652   ; -1.675  ; N/A      ; N/A     ; -0.500              ;
;  clk_sample[9]                           ; -1.498   ; -1.385  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
;  usonic[9]                               ; -1.524   ; -0.794  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                          ; -488.982 ; -32.926 ; 0.0      ; 0.0     ; -75.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -380.368 ; -0.134  ; N/A      ; N/A     ; 0.000               ;
;  CLKPLL_inst|altpll_component|pll|clk[1] ; -4.817   ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; -13.812  ; -1.017  ; N/A      ; N/A     ; -24.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -60.313  ; -3.747  ; N/A      ; N/A     ; -25.000             ;
;  clk_sample[9]                           ; -14.432  ; -22.160 ; N/A      ; N/A     ; -16.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  usonic[9]                               ; -15.240  ; -7.940  ; N/A      ; N/A     ; -10.000             ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; 6.920 ; 6.920 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; 6.920 ; 6.920 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; 6.897 ; 6.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; 6.897 ; 6.897 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.803 ; 4.803 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.803 ; 4.803 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; 4.388 ; 4.388 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                 ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50                               ; -3.755 ; -3.755 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50                               ; -3.755 ; -3.755 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50                               ; -3.855 ; -3.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50                               ; -3.855 ; -3.855 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.285 ; -2.285 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.491 ; -2.491 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  iSW[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1] ; -2.285 ; -2.285 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
+-----------+---------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 5.190  ; 5.190  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 5.146  ; 5.146  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 5.190  ; 5.190  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 14.635 ; 14.635 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 14.635 ; 14.635 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 13.974 ; 13.974 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 13.721 ; 13.721 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 13.739 ; 13.739 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 13.504 ; 13.504 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 13.448 ; 13.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 13.966 ; 13.966 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 13.689 ; 13.689 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 13.689 ; 13.689 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 12.971 ; 12.971 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 12.060 ; 12.060 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 12.782 ; 12.782 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 12.489 ; 12.489 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 12.265 ; 12.265 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 12.481 ; 12.481 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 15.158 ; 15.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 14.844 ; 14.844 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 14.036 ; 14.036 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 15.008 ; 15.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 15.158 ; 15.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 12.753 ; 12.753 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 12.761 ; 12.761 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 12.825 ; 12.825 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 14.158 ; 14.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 13.860 ; 13.860 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 14.127 ; 14.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 13.827 ; 13.827 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 13.540 ; 13.540 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 14.158 ; 14.158 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 13.816 ; 13.816 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 13.840 ; 13.840 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 6.601  ; 6.601  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 6.601  ; 6.601  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 8.887  ; 8.887  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 8.887  ; 8.887  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 8.067  ; 8.067  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 5.514  ; 5.514  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 5.474  ; 5.474  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 5.514  ; 5.514  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.129  ; 8.129  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.095  ; 8.095  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 6.454  ;        ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 8.129  ; 8.129  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 7.192  ; 7.192  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 7.192  ; 7.192  ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 6.454  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;        ; 6.454  ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.394  ; 8.394  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.394  ; 8.394  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 6.125  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.293  ; 8.293  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.252  ; 9.252  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.252  ; 9.252  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 6.125  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 6.125  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;        ; 6.361  ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;        ; 6.361  ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 6.361  ;        ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 6.361  ;        ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; GPIO_1[*]   ; iCLK_50                                 ; 2.489 ; 2.489 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.489 ; 2.489 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  GPIO_1[25] ; iCLK_50                                 ; 2.535 ; 2.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX0_D[*]  ; iCLK_50                                 ; 4.756 ; 4.756 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[0] ; iCLK_50                                 ; 5.267 ; 5.267 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[1] ; iCLK_50                                 ; 4.978 ; 4.978 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[2] ; iCLK_50                                 ; 4.886 ; 4.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[3] ; iCLK_50                                 ; 4.879 ; 4.879 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[4] ; iCLK_50                                 ; 4.764 ; 4.764 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[5] ; iCLK_50                                 ; 4.756 ; 4.756 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX0_D[6] ; iCLK_50                                 ; 4.973 ; 4.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX1_D[*]  ; iCLK_50                                 ; 3.914 ; 3.914 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[0] ; iCLK_50                                 ; 4.709 ; 4.709 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[1] ; iCLK_50                                 ; 4.282 ; 4.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[2] ; iCLK_50                                 ; 3.914 ; 3.914 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[3] ; iCLK_50                                 ; 4.213 ; 4.213 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[4] ; iCLK_50                                 ; 4.057 ; 4.057 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[5] ; iCLK_50                                 ; 3.973 ; 3.973 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX1_D[6] ; iCLK_50                                 ; 4.048 ; 4.048 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX2_D[*]  ; iCLK_50                                 ; 4.840 ; 4.840 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[0] ; iCLK_50                                 ; 5.821 ; 5.821 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[1] ; iCLK_50                                 ; 5.472 ; 5.472 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[2] ; iCLK_50                                 ; 5.891 ; 5.891 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[3] ; iCLK_50                                 ; 5.943 ; 5.943 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[4] ; iCLK_50                                 ; 4.840 ; 4.840 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[5] ; iCLK_50                                 ; 4.845 ; 4.845 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX2_D[6] ; iCLK_50                                 ; 4.912 ; 4.912 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX3_D[*]  ; iCLK_50                                 ; 3.952 ; 3.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[0] ; iCLK_50                                 ; 4.119 ; 4.119 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[1] ; iCLK_50                                 ; 4.250 ; 4.250 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[2] ; iCLK_50                                 ; 4.108 ; 4.108 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[3] ; iCLK_50                                 ; 3.952 ; 3.952 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[4] ; iCLK_50                                 ; 4.248 ; 4.248 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[5] ; iCLK_50                                 ; 4.090 ; 4.090 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX3_D[6] ; iCLK_50                                 ; 4.095 ; 4.095 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDG[*]    ; iCLK_50                                 ; 3.212 ; 3.212 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDG[7]   ; iCLK_50                                 ; 3.212 ; 3.212 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 4.170 ; 4.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 4.492 ; 4.492 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 4.170 ; 4.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; iCLK_50                                 ; 2.762 ; 2.762 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[24] ; iCLK_50                                 ; 2.762 ; 2.762 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
;  GPIO_1[25] ; iCLK_50                                 ; 2.775 ; 2.775 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[1] ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.191 ; 4.440 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[1]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.440 ; 4.440 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.191 ;       ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[5]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 4.447 ; 4.447 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; oLEDG[*]    ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.966 ; 3.966 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  oLEDG[0]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3.966 ; 3.966 ; Rise       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_0[*]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 3.191 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
;  GPIO_0[3]  ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;       ; 3.191 ; Fall       ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 3.072 ; 4.512 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.546 ; 4.546 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 3.072 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.512 ; 4.512 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.975 ; 4.975 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.975 ; 4.975 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 3.072 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 3.072 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; clk_sample[9]                           ;       ; 3.162 ; Rise       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ;       ; 3.162 ; Rise       ; clk_sample[9]                           ;
; oLEDG[*]    ; clk_sample[9]                           ; 3.162 ;       ; Fall       ; clk_sample[9]                           ;
;  oLEDG[7]   ; clk_sample[9]                           ; 3.162 ;       ; Fall       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.339 ;        ;        ; 12.339 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.066 ; 12.066 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.243 ;        ;        ; 12.243 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.046 ;        ;        ; 11.046 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.354 ;        ;        ; 12.354 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.959 ; 11.959 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.693 ;        ;        ; 11.693 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.863 ; 11.863 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 12.007 ;        ;        ; 12.007 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.059 ; 11.059 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.663  ; 9.663  ; 9.663  ; 9.663  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.968  ; 9.968  ; 9.968  ; 9.968  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.932  ; 9.932  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.953  ; 9.953  ; 9.953  ; 9.953  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.651  ;        ;        ; 9.651  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.943  ;        ;        ; 9.943  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.842  ;        ;        ; 9.842  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.895  ; 8.895  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.199  ; 9.199  ; 9.199  ; 9.199  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.162  ;        ;        ; 9.162  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.184  ; 9.184  ; 9.184  ; 9.184  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.912  ; 8.912  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.178  ;        ;        ; 9.178  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.074  ; 9.074  ; 9.074  ; 9.074  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.173  ; 9.173  ; 9.173  ; 9.173  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.474  ;        ;        ; 9.474  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.391  ; 9.391  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.460  ; 9.460  ; 9.460  ; 9.460  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.188  ;        ;        ; 9.188  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.426  ; 9.426  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.327  ; 9.327  ; 9.327  ; 9.327  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.852 ;       ;       ; 6.852 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.691 ; 6.691 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.800 ;       ;       ; 6.800 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.261 ;       ;       ; 6.261 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.850 ;       ;       ; 6.850 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.663 ; 6.663 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.536 ;       ;       ; 6.536 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.611 ; 6.611 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.690 ;       ;       ; 6.690 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.276 ; 6.276 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.393 ; 5.393 ; 5.393 ; 5.393 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.532 ; 5.532 ; 5.532 ; 5.532 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.500 ; 5.500 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.516 ; 5.516 ; 5.516 ; 5.516 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.410 ;       ;       ; 5.410 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.519 ;       ;       ; 5.519 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.480 ;       ;       ; 5.480 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.012 ; 5.012 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.154 ; 5.154 ; 5.154 ; 5.154 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.122 ;       ;       ; 5.122 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.136 ; 5.136 ; 5.136 ; 5.136 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.030 ; 5.030 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.141 ;       ;       ; 5.141 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.099 ; 5.099 ; 5.099 ; 5.099 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.134 ; 5.134 ; 5.134 ; 5.134 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.278 ;       ;       ; 5.278 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.240 ; 5.240 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.258 ; 5.258 ; 5.258 ; 5.258 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.148 ;       ;       ; 5.148 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.260 ; 5.260 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.224 ; 5.224 ; 5.224 ; 5.224 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 0        ; 0        ; 0        ; 136      ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 0        ; 0        ; 48       ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 65       ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12119    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 1        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 108      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 0        ; 0        ; 0        ; 136      ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 0        ; 0        ; 48       ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1        ; 65       ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12119    ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; CLKPLL_inst|altpll_component|pll|clk[0] ; 3        ; 1        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[1] ; CLKPLL_inst|altpll_component|pll|clk[1] ; 54       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; CLKPLL_inst|altpll_component|pll|clk[1] ; 7        ; 2        ; 0        ; 0        ;
; clk_sample[9]                           ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 1        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 3        ; 0        ; 0        ; 0        ;
; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; SPI_MASTER_ADC:ADC0_instant|CLK_16[1]   ; 108      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; usonic[9]                               ; 20       ; 0        ; 0        ; 0        ;
; usonic[9]                               ; usonic[9]                               ; 145      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 54    ; 54   ;
; Unconstrained Output Port Paths ; 5483  ; 5483 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Aug 06 01:09:47 2015
Info: Command: quartus_sta SYSTEM -c SYSTEM
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SYSTEM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 16 -multiply_by 13 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[1]} {CLKPLL_inst|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_ADC:ADC0_instant|CLK_16[1] SPI_MASTER_ADC:ADC0_instant|CLK_16[1]
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name clk_sample[9] clk_sample[9]
    Info (332105): create_clock -period 1.000 -name usonic[9] usonic[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.266      -380.368 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -4.318        -4.817 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -3.652       -60.313 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.524       -15.240 usonic[9] 
    Info (332119):    -1.498       -14.432 clk_sample[9] 
    Info (332119):    -1.101       -13.812 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
Info (332146): Worst-case hold slack is -1.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.675        -1.675 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.385       -22.160 clk_sample[9] 
    Info (332119):    -1.017        -1.017 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.794        -7.940 usonic[9] 
    Info (332119):    -0.067        -0.134 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.274         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -24.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.307         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.311      -203.380 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.381        -2.577 CLKPLL_inst|altpll_component|pll|clk[1] 
    Info (332119):    -1.883       -27.286 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.174        -1.740 usonic[9] 
    Info (332119):    -0.165        -0.475 clk_sample[9] 
    Info (332119):     0.046         0.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
Info (332146): Worst-case hold slack is -1.135
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.135        -3.747 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.929       -14.864 clk_sample[9] 
    Info (332119):    -0.887        -0.887 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.682        -6.820 usonic[9] 
    Info (332119):    -0.051        -0.102 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.081         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -24.000 SPI_MASTER_ADC:ADC0_instant|CLK_16[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):    -0.500       -10.000 usonic[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.307         0.000 CLKPLL_inst|altpll_component|pll|clk[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Thu Aug 06 01:09:51 2015
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


