// Seed: 2037056914
module module_0 ();
  assign id_1 = id_1;
  wire id_2;
  for (genvar id_3 = 1'b0; 1'b0; id_1 = 1) begin : LABEL_0
    uwire id_4;
    assign id_4 = id_3;
  end
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = (1);
  assign id_3 = "";
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_8;
endmodule
