Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:56 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                          4.3282                     2.2900 &   4.2900 r
  la_data_in[12] (net)                                   2   0.3832 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2900 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1726   4.3332   0.9500  -1.8724  -1.8773 &   2.4127 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1055   0.9500           -0.0200 &   2.3926 r
  mprj/buf_i[140] (net)                                  1   0.0035 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1055   0.9500   0.0000   0.0000 &   2.3927 r
  data arrival time                                                                                                  2.3927

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2394   1.0500   0.0000   0.5605 &   2.7330 r
  clock reconvergence pessimism                                                                           0.0000     2.7330
  clock uncertainty                                                                                       0.1000     2.8330
  library hold time                                                                     1.0000            0.1181     2.9511
  data required time                                                                                                 2.9511
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9511
  data arrival time                                                                                                 -2.3927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5585

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1301 
  total derate : arrival time                                                                             0.0992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2294 

  slack (with derating applied) (VIOLATED)                                                               -0.5585 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3291 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             2.1303                     1.1263 &   3.1263 r
  la_oenb[18] (net)                                      2   0.1873 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.1263 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2576   2.1329   0.9500  -0.7376  -0.7335 &   2.3929 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0771   0.9500            0.0865 &   2.4794 r
  mprj/buf_i[82] (net)                                   1   0.0050 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0771   0.9500   0.0000   0.0001 &   2.4794 r
  data arrival time                                                                                                  2.4794

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2475   1.0500   0.0000   0.6042 &   2.7767 r
  clock reconvergence pessimism                                                                           0.0000     2.7767
  clock uncertainty                                                                                       0.1000     2.8767
  library hold time                                                                     1.0000            0.1198     2.9965
  data required time                                                                                                 2.9965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9965
  data arrival time                                                                                                 -2.4794
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5171

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0436 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1758 

  slack (with derating applied) (VIOLATED)                                                               -0.5171 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3413 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          3.2588                     1.7253 &   3.7253 r
  la_data_in[26] (net)                                   2   0.2881 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7253 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9323   3.2624   0.9500  -1.1168  -1.1069 &   2.6184 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1109   0.9500            0.0517 &   2.6700 r
  mprj/buf_i[154] (net)                                  2   0.0193 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0574   0.1109   0.9500  -0.0257  -0.0267 &   2.6433 r
  data arrival time                                                                                                  2.6433

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7141 &   2.8866 r
  clock reconvergence pessimism                                                                           0.0000     2.8866
  clock uncertainty                                                                                       0.1000     2.9866
  library hold time                                                                     1.0000            0.1175     3.1040
  data required time                                                                                                 3.1040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1040
  data arrival time                                                                                                 -2.6433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4607

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1375 
  total derate : arrival time                                                                             0.0633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2008 

  slack (with derating applied) (VIOLATED)                                                               -0.4607 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2600 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             3.0015                     1.5886 &   3.5886 r
  la_oenb[21] (net)                                      2   0.2651 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5886 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7414   3.0048   0.9500  -1.0236  -1.0164 &   2.5722 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0889   0.9500            0.0456 &   2.6178 r
  mprj/buf_i[85] (net)                                   1   0.0048 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0040   0.0889   0.9500  -0.0003  -0.0003 &   2.6175 r
  data arrival time                                                                                                  2.6175

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2467   1.0500   0.0000   0.6808 &   2.8533 r
  clock reconvergence pessimism                                                                           0.0000     2.8533
  clock uncertainty                                                                                       0.1000     2.9533
  library hold time                                                                     1.0000            0.1193     3.0725
  data required time                                                                                                 3.0725
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0725
  data arrival time                                                                                                 -2.6175
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1359 
  total derate : arrival time                                                                             0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1925 

  slack (with derating applied) (VIOLATED)                                                               -0.4551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2625 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          3.0903                     1.6365 &   3.6365 r
  la_data_in[22] (net)                                   2   0.2731 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6365 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8061   3.0935   0.9500  -1.0428  -1.0356 &   2.6009 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0900   0.9500            0.0414 &   2.6423 r
  mprj/buf_i[150] (net)                                  1   0.0047 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0042   0.0900   0.9500  -0.0003  -0.0003 &   2.6420 r
  data arrival time                                                                                                  2.6420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2467   1.0500   0.0000   0.6807 &   2.8532 r
  clock reconvergence pessimism                                                                           0.0000     2.8532
  clock uncertainty                                                                                       0.1000     2.9532
  library hold time                                                                     1.0000            0.1192     3.0724
  data required time                                                                                                 3.0724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0724
  data arrival time                                                                                                 -2.6420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1359 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1933 

  slack (with derating applied) (VIOLATED)                                                               -0.4304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2371 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             3.0951                     1.6368 &   3.6368 r
  la_oenb[25] (net)                                      2   0.2733 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6368 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7392   3.0987   0.9500  -1.0175  -1.0058 &   2.6311 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1054   0.9500            0.0563 &   2.6874 r
  mprj/buf_i[89] (net)                                   2   0.0165 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0283   0.1054   0.9500  -0.0133  -0.0137 &   2.6737 r
  data arrival time                                                                                                  2.6737

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2591   1.0500   0.0000   0.7104 &   2.8829 r
  clock reconvergence pessimism                                                                           0.0000     2.8829
  clock uncertainty                                                                                       0.1000     2.9829
  library hold time                                                                     1.0000            0.1182     3.1010
  data required time                                                                                                 3.1010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1010
  data arrival time                                                                                                 -2.6737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1373 
  total derate : arrival time                                                                             0.0578 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1951 

  slack (with derating applied) (VIOLATED)                                                               -0.4274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2323 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          2.9820                     1.5823 &   3.5823 r
  la_data_in[21] (net)                                   2   0.2638 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5823 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7202   2.9847   0.9500  -1.0144  -1.0105 &   2.5718 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0902   0.9500            0.0482 &   2.6200 r
  mprj/buf_i[149] (net)                                  1   0.0060 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0902   0.9500   0.0000   0.0000 &   2.6201 r
  data arrival time                                                                                                  2.6201

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2480   1.0500   0.0000   0.6553 &   2.8278 r
  clock reconvergence pessimism                                                                           0.0000     2.8278
  clock uncertainty                                                                                       0.1000     2.9278
  library hold time                                                                     1.0000            0.1192     3.0470
  data required time                                                                                                 3.0470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0470
  data arrival time                                                                                                 -2.6201
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1347 
  total derate : arrival time                                                                             0.0561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1908 

  slack (with derating applied) (VIOLATED)                                                               -0.4270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2362 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             3.0608                     1.6217 &   3.6217 r
  la_oenb[20] (net)                                      2   0.2706 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6217 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7637   3.0638   0.9500  -1.0184  -1.0115 &   2.6102 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0900   0.9500            0.0432 &   2.6534 r
  mprj/buf_i[84] (net)                                   1   0.0050 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0900   0.9500   0.0000   0.0000 &   2.6534 r
  data arrival time                                                                                                  2.6534

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2492   1.0500   0.0000   0.6449 &   2.8174 r
  clock reconvergence pessimism                                                                           0.0000     2.8174
  clock uncertainty                                                                                       0.1000     2.9174
  library hold time                                                                     1.0000            0.1192     3.0366
  data required time                                                                                                 3.0366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0366
  data arrival time                                                                                                 -2.6534
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1342 
  total derate : arrival time                                                                             0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1904 

  slack (with derating applied) (VIOLATED)                                                               -0.3832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1928 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             3.2201                     1.7022 &   3.7022 r
  la_oenb[11] (net)                                      2   0.2844 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7022 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9303   3.2237   0.9500  -1.1166  -1.1062 &   2.5959 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0896   0.9500            0.0331 &   2.6290 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0896   0.9500   0.0000   0.0000 &   2.6291 r
  data arrival time                                                                                                  2.6291

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2449   1.0500   0.0000   0.5895 &   2.7620 r
  clock reconvergence pessimism                                                                           0.0000     2.7620
  clock uncertainty                                                                                       0.1000     2.8620
  library hold time                                                                     1.0000            0.1192     2.9812
  data required time                                                                                                 2.9812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9812
  data arrival time                                                                                                 -2.6291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1315 
  total derate : arrival time                                                                             0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1926 

  slack (with derating applied) (VIOLATED)                                                               -0.3522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1596 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             3.2754                     1.7268 &   3.7268 r
  la_oenb[22] (net)                                      2   0.2888 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7268 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8167   3.2801   0.9500  -1.0564  -1.0367 &   2.6901 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0917   0.9500            0.0318 &   2.7219 r
  mprj/buf_i[86] (net)                                   1   0.0041 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0917   0.9500   0.0000   0.0000 &   2.7219 r
  data arrival time                                                                                                  2.7219

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2468   1.0500   0.0000   0.6818 &   2.8543 r
  clock reconvergence pessimism                                                                           0.0000     2.8543
  clock uncertainty                                                                                       0.1000     2.9543
  library hold time                                                                     1.0000            0.1192     3.0735
  data required time                                                                                                 3.0735
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0735
  data arrival time                                                                                                 -2.7219
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1359 
  total derate : arrival time                                                                             0.0583 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1942 

  slack (with derating applied) (VIOLATED)                                                               -0.3515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1573 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               0.6509                     0.3570 &   2.3570 f
  io_in[19] (net)                                        2   0.0937 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.3570 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.6517   0.9500   0.0000   0.0124 &   2.3694 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0737   0.9500            0.2622 &   2.6316 f
  mprj/buf_i[211] (net)                                  2   0.0254 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0737   0.9500   0.0000   0.0004 &   2.6320 f
  data arrival time                                                                                                  2.6320

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5400 &   2.7125 r
  clock reconvergence pessimism                                                                           0.0000     2.7125
  clock uncertainty                                                                                       0.1000     2.8125
  library hold time                                                                     1.0000            0.1651     2.9776
  data required time                                                                                                 2.9776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9776
  data arrival time                                                                                                 -2.6320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1292 
  total derate : arrival time                                                                             0.0145 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1436 

  slack (with derating applied) (VIOLATED)                                                               -0.3456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2020 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                           3.9840                     2.0975 &   4.0975 r
  la_data_in[0] (net)                                    2   0.3515 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0975 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9979   3.9905   0.9500  -1.6738  -1.6614 &   2.4361 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1043   0.9500            0.0016 &   2.4377 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1043   0.9500   0.0000   0.0000 &   2.4378 r
  data arrival time                                                                                                  2.4378

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2102   1.0500   0.0000   0.3916 &   2.5641 r
  clock reconvergence pessimism                                                                           0.0000     2.5641
  clock uncertainty                                                                                       0.1000     2.6641
  library hold time                                                                     1.0000            0.1183     2.7824
  data required time                                                                                                 2.7824
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7824
  data arrival time                                                                                                 -2.4378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3446

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1221 
  total derate : arrival time                                                                             0.0888 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2109 

  slack (with derating applied) (VIOLATED)                                                               -0.3446 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1336 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             3.2165                     1.6880 &   3.6880 r
  la_oenb[37] (net)                                      2   0.2828 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6880 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7944   3.2222   0.9500  -1.0062  -0.9773 &   2.7106 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0989   0.9500            0.0428 &   2.7534 r
  mprj/buf_i[101] (net)                                  2   0.0100 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0989   0.9500   0.0000   0.0001 &   2.7535 r
  data arrival time                                                                                                  2.7535

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2435   1.0500   0.0000   0.6784 &   2.8509 r
  clock reconvergence pessimism                                                                           0.0000     2.8509
  clock uncertainty                                                                                       0.1000     2.9509
  library hold time                                                                     1.0000            0.1189     3.0697
  data required time                                                                                                 3.0697
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0697
  data arrival time                                                                                                 -2.7535
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1358 
  total derate : arrival time                                                                             0.0567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1925 

  slack (with derating applied) (VIOLATED)                                                               -0.3162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1237 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             3.2319                     1.6989 &   3.6989 r
  la_oenb[41] (net)                                      2   0.2845 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6989 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7193   3.2370   0.9500  -0.9855  -0.9580 &   2.7410 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1028   0.9500            0.0459 &   2.7868 r
  mprj/buf_i[105] (net)                                  2   0.0126 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0176   0.1028   0.9500  -0.0084  -0.0086 &   2.7782 r
  data arrival time                                                                                                  2.7782

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2590   1.0500   0.0000   0.7030 &   2.8755 r
  clock reconvergence pessimism                                                                           0.0000     2.8755
  clock uncertainty                                                                                       0.1000     2.9755
  library hold time                                                                     1.0000            0.1185     3.0940
  data required time                                                                                                 3.0940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0940
  data arrival time                                                                                                 -2.7782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1369 
  total derate : arrival time                                                                             0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1931 

  slack (with derating applied) (VIOLATED)                                                               -0.3158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1228 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          1.1666                     0.6312 &   2.6312 f
  la_data_in[20] (net)                                   2   0.1696 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6312 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3697   1.1709   0.9500  -0.2240  -0.1952 &   2.4360 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0707   0.9500            0.3393 &   2.7753 f
  mprj/buf_i[148] (net)                                  1   0.0048 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0707   0.9500   0.0000   0.0000 &   2.7754 f
  data arrival time                                                                                                  2.7754

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2500   1.0500   0.0000   0.6341 &   2.8066 r
  clock reconvergence pessimism                                                                           0.0000     2.8066
  clock uncertainty                                                                                       0.1000     2.9066
  library hold time                                                                     1.0000            0.1662     3.0728
  data required time                                                                                                 3.0728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0728
  data arrival time                                                                                                 -2.7754
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2974

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1336 
  total derate : arrival time                                                                             0.0312 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1648 

  slack (with derating applied) (VIOLATED)                                                               -0.2974 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1326 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             3.0334                     1.6005 &   3.6005 r
  la_oenb[23] (net)                                      2   0.2674 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6005 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5022   3.0374   0.9500  -0.8763  -0.8552 &   2.7453 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0929   0.9500            0.0477 &   2.7930 r
  mprj/buf_i[87] (net)                                   1   0.0074 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0166   0.0929   0.9500  -0.0076  -0.0079 &   2.7850 r
  data arrival time                                                                                                  2.7850

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2457   1.0500   0.0000   0.6901 &   2.8626 r
  clock reconvergence pessimism                                                                           0.0000     2.8626
  clock uncertainty                                                                                       0.1000     2.9626
  library hold time                                                                     1.0000            0.1191     3.0817
  data required time                                                                                                 3.0817
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0817
  data arrival time                                                                                                 -2.7850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1363 
  total derate : arrival time                                                                             0.0501 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1864 

  slack (with derating applied) (VIOLATED)                                                               -0.2967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1102 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             3.0800                     1.6260 &   3.6260 r
  la_oenb[26] (net)                                      2   0.2717 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6260 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5005   3.0839   0.9500  -0.8832  -0.8621 &   2.7639 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1076   0.9500            0.0591 &   2.8230 r
  mprj/buf_i[90] (net)                                   2   0.0187 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0172   0.1076   0.9500  -0.0082  -0.0083 &   2.8146 r
  data arrival time                                                                                                  2.8146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7184 &   2.8909 r
  clock reconvergence pessimism                                                                           0.0000     2.8909
  clock uncertainty                                                                                       0.1000     2.9909
  library hold time                                                                     1.0000            0.1179     3.1088
  data required time                                                                                                 3.1088
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1088
  data arrival time                                                                                                 -2.8146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2941

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1377 
  total derate : arrival time                                                                             0.0511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1888 

  slack (with derating applied) (VIOLATED)                                                               -0.2941 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1053 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          1.1825                     0.6395 &   2.6395 f
  la_data_in[19] (net)                                   2   0.1719 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6395 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4143   1.1869   0.9500  -0.2456  -0.2171 &   2.4224 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0716   0.9500            0.3424 &   2.7648 f
  mprj/buf_i[147] (net)                                  1   0.0052 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0716   0.9500   0.0000   0.0000 &   2.7649 f
  data arrival time                                                                                                  2.7649

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2491   1.0500   0.0000   0.6130 &   2.7855 r
  clock reconvergence pessimism                                                                           0.0000     2.7855
  clock uncertainty                                                                                       0.1000     2.8855
  library hold time                                                                     1.0000            0.1659     3.0514
  data required time                                                                                                 3.0514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0514
  data arrival time                                                                                                 -2.7649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1326 
  total derate : arrival time                                                                             0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1651 

  slack (with derating applied) (VIOLATED)                                                               -0.2865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1214 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             3.3074                     1.7395 &   3.7395 r
  la_oenb[36] (net)                                      2   0.2913 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7395 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7046   3.3127   0.9500  -0.9953  -0.9666 &   2.7729 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0919   0.9500            0.0300 &   2.8029 r
  mprj/buf_i[100] (net)                                  1   0.0039 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0919   0.9500   0.0000   0.0000 &   2.8030 r
  data arrival time                                                                                                  2.8030

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2433   1.0500   0.0000   0.6791 &   2.8516 r
  clock reconvergence pessimism                                                                           0.0000     2.8516
  clock uncertainty                                                                                       0.1000     2.9516
  library hold time                                                                     1.0000            0.1192     3.0708
  data required time                                                                                                 3.0708
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0708
  data arrival time                                                                                                 -2.8030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1358 
  total derate : arrival time                                                                             0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1913 

  slack (with derating applied) (VIOLATED)                                                               -0.2678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0766 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              3.6184                     1.9070 &   3.9070 r
  la_oenb[0] (net)                                       2   0.3192 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9070 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.2174   3.6237   0.9500  -1.2956  -1.2758 &   2.6312 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0962   0.9500            0.0155 &   2.6466 r
  mprj/buf_i[64] (net)                                   1   0.0038 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0962   0.9500   0.0000   0.0000 &   2.6467 r
  data arrival time                                                                                                  2.6467

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5041 &   2.6766 r
  clock reconvergence pessimism                                                                           0.0000     2.6766
  clock uncertainty                                                                                       0.1000     2.7766
  library hold time                                                                     1.0000            0.1190     2.8956
  data required time                                                                                                 2.8956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8956
  data arrival time                                                                                                 -2.6467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2489

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1275 
  total derate : arrival time                                                                             0.0700 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1975 

  slack (with derating applied) (VIOLATED)                                                               -0.2489 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0514 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               0.7993                     0.4366 &   2.4366 f
  io_in[20] (net)                                        2   0.1151 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4366 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8009   0.9500   0.0000   0.0203 &   2.4569 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0782   0.9500            0.2904 &   2.7474 f
  mprj/buf_i[212] (net)                                  2   0.0249 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0782   0.9500   0.0000   0.0004 &   2.7478 f
  data arrival time                                                                                                  2.7478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5397 &   2.7122 r
  clock reconvergence pessimism                                                                           0.0000     2.7122
  clock uncertainty                                                                                       0.1000     2.8122
  library hold time                                                                     1.0000            0.1636     2.9757
  data required time                                                                                                 2.9757
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9757
  data arrival time                                                                                                 -2.7478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1292 
  total derate : arrival time                                                                             0.0164 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1455 

  slack (with derating applied) (VIOLATED)                                                               -0.2279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0824 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           3.3343                     1.7623 &   3.7623 r
  la_data_in[8] (net)                                    2   0.2945 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7623 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8856   3.3384   0.9500  -1.0980  -1.0824 &   2.6799 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0934   0.9500            0.0300 &   2.7099 r
  mprj/buf_i[136] (net)                                  1   0.0047 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0934   0.9500   0.0000   0.0000 &   2.7100 r
  data arrival time                                                                                                  2.7100

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2352   1.0500   0.0000   0.5458 &   2.7183 r
  clock reconvergence pessimism                                                                           0.0000     2.7183
  clock uncertainty                                                                                       0.1000     2.8183
  library hold time                                                                     1.0000            0.1191     2.9374
  data required time                                                                                                 2.9374
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9374
  data arrival time                                                                                                 -2.7100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1294 
  total derate : arrival time                                                                             0.0602 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1896 

  slack (with derating applied) (VIOLATED)                                                               -0.2274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0378 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               0.8612                     0.4738 &   2.4738 f
  io_in[18] (net)                                        2   0.1246 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.4738 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   0.8624   0.9500   0.0000   0.0195 &   2.4933 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0814   0.9500            0.3034 &   2.7967 f
  mprj/buf_i[210] (net)                                  2   0.0266 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0814   0.9500   0.0000   0.0004 &   2.7971 f
  data arrival time                                                                                                  2.7971

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5401 &   2.7126 r
  clock reconvergence pessimism                                                                           0.0000     2.7126
  clock uncertainty                                                                                       0.1000     2.8126
  library hold time                                                                     1.0000            0.1624     2.9750
  data required time                                                                                                 2.9750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9750
  data arrival time                                                                                                 -2.7971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1292 
  total derate : arrival time                                                                             0.0170 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1462 

  slack (with derating applied) (VIOLATED)                                                               -0.1779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0317 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             1.1708                     0.6314 &   2.6314 f
  la_oenb[28] (net)                                      2   0.1700 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6314 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1272   1.1757   0.9500  -0.0561  -0.0167 &   2.6147 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0900   0.9500            0.3586 &   2.9733 f
  mprj/buf_i[92] (net)                                   2   0.0251 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0380   0.0900   0.9500  -0.0036  -0.0035 &   2.9698 f
  data arrival time                                                                                                  2.9698

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7123 &   2.8848 r
  clock reconvergence pessimism                                                                           0.0000     2.8848
  clock uncertainty                                                                                       0.1000     2.9848
  library hold time                                                                     1.0000            0.1594     3.1442
  data required time                                                                                                 3.1442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1442
  data arrival time                                                                                                 -2.9698
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1374 
  total derate : arrival time                                                                             0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1615 

  slack (with derating applied) (VIOLATED)                                                               -0.1745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0130 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          1.5371                     0.8147 &   2.8147 f
  la_data_in[39] (net)                                   2   0.2216 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8147 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5730   1.5469   0.9500  -0.3223  -0.2703 &   2.5444 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0817   0.9500            0.4032 &   2.9477 f
  mprj/buf_i[167] (net)                                  1   0.0068 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0817   0.9500   0.0000   0.0001 &   2.9477 f
  data arrival time                                                                                                  2.9477

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6863 &   2.8588 r
  clock reconvergence pessimism                                                                           0.0000     2.8588
  clock uncertainty                                                                                       0.1000     2.9588
  library hold time                                                                     1.0000            0.1623     3.1211
  data required time                                                                                                 3.1211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1211
  data arrival time                                                                                                 -2.9477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1771 

  slack (with derating applied) (VIOLATED)                                                               -0.1734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0037 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          1.2096                     0.6492 &   2.6492 f
  la_data_in[28] (net)                                   2   0.1754 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6492 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1270   1.2153   0.9500  -0.0717  -0.0280 &   2.6212 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0931   0.9500            0.3674 &   2.9885 f
  mprj/buf_i[156] (net)                                  2   0.0277 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0408   0.0931   0.9500  -0.0052  -0.0051 &   2.9834 f
  data arrival time                                                                                                  2.9834

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7202 &   2.8927 r
  clock reconvergence pessimism                                                                           0.0000     2.8927
  clock uncertainty                                                                                       0.1000     2.9927
  library hold time                                                                     1.0000            0.1583     3.1510
  data required time                                                                                                 3.1510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1510
  data arrival time                                                                                                 -2.9834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1377 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1634 

  slack (with derating applied) (VIOLATED)                                                               -0.1676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0042 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          3.2185                     1.6611 &   3.6611 r
  la_data_in[60] (net)                                   2   0.2835 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6611 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5124   3.2289   0.9500  -0.8553  -0.7961 &   2.8649 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1341   0.9500            0.0740 &   2.9390 r
  mprj/buf_i[188] (net)                                  2   0.0412 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0630   0.1341   0.9500  -0.0329  -0.0337 &   2.9052 r
  data arrival time                                                                                                  2.9052

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6836 &   2.8561 r
  clock reconvergence pessimism                                                                           0.0000     2.8561
  clock uncertainty                                                                                       0.1000     2.9561
  library hold time                                                                     1.0000            0.1147     3.0708
  data required time                                                                                                 3.0708
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0708
  data arrival time                                                                                                 -2.9052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0537 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1897 

  slack (with derating applied) (VIOLATED)                                                               -0.1656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0242 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          1.5380                     0.8163 &   2.8163 f
  la_data_in[44] (net)                                   2   0.2219 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8163 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4709   1.5477   0.9500  -0.2806  -0.2270 &   2.5893 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0876   0.9500            0.4086 &   2.9980 f
  mprj/buf_i[172] (net)                                  2   0.0114 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0062   0.0876   0.9500  -0.0005  -0.0004 &   2.9975 f
  data arrival time                                                                                                  2.9975

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7200 &   2.8925 r
  clock reconvergence pessimism                                                                           0.0000     2.8925
  clock uncertainty                                                                                       0.1000     2.9925
  library hold time                                                                     1.0000            0.1602     3.1527
  data required time                                                                                                 3.1527
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1527
  data arrival time                                                                                                 -2.9975
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1377 
  total derate : arrival time                                                                             0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1769 

  slack (with derating applied) (VIOLATED)                                                               -0.1552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0217 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              3.3830                     1.7867 &   3.7867 r
  la_oenb[7] (net)                                       2   0.2987 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.7867 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8663   3.3872   0.9500  -1.0656  -1.0469 &   2.7398 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   0.9500            0.0262 &   2.7660 r
  mprj/buf_i[71] (net)                                   1   0.0036 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0926   0.9500   0.0000   0.0000 &   2.7661 r
  data arrival time                                                                                                  2.7661

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2314   1.0500   0.0000   0.5295 &   2.7020 r
  clock reconvergence pessimism                                                                           0.0000     2.7020
  clock uncertainty                                                                                       0.1000     2.8020
  library hold time                                                                     1.0000            0.1191     2.9211
  data required time                                                                                                 2.9211
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9211
  data arrival time                                                                                                 -2.7661
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1287 
  total derate : arrival time                                                                             0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1871 

  slack (with derating applied) (VIOLATED)                                                               -0.1551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0321 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          1.3254                     0.7161 &   2.7161 f
  la_data_in[29] (net)                                   2   0.1922 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7161 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2509   1.3302   0.9500  -0.1380  -0.0976 &   2.6185 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0843   0.9500            0.3749 &   2.9934 f
  mprj/buf_i[157] (net)                                  2   0.0129 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0160   0.0843   0.9500  -0.0016  -0.0015 &   2.9919 f
  data arrival time                                                                                                  2.9919

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2590   1.0500   0.0000   0.7047 &   2.8772 r
  clock reconvergence pessimism                                                                           0.0000     2.8772
  clock uncertainty                                                                                       0.1000     2.9772
  library hold time                                                                     1.0000            0.1614     3.1386
  data required time                                                                                                 3.1386
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1386
  data arrival time                                                                                                 -2.9919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1370 
  total derate : arrival time                                                                             0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1662 

  slack (with derating applied) (VIOLATED)                                                               -0.1467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0195 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               3.0873                     1.6415 &   3.6415 r
  io_in[22] (net)                                        2   0.2735 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6415 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5808   3.0898   0.9500  -0.9194  -0.9111 &   2.7303 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1204   0.9500            0.0699 &   2.8002 r
  mprj/buf_i[214] (net)                                  2   0.0304 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0076   0.1204   0.9500  -0.0006  -0.0001 &   2.8001 r
  data arrival time                                                                                                  2.8001

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5561 &   2.7287 r
  clock reconvergence pessimism                                                                           0.0000     2.7287
  clock uncertainty                                                                                       0.1000     2.8287
  library hold time                                                                     1.0000            0.1163     2.9450
  data required time                                                                                                 2.9450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9450
  data arrival time                                                                                                 -2.8001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1449

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1299 
  total derate : arrival time                                                                             0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1825 

  slack (with derating applied) (VIOLATED)                                                               -0.1449 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0376 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          1.5164                     0.8056 &   2.8056 f
  la_data_in[42] (net)                                   2   0.2188 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8056 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4559   1.5258   0.9500  -0.2664  -0.2139 &   2.5917 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0873   0.9500            0.4053 &   2.9971 f
  mprj/buf_i[170] (net)                                  2   0.0115 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0051   0.0873   0.9500  -0.0004  -0.0003 &   2.9967 f
  data arrival time                                                                                                  2.9967

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2590   1.0500   0.0000   0.7007 &   2.8732 r
  clock reconvergence pessimism                                                                           0.0000     2.8732
  clock uncertainty                                                                                       0.1000     2.9732
  library hold time                                                                     1.0000            0.1603     3.1336
  data required time                                                                                                 3.1336
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1336
  data arrival time                                                                                                 -2.9967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1368 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1750 

  slack (with derating applied) (VIOLATED)                                                               -0.1369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0381 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             1.1465                     0.6160 &   2.6160 f
  la_oenb[29] (net)                                      2   0.1663 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6160 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.1517   0.9500   0.0000   0.0435 &   2.6595 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0799   0.9500            0.3452 &   3.0047 f
  mprj/buf_i[93] (net)                                   2   0.0133 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0208   0.0799   0.9500  -0.0020  -0.0019 &   3.0028 f
  data arrival time                                                                                                  3.0028

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2589   1.0500   0.0000   0.7003 &   2.8728 r
  clock reconvergence pessimism                                                                           0.0000     2.8728
  clock uncertainty                                                                                       0.1000     2.9728
  library hold time                                                                     1.0000            0.1629     3.1357
  data required time                                                                                                 3.1357
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1357
  data arrival time                                                                                                 -3.0028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1368 
  total derate : arrival time                                                                             0.0206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1574 

  slack (with derating applied) (VIOLATED)                                                               -0.1329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0244 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          1.6469                     0.8704 &   2.8704 f
  la_data_in[48] (net)                                   2   0.2374 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8704 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5488   1.6584   0.9500  -0.3260  -0.2659 &   2.6045 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0897   0.9500            0.4256 &   3.0301 f
  mprj/buf_i[176] (net)                                  2   0.0111 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0230   0.0897   0.9500  -0.0021  -0.0021 &   3.0280 f
  data arrival time                                                                                                  3.0280

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7279 &   2.9004 r
  clock reconvergence pessimism                                                                           0.0000     2.9004
  clock uncertainty                                                                                       0.1000     3.0004
  library hold time                                                                     1.0000            0.1595     3.1599
  data required time                                                                                                 3.1599
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1599
  data arrival time                                                                                                 -3.0280
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1810 

  slack (with derating applied) (VIOLATED)                                                               -0.1319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0490 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[49] (in)                                                          2.7855                     1.4438 &   3.4438 r
  la_data_in[49] (net)                                   2   0.2455 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4438 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9838   2.7933   0.9500  -0.5638  -0.5107 &   2.9332 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0976   0.9500            0.0670 &   3.0002 r
  mprj/buf_i[177] (net)                                  2   0.0134 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0152   0.0976   0.9500  -0.0073  -0.0075 &   2.9927 r
  data arrival time                                                                                                  2.9927

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7288 &   2.9013 r
  clock reconvergence pessimism                                                                           0.0000     2.9013
  clock uncertainty                                                                                       0.1000     3.0013
  library hold time                                                                     1.0000            0.1189     3.1202
  data required time                                                                                                 3.1202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1202
  data arrival time                                                                                                 -2.9927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1382 
  total derate : arrival time                                                                             0.0364 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1745 

  slack (with derating applied) (VIOLATED)                                                               -0.1275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0470 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          1.6342                     0.8643 &   2.8643 f
  la_data_in[47] (net)                                   2   0.2356 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8643 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5253   1.6454   0.9500  -0.3125  -0.2529 &   2.6114 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0980   0.9500            0.4319 &   3.0433 f
  mprj/buf_i[175] (net)                                  2   0.0200 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0370   0.0980   0.9500  -0.0035  -0.0034 &   3.0399 f
  data arrival time                                                                                                  3.0399

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7292 &   2.9017 r
  clock reconvergence pessimism                                                                           0.0000     2.9017
  clock uncertainty                                                                                       0.1000     3.0017
  library hold time                                                                     1.0000            0.1566     3.1583
  data required time                                                                                                 3.1583
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1583
  data arrival time                                                                                                 -3.0399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1184

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1382 
  total derate : arrival time                                                                             0.0425 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1807 

  slack (with derating applied) (VIOLATED)                                                               -0.1184 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0623 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             1.2330                     0.6623 &   2.6623 f
  la_oenb[27] (net)                                      2   0.1789 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6623 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1095   1.2388   0.9500  -0.0323   0.0131 &   2.6754 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0853   0.9500            0.3628 &   3.0382 f
  mprj/buf_i[91] (net)                                   2   0.0168 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0146   0.0853   0.9500  -0.0014  -0.0013 &   3.0370 f
  data arrival time                                                                                                  3.0370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2592   1.0500   0.0000   0.7202 &   2.8927 r
  clock reconvergence pessimism                                                                           0.0000     2.8927
  clock uncertainty                                                                                       0.1000     2.9927
  library hold time                                                                     1.0000            0.1611     3.1538
  data required time                                                                                                 3.1538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1538
  data arrival time                                                                                                 -3.0370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1168

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1377 
  total derate : arrival time                                                                             0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1610 

  slack (with derating applied) (VIOLATED)                                                               -0.1168 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0442 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          1.6062                     0.8473 &   2.8473 f
  la_data_in[45] (net)                                   2   0.2313 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8473 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4787   1.6177   0.9500  -0.2901  -0.2298 &   2.6175 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0946   0.9500            0.4248 &   3.0423 f
  mprj/buf_i[173] (net)                                  2   0.0166 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0040   0.0946   0.9500  -0.0003  -0.0001 &   3.0421 f
  data arrival time                                                                                                  3.0421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7274 &   2.8999 r
  clock reconvergence pessimism                                                                           0.0000     2.8999
  clock uncertainty                                                                                       0.1000     2.9999
  library hold time                                                                     1.0000            0.1578     3.1577
  data required time                                                                                                 3.1577
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1577
  data arrival time                                                                                                 -3.0421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1789 

  slack (with derating applied) (VIOLATED)                                                               -0.1155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0634 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             1.1707                     0.6301 &   2.6301 f
  la_oenb[32] (net)                                      2   0.1699 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6301 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.1755   0.9500   0.0000   0.0440 &   2.6741 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0709   0.9500            0.3401 &   3.0142 f
  mprj/buf_i[96] (net)                                   1   0.0049 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0039   0.0709   0.9500  -0.0003  -0.0003 &   3.0139 f
  data arrival time                                                                                                  3.0139

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6826 &   2.8552 r
  clock reconvergence pessimism                                                                           0.0000     2.8552
  clock uncertainty                                                                                       0.1000     2.9552
  library hold time                                                                     1.0000            0.1661     3.1213
  data required time                                                                                                 3.1213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1213
  data arrival time                                                                                                 -3.0139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1562 

  slack (with derating applied) (VIOLATED)                                                               -0.1074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0488 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          1.2551                     0.6848 &   2.6848 f
  la_data_in[11] (net)                                   2   0.1814 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6848 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2998   1.2585   0.9500  -0.1792  -0.1469 &   2.5379 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0720   0.9500            0.3532 &   2.8910 f
  mprj/buf_i[139] (net)                                  1   0.0041 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0720   0.9500   0.0000   0.0000 &   2.8911 f
  data arrival time                                                                                                  2.8911

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2387   1.0500   0.0000   0.5572 &   2.7297 r
  clock reconvergence pessimism                                                                           0.0000     2.7297
  clock uncertainty                                                                                       0.1000     2.8297
  library hold time                                                                     1.0000            0.1657     2.9955
  data required time                                                                                                 2.9955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9955
  data arrival time                                                                                                 -2.8911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1300 
  total derate : arrival time                                                                             0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1597 

  slack (with derating applied) (VIOLATED)                                                               -0.1044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0553 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          1.2889                     0.6904 &   2.6904 f
  la_data_in[30] (net)                                   2   0.1863 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6904 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1112   1.2951   0.9500  -0.0666  -0.0202 &   2.6703 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0811   0.9500            0.3670 &   3.0372 f
  mprj/buf_i[158] (net)                                  1   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0448   0.0811   0.9500  -0.0069  -0.0071 &   3.0301 f
  data arrival time                                                                                                  3.0301

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2432   1.0500   0.0000   0.6982 &   2.8707 r
  clock reconvergence pessimism                                                                           0.0000     2.8707
  clock uncertainty                                                                                       0.1000     2.9707
  library hold time                                                                     1.0000            0.1625     3.1332
  data required time                                                                                                 3.1332
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1332
  data arrival time                                                                                                 -3.0301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1367 
  total derate : arrival time                                                                             0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1623 

  slack (with derating applied) (VIOLATED)                                                               -0.1032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0591 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          1.3831                     0.7381 &   2.7381 f
  la_data_in[43] (net)                                   2   0.1998 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7381 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1732   1.3908   0.9500  -0.1067  -0.0547 &   2.6834 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0938   0.9500            0.3929 &   3.0764 f
  mprj/buf_i[171] (net)                                  2   0.0222 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0523   0.0938   0.9500  -0.0117  -0.0120 &   3.0644 f
  data arrival time                                                                                                  3.0644

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7201 &   2.8926 r
  clock reconvergence pessimism                                                                           0.0000     2.8926
  clock uncertainty                                                                                       0.1000     2.9926
  library hold time                                                                     1.0000            0.1581     3.1507
  data required time                                                                                                 3.1507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1507
  data arrival time                                                                                                 -3.0644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0863

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1377 
  total derate : arrival time                                                                             0.0296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1674 

  slack (with derating applied) (VIOLATED)                                                               -0.0863 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0810 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             1.1937                     0.6419 &   2.6419 f
  la_oenb[31] (net)                                      2   0.1732 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6419 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.1989   0.9500   0.0000   0.0453 &   2.6872 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0802   0.9500            0.3523 &   3.0394 f
  mprj/buf_i[95] (net)                                   2   0.0124 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0802   0.9500   0.0000   0.0001 &   3.0395 f
  data arrival time                                                                                                  3.0395

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2579   1.0500   0.0000   0.6828 &   2.8553 r
  clock reconvergence pessimism                                                                           0.0000     2.8553
  clock uncertainty                                                                                       0.1000     2.9553
  library hold time                                                                     1.0000            0.1628     3.1182
  data required time                                                                                                 3.1182
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1182
  data arrival time                                                                                                 -3.0395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1569 

  slack (with derating applied) (VIOLATED)                                                               -0.0786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0783 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               1.1624                     0.6378 &   2.6378 f
  io_in[17] (net)                                        2   0.1683 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6378 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1800   1.1647   0.9500  -0.1207  -0.0949 &   2.5429 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0911   0.9500            0.3582 &   2.9011 f
  mprj/buf_i[209] (net)                                  2   0.0271 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0911   0.9500   0.0000   0.0005 &   2.9015 f
  data arrival time                                                                                                  2.9015

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5402 &   2.7127 r
  clock reconvergence pessimism                                                                           0.0000     2.7127
  clock uncertainty                                                                                       0.1000     2.8127
  library hold time                                                                     1.0000            0.1590     2.9717
  data required time                                                                                                 2.9717
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9717
  data arrival time                                                                                                 -2.9015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1292 
  total derate : arrival time                                                                             0.0266 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1558 

  slack (with derating applied) (VIOLATED)                                                               -0.0702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0856 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             1.1222                     0.6080 &   2.6080 f
  la_oenb[17] (net)                                      2   0.1631 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6080 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.1260   0.9500   0.0000   0.0376 &   2.6457 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0693   0.9500            0.3314 &   2.9771 f
  mprj/buf_i[81] (net)                                   1   0.0044 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0693   0.9500   0.0000   0.0000 &   2.9771 f
  data arrival time                                                                                                  2.9771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2470   1.0500   0.0000   0.6029 &   2.7754 r
  clock reconvergence pessimism                                                                           0.0000     2.7754
  clock uncertainty                                                                                       0.1000     2.8754
  library hold time                                                                     1.0000            0.1667     3.0421
  data required time                                                                                                 3.0421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0421
  data arrival time                                                                                                 -2.9771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1516 

  slack (with derating applied) (VIOLATED)                                                               -0.0650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0866 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          1.2666                     0.6830 &   2.6830 f
  la_data_in[31] (net)                                   2   0.1824 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6830 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0493   1.2725   0.9500  -0.0280   0.0191 &   2.7021 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0797   0.9500            0.3623 &   3.0644 f
  mprj/buf_i[159] (net)                                  2   0.0103 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0105   0.0797   0.9500  -0.0010  -0.0009 &   3.0635 f
  data arrival time                                                                                                  3.0635

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2452   1.0500   0.0000   0.6920 &   2.8645 r
  clock reconvergence pessimism                                                                           0.0000     2.8645
  clock uncertainty                                                                                       0.1000     2.9645
  library hold time                                                                     1.0000            0.1630     3.1275
  data required time                                                                                                 3.1275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1275
  data arrival time                                                                                                 -3.0635
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0640

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1364 
  total derate : arrival time                                                                             0.0231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (VIOLATED)                                                               -0.0640 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0954 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             1.5383                     0.8147 &   2.8147 f
  la_oenb[49] (net)                                      2   0.2218 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8147 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3257   1.5484   0.9500  -0.1933  -0.1331 &   2.6816 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0924   0.9500            0.4132 &   3.0948 f
  mprj/buf_i[113] (net)                                  2   0.0157 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0235   0.0924   0.9500  -0.0022  -0.0022 &   3.0926 f
  data arrival time                                                                                                  3.0926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7245 &   2.8970 r
  clock reconvergence pessimism                                                                           0.0000     2.8970
  clock uncertainty                                                                                       0.1000     2.9970
  library hold time                                                                     1.0000            0.1585     3.1556
  data required time                                                                                                 3.1556
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1556
  data arrival time                                                                                                 -3.0926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1380 
  total derate : arrival time                                                                             0.0352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (VIOLATED)                                                               -0.0630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1102 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          1.1143                     0.6002 &   2.6002 f
  la_data_in[18] (net)                                   2   0.1617 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6002 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1190   0.9500   0.0000   0.0412 &   2.6415 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0692   0.9500            0.3303 &   2.9718 f
  mprj/buf_i[146] (net)                                  1   0.0045 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0692   0.9500   0.0000   0.0000 &   2.9718 f
  data arrival time                                                                                                  2.9718

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2459   1.0500   0.0000   0.5954 &   2.7679 r
  clock reconvergence pessimism                                                                           0.0000     2.7679
  clock uncertainty                                                                                       0.1000     2.8679
  library hold time                                                                     1.0000            0.1668     3.0346
  data required time                                                                                                 3.0346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0346
  data arrival time                                                                                                 -2.9718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0628

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1318 
  total derate : arrival time                                                                             0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1514 

  slack (with derating applied) (VIOLATED)                                                               -0.0628 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0885 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          1.4235                     0.7581 &   2.7581 f
  la_data_in[38] (net)                                   2   0.2055 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7581 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2361   1.4317   0.9500  -0.1414  -0.0876 &   2.6706 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0844   0.9500            0.3897 &   3.0603 f
  mprj/buf_i[166] (net)                                  2   0.0108 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0059   0.0844   0.9500  -0.0005  -0.0004 &   3.0599 f
  data arrival time                                                                                                  3.0599

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6825 &   2.8550 r
  clock reconvergence pessimism                                                                           0.0000     2.8550
  clock uncertainty                                                                                       0.1000     2.9550
  library hold time                                                                     1.0000            0.1614     3.1164
  data required time                                                                                                 3.1164
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1164
  data arrival time                                                                                                 -3.0599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1668 

  slack (with derating applied) (VIOLATED)                                                               -0.0565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1103 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          1.4334                     0.7632 &   2.7632 f
  la_data_in[41] (net)                                   2   0.2069 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7632 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2176   1.4418   0.9500  -0.1357  -0.0812 &   2.6819 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0851   0.9500            0.3918 &   3.0737 f
  mprj/buf_i[169] (net)                                  2   0.0112 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0132   0.0851   0.9500  -0.0012  -0.0012 &   3.0725 f
  data arrival time                                                                                                  3.0725

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6885 &   2.8610 r
  clock reconvergence pessimism                                                                           0.0000     2.8610
  clock uncertainty                                                                                       0.1000     2.9610
  library hold time                                                                     1.0000            0.1611     3.1221
  data required time                                                                                                 3.1221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1221
  data arrival time                                                                                                 -3.0725
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0496

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0307 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1669 

  slack (with derating applied) (VIOLATED)                                                               -0.0496 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1173 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             1.4268                     0.7615 &   2.7615 f
  la_oenb[38] (net)                                      2   0.2062 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7615 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2198   1.4347   0.9500  -0.1278  -0.0750 &   2.6865 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0802   0.9500            0.3864 &   3.0729 f
  mprj/buf_i[102] (net)                                  1   0.0075 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0300   0.0802   0.9500  -0.0027  -0.0027 &   3.0702 f
  data arrival time                                                                                                  3.0702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6828 &   2.8553 r
  clock reconvergence pessimism                                                                           0.0000     2.8553
  clock uncertainty                                                                                       0.1000     2.9553
  library hold time                                                                     1.0000            0.1628     3.1181
  data required time                                                                                                 3.1181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1181
  data arrival time                                                                                                 -3.0702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1659 

  slack (with derating applied) (VIOLATED)                                                               -0.0480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1180 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             1.2958                     0.6936 &   2.6936 f
  la_oenb[44] (net)                                      2   0.1872 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6936 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3015   0.9500   0.0000   0.0528 &   2.7464 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0835   0.9500            0.3700 &   3.1164 f
  mprj/buf_i[108] (net)                                  2   0.0128 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0233   0.0835   0.9500  -0.0022  -0.0022 &   3.1142 f
  data arrival time                                                                                                  3.1142

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7245 &   2.8970 r
  clock reconvergence pessimism                                                                           0.0000     2.8970
  clock uncertainty                                                                                       0.1000     2.9970
  library hold time                                                                     1.0000            0.1617     3.1587
  data required time                                                                                                 3.1587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1587
  data arrival time                                                                                                 -3.1142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0445

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1380 
  total derate : arrival time                                                                             0.0224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1603 

  slack (with derating applied) (VIOLATED)                                                               -0.0445 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1158 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          1.3499                     0.7244 &   2.7244 f
  la_data_in[33] (net)                                   2   0.1953 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7244 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0957   1.3561   0.9500  -0.0689  -0.0210 &   2.7034 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0771   0.9500            0.3722 &   3.0756 f
  mprj/buf_i[161] (net)                                  1   0.0065 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0771   0.9500   0.0000   0.0001 &   3.0756 f
  data arrival time                                                                                                  3.0756

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6825 &   2.8550 r
  clock reconvergence pessimism                                                                           0.0000     2.8550
  clock uncertainty                                                                                       0.1000     2.9550
  library hold time                                                                     1.0000            0.1639     3.1189
  data required time                                                                                                 3.1189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1189
  data arrival time                                                                                                 -3.0756
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1617 

  slack (with derating applied) (VIOLATED)                                                               -0.0433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1184 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             1.2825                     0.6867 &   2.6867 f
  la_oenb[42] (net)                                      2   0.1818 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6867 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2893   0.9500   0.0000   0.0526 &   2.7392 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0842   0.9500            0.3689 &   3.1082 f
  mprj/buf_i[106] (net)                                  2   0.0137 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0039   0.0842   0.9500  -0.0003  -0.0002 &   3.1080 f
  data arrival time                                                                                                  3.1080

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7145 &   2.8870 r
  clock reconvergence pessimism                                                                           0.0000     2.8870
  clock uncertainty                                                                                       0.1000     2.9870
  library hold time                                                                     1.0000            0.1615     3.1485
  data required time                                                                                                 3.1485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1485
  data arrival time                                                                                                 -3.1080
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1375 
  total derate : arrival time                                                                             0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1597 

  slack (with derating applied) (VIOLATED)                                                               -0.0405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1192 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          1.4126                     0.7498 &   2.7498 f
  la_data_in[37] (net)                                   2   0.2037 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7498 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1860   1.4213   0.9500  -0.1047  -0.0479 &   2.7018 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0798   0.9500            0.3841 &   3.0859 f
  mprj/buf_i[165] (net)                                  1   0.0074 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0064   0.0798   0.9500  -0.0006  -0.0005 &   3.0853 f
  data arrival time                                                                                                  3.0853

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2433   1.0500   0.0000   0.6790 &   2.8515 r
  clock reconvergence pessimism                                                                           0.0000     2.8515
  clock uncertainty                                                                                       0.1000     2.9515
  library hold time                                                                     1.0000            0.1630     3.1145
  data required time                                                                                                 3.1145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1145
  data arrival time                                                                                                 -3.0853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1358 
  total derate : arrival time                                                                             0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1645 

  slack (with derating applied) (VIOLATED)                                                               -0.0292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1353 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              1.2691                     0.6887 &   2.6887 f
  la_oenb[8] (net)                                       2   0.1831 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.6887 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2578   1.2737   0.9500  -0.1537  -0.1160 &   2.5727 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0720   0.9500            0.3555 &   2.9282 f
  mprj/buf_i[72] (net)                                   1   0.0039 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0720   0.9500   0.0000   0.0000 &   2.9282 f
  data arrival time                                                                                                  2.9282

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2281   1.0500   0.0000   0.5161 &   2.6886 r
  clock reconvergence pessimism                                                                           0.0000     2.6886
  clock uncertainty                                                                                       0.1000     2.7886
  library hold time                                                                     1.0000            0.1657     2.9543
  data required time                                                                                                 2.9543
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9543
  data arrival time                                                                                                 -2.9282
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1280 
  total derate : arrival time                                                                             0.0288 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1568 

  slack (with derating applied) (VIOLATED)                                                               -0.0261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1307 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          1.3119                     0.7011 &   2.7011 f
  la_data_in[32] (net)                                   2   0.1894 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7011 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0559   1.3177   0.9500  -0.0206   0.0301 &   2.7312 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0782   0.9500            0.3676 &   3.0988 f
  mprj/buf_i[160] (net)                                  1   0.0082 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0326   0.0782   0.9500  -0.0029  -0.0030 &   3.0958 f
  data arrival time                                                                                                  3.0958

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6828 &   2.8553 r
  clock reconvergence pessimism                                                                           0.0000     2.8553
  clock uncertainty                                                                                       0.1000     2.9553
  library hold time                                                                     1.0000            0.1635     3.1188
  data required time                                                                                                 3.1188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1188
  data arrival time                                                                                                 -3.0958
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1592 

  slack (with derating applied) (VIOLATED)                                                               -0.0230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1362 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             1.3302                     0.7069 &   2.7069 f
  la_oenb[48] (net)                                      2   0.1918 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7069 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3378   0.9500   0.0000   0.0588 &   2.7658 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0845   0.9500            0.3762 &   3.1420 f
  mprj/buf_i[112] (net)                                  2   0.0129 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.0845   0.9500  -0.0010  -0.0009 &   3.1410 f
  data arrival time                                                                                                  3.1410

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7289 &   2.9014 r
  clock reconvergence pessimism                                                                           0.0000     2.9014
  clock uncertainty                                                                                       0.1000     3.0014
  library hold time                                                                     1.0000            0.1613     3.1627
  data required time                                                                                                 3.1627
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1627
  data arrival time                                                                                                 -3.1410
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1382 
  total derate : arrival time                                                                             0.0230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1611 

  slack (with derating applied) (VIOLATED)                                                               -0.0217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1394 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          1.4482                     0.7686 &   2.7686 f
  la_data_in[35] (net)                                   2   0.2088 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7686 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2071   1.4571   0.9500  -0.1257  -0.0679 &   2.7007 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0800   0.9500            0.3894 &   3.0901 f
  mprj/buf_i[163] (net)                                  1   0.0069 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0800   0.9500   0.0000   0.0001 &   3.0901 f
  data arrival time                                                                                                  3.0901

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6757 &   2.8482 r
  clock reconvergence pessimism                                                                           0.0000     2.8482
  clock uncertainty                                                                                       0.1000     2.9482
  library hold time                                                                     1.0000            0.1629     3.1111
  data required time                                                                                                 3.1111
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1111
  data arrival time                                                                                                 -3.0901
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1356 
  total derate : arrival time                                                                             0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1658 

  slack (with derating applied) (VIOLATED)                                                               -0.0210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1448 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          1.4298                     0.7593 &   2.7593 f
  la_data_in[36] (net)                                   2   0.2062 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7593 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1964   1.4386   0.9500  -0.1128  -0.0555 &   2.7038 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0782   0.9500            0.3852 &   3.0890 f
  mprj/buf_i[164] (net)                                  1   0.0058 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0062   0.0782   0.9500  -0.0005  -0.0005 &   3.0885 f
  data arrival time                                                                                                  3.0885

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2467   1.0500   0.0000   0.6699 &   2.8424 r
  clock reconvergence pessimism                                                                           0.0000     2.8424
  clock uncertainty                                                                                       0.1000     2.9424
  library hold time                                                                     1.0000            0.1635     3.1060
  data required time                                                                                                 3.1060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1060
  data arrival time                                                                                                 -3.0885
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0175

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1354 
  total derate : arrival time                                                                             0.0293 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1646 

  slack (with derating applied) (VIOLATED)                                                               -0.0175 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1471 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             1.3177                     0.7080 &   2.7080 f
  la_oenb[24] (net)                                      2   0.1907 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7080 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.0503   1.3236   0.9500  -0.0186   0.0305 &   2.7385 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0853   0.9500            0.3749 &   3.1134 f
  mprj/buf_i[88] (net)                                   2   0.0138 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0140   0.0853   0.9500  -0.0014  -0.0013 &   3.1120 f
  data arrival time                                                                                                  3.1120

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2447   1.0500   0.0000   0.6933 &   2.8658 r
  clock reconvergence pessimism                                                                           0.0000     2.8658
  clock uncertainty                                                                                       0.1000     2.9658
  library hold time                                                                     1.0000            0.1611     3.1269
  data required time                                                                                                 3.1269
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1269
  data arrival time                                                                                                 -3.1120
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1365 
  total derate : arrival time                                                                             0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1598 

  slack (with derating applied) (VIOLATED)                                                               -0.0148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1450 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              1.2278                     0.6618 &   2.6618 f
  la_oenb[9] (net)                                       2   0.1783 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.6618 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2038   1.2326   0.9500  -0.1293  -0.0904 &   2.5714 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0706   0.9500            0.3481 &   2.9195 f
  mprj/buf_i[73] (net)                                   1   0.0034 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0706   0.9500   0.0000   0.0000 &   2.9195 f
  data arrival time                                                                                                  2.9195

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2223   1.0500   0.0000   0.4907 &   2.6632 r
  clock reconvergence pessimism                                                                           0.0000     2.6632
  clock uncertainty                                                                                       0.1000     2.7632
  library hold time                                                                     1.0000            0.1662     2.9294
  data required time                                                                                                 2.9294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9294
  data arrival time                                                                                                 -2.9195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0099

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1268 
  total derate : arrival time                                                                             0.0272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1540 

  slack (with derating applied) (VIOLATED)                                                               -0.0099 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1441 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             1.2845                     0.6907 &   2.6907 f
  la_oenb[33] (net)                                      2   0.1823 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.6907 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.2901   0.9500   0.0000   0.0492 &   2.7399 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0839   0.9500            0.3688 &   3.1087 f
  mprj/buf_i[97] (net)                                   2   0.0135 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0031   0.0839   0.9500  -0.0003  -0.0001 &   3.1085 f
  data arrival time                                                                                                  3.1085

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2428   1.0500   0.0000   0.6800 &   2.8525 r
  clock reconvergence pessimism                                                                           0.0000     2.8525
  clock uncertainty                                                                                       0.1000     2.9525
  library hold time                                                                     1.0000            0.1615     3.1141
  data required time                                                                                                 3.1141
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1141
  data arrival time                                                                                                 -3.1085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1358 
  total derate : arrival time                                                                             0.0220 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1579 

  slack (with derating applied) (VIOLATED)                                                               -0.0055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1523 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          1.2614                     0.6853 &   2.6853 f
  la_data_in[14] (net)                                   2   0.1821 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.6853 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0662   1.2658   0.9500  -0.0454  -0.0037 &   2.6816 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0740   0.9500            0.3561 &   3.0377 f
  mprj/buf_i[142] (net)                                  1   0.0057 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0740   0.9500   0.0000   0.0001 &   3.0377 f
  data arrival time                                                                                                  3.0377

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6045 &   2.7770 r
  clock reconvergence pessimism                                                                           0.0000     2.7770
  clock uncertainty                                                                                       0.1000     2.8770
  library hold time                                                                     1.0000            0.1650     3.0421
  data required time                                                                                                 3.0421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0421
  data arrival time                                                                                                 -3.0377
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (VIOLATED)                                                               -0.0043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1513 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             1.3517                     0.7200 &   2.7200 f
  la_oenb[50] (net)                                      2   0.1951 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7200 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3591   0.9500   0.0000   0.0586 &   2.7787 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0788   0.9500            0.3741 &   3.1528 f
  mprj/buf_i[114] (net)                                  1   0.0078 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0389   0.0788   0.9500  -0.0035  -0.0036 &   3.1492 f
  data arrival time                                                                                                  3.1492

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7146 &   2.8871 r
  clock reconvergence pessimism                                                                           0.0000     2.8871
  clock uncertainty                                                                                       0.1000     2.9871
  library hold time                                                                     1.0000            0.1633     3.1504
  data required time                                                                                                 3.1504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1504
  data arrival time                                                                                                 -3.1492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1375 
  total derate : arrival time                                                                             0.0230 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1604 

  slack (with derating applied) (VIOLATED)                                                               -0.0013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1591 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                               3.8469                     2.0049 &   4.0049 r
  io_in[24] (net)                                        2   0.3404 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0049 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9849   3.8547   0.9500  -1.1303  -1.0816 &   2.9233 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1324   0.9500            0.0370 &   2.9603 r
  mprj/buf_i[216] (net)                                  2   0.0312 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0302   0.1324   0.9500  -0.0163  -0.0165 &   2.9438 r
  data arrival time                                                                                                  2.9438

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5566 &   2.7291 r
  clock reconvergence pessimism                                                                           0.0000     2.7291
  clock uncertainty                                                                                       0.1000     2.8291
  library hold time                                                                     1.0000            0.1149     2.9440
  data required time                                                                                                 2.9440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9440
  data arrival time                                                                                                 -2.9438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1300 
  total derate : arrival time                                                                             0.0649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1948 

  slack (with derating applied) (VIOLATED)                                                               -0.0002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1946 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             1.3634                     0.7263 &   2.7263 f
  la_oenb[47] (net)                                      2   0.1967 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7263 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3707   0.9500   0.0000   0.0586 &   2.7850 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0870   0.9500            0.3832 &   3.1682 f
  mprj/buf_i[111] (net)                                  2   0.0143 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0276   0.0870   0.9500  -0.0026  -0.0026 &   3.1656 f
  data arrival time                                                                                                  3.1656

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7290 &   2.9015 r
  clock reconvergence pessimism                                                                           0.0000     2.9015
  clock uncertainty                                                                                       0.1000     3.0015
  library hold time                                                                     1.0000            0.1605     3.1620
  data required time                                                                                                 3.1620
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1620
  data arrival time                                                                                                 -3.1656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1382 
  total derate : arrival time                                                                             0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1616 

  slack (with derating applied) (MET)                                                                     0.0037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1652 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           1.1554                     0.6228 &   2.6228 f
  la_data_in[9] (net)                                    2   0.1677 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.6228 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.1601   0.9500   0.0000   0.0426 &   2.6653 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0684   0.9500            0.3356 &   3.0009 f
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0684   0.9500   0.0000   0.0000 &   3.0009 f
  data arrival time                                                                                                  3.0009

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2368   1.0500   0.0000   0.5529 &   2.7254 r
  clock reconvergence pessimism                                                                           0.0000     2.7254
  clock uncertainty                                                                                       0.1000     2.8254
  library hold time                                                                     1.0000            0.1670     2.9924
  data required time                                                                                                 2.9924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9924
  data arrival time                                                                                                 -3.0009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1298 
  total derate : arrival time                                                                             0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1497 

  slack (with derating applied) (MET)                                                                     0.0085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1581 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             1.3725                     0.7284 &   2.7284 f
  la_oenb[46] (net)                                      2   0.1979 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7284 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1003   1.3806   0.9500  -0.0082   0.0527 &   2.7811 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0937   0.9500            0.3914 &   3.1725 f
  mprj/buf_i[110] (net)                                  2   0.0225 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0298   0.0937   0.9500  -0.0030  -0.0028 &   3.1697 f
  data arrival time                                                                                                  3.1697

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7291 &   2.9016 r
  clock reconvergence pessimism                                                                           0.0000     2.9016
  clock uncertainty                                                                                       0.1000     3.0016
  library hold time                                                                     1.0000            0.1581     3.1597
  data required time                                                                                                 3.1597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1597
  data arrival time                                                                                                 -3.1697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1382 
  total derate : arrival time                                                                             0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1626 

  slack (with derating applied) (MET)                                                                     0.0100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1726 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             1.3907                     0.7524 &   2.7524 f
  la_oenb[34] (net)                                      2   0.2018 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7524 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1017   1.3957   0.9500  -0.0607  -0.0130 &   2.7394 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0775   0.9500            0.3783 &   3.1176 f
  mprj/buf_i[98] (net)                                   1   0.0061 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0775   0.9500   0.0000   0.0001 &   3.1177 f
  data arrival time                                                                                                  3.1177

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2464   1.0500   0.0000   0.6710 &   2.8435 r
  clock reconvergence pessimism                                                                           0.0000     2.8435
  clock uncertainty                                                                                       0.1000     2.9435
  library hold time                                                                     1.0000            0.1638     3.1073
  data required time                                                                                                 3.1073
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1073
  data arrival time                                                                                                 -3.1177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0104

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1354 
  total derate : arrival time                                                                             0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1610 

  slack (with derating applied) (MET)                                                                     0.0104 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1714 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             1.4925                     0.7934 &   2.7934 f
  la_oenb[43] (net)                                      2   0.2154 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7934 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1485   1.5012   0.9500  -0.0939  -0.0338 &   2.7596 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0915   0.9500            0.4059 &   3.1655 f
  mprj/buf_i[107] (net)                                  2   0.0159 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0049   0.0915   0.9500  -0.0004  -0.0003 &   3.1652 f
  data arrival time                                                                                                  3.1652

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7201 &   2.8926 r
  clock reconvergence pessimism                                                                           0.0000     2.8926
  clock uncertainty                                                                                       0.1000     2.9926
  library hold time                                                                     1.0000            0.1589     3.1515
  data required time                                                                                                 3.1515
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1515
  data arrival time                                                                                                 -3.1652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0137

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1377 
  total derate : arrival time                                                                             0.0295 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1672 

  slack (with derating applied) (MET)                                                                     0.0137 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1810 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          2.9642                     1.5373 &   3.5373 r
  la_data_in[51] (net)                                   2   0.2613 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5373 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8767   2.9722   0.9500  -0.5079  -0.4484 &   3.0888 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0901   0.9500            0.0489 &   3.1377 r
  mprj/buf_i[179] (net)                                  1   0.0061 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0259   0.0901   0.9500  -0.0114  -0.0119 &   3.1259 r
  data arrival time                                                                                                  3.1259

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7146 &   2.8871 r
  clock reconvergence pessimism                                                                           0.0000     2.8871
  clock uncertainty                                                                                       0.1000     2.9871
  library hold time                                                                     1.0000            0.1192     3.1064
  data required time                                                                                                 3.1064
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1064
  data arrival time                                                                                                 -3.1259
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1375 
  total derate : arrival time                                                                             0.0330 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1705 

  slack (with derating applied) (MET)                                                                     0.0195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1900 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             1.3349                     0.7194 &   2.7194 f
  la_oenb[40] (net)                                      2   0.1934 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7194 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3401   0.9500   0.0000   0.0507 &   2.7701 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0807   0.9500            0.3731 &   3.1432 f
  mprj/buf_i[104] (net)                                  2   0.0097 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0807   0.9500   0.0000   0.0001 &   3.1433 f
  data arrival time                                                                                                  3.1433

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6881 &   2.8606 r
  clock reconvergence pessimism                                                                           0.0000     2.8606
  clock uncertainty                                                                                       0.1000     2.9606
  library hold time                                                                     1.0000            0.1627     3.1232
  data required time                                                                                                 3.1232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1232
  data arrival time                                                                                                 -3.1433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0201

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1585 

  slack (with derating applied) (MET)                                                                     0.0201 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1786 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             1.4090                     0.7529 &   2.7529 f
  la_oenb[51] (net)                                      2   0.2035 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7529 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1003   1.4158   0.9500  -0.0082   0.0506 &   2.8035 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0787   0.9500            0.3823 &   3.1858 f
  mprj/buf_i[115] (net)                                  1   0.0066 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0111   0.0787   0.9500  -0.0010  -0.0010 &   3.1847 f
  data arrival time                                                                                                  3.1847

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7267 &   2.8992 r
  clock reconvergence pessimism                                                                           0.0000     2.8992
  clock uncertainty                                                                                       0.1000     2.9992
  library hold time                                                                     1.0000            0.1634     3.1626
  data required time                                                                                                 3.1626
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1626
  data arrival time                                                                                                 -3.1847
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1618 

  slack (with derating applied) (MET)                                                                     0.0221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1839 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          3.1301                     1.6542 &   3.6542 r
  la_data_in[15] (net)                                   2   0.2763 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6542 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1568   3.1339   0.9500  -0.7014  -0.6715 &   2.9827 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0917   0.9500            0.0407 &   3.0234 r
  mprj/buf_i[143] (net)                                  1   0.0055 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0917   0.9500   0.0000   0.0000 &   3.0234 r
  data arrival time                                                                                                  3.0234

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6044 &   2.7769 r
  clock reconvergence pessimism                                                                           0.0000     2.7769
  clock uncertainty                                                                                       0.1000     2.8769
  library hold time                                                                     1.0000            0.1192     2.9961
  data required time                                                                                                 2.9961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9961
  data arrival time                                                                                                 -3.0234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1729 

  slack (with derating applied) (MET)                                                                     0.0273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2002 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             1.4438                     0.7651 &   2.7651 f
  la_oenb[52] (net)                                      2   0.2081 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7651 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1248   1.4526   0.9500  -0.0223   0.0428 &   2.8079 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0779   0.9500            0.3869 &   3.1948 f
  mprj/buf_i[116] (net)                                  1   0.0054 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0178   0.0779   0.9500  -0.0016  -0.0016 &   3.1932 f
  data arrival time                                                                                                  3.1932

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7281 &   2.9006 r
  clock reconvergence pessimism                                                                           0.0000     2.9006
  clock uncertainty                                                                                       0.1000     3.0006
  library hold time                                                                     1.0000            0.1636     3.1643
  data required time                                                                                                 3.1643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1643
  data arrival time                                                                                                 -3.1932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0290

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1632 

  slack (with derating applied) (MET)                                                                     0.0290 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1921 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             1.3586                     0.7260 &   2.7260 f
  la_oenb[30] (net)                                      2   0.1962 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7260 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3648   0.9500   0.0000   0.0530 &   2.7791 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0827   0.9500            0.3785 &   3.1576 f
  mprj/buf_i[94] (net)                                   2   0.0108 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0101   0.0827   0.9500  -0.0010  -0.0009 &   3.1567 f
  data arrival time                                                                                                  3.1567

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2449   1.0500   0.0000   0.6928 &   2.8653 r
  clock reconvergence pessimism                                                                           0.0000     2.8653
  clock uncertainty                                                                                       0.1000     2.9653
  library hold time                                                                     1.0000            0.1620     3.1272
  data required time                                                                                                 3.1272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1272
  data arrival time                                                                                                 -3.1567
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1364 
  total derate : arrival time                                                                             0.0228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1592 

  slack (with derating applied) (MET)                                                                     0.0294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1887 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          3.1627                     1.6719 &   3.6719 r
  la_data_in[16] (net)                                   2   0.2793 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6719 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0630   3.1665   0.9500  -0.6593  -0.6267 &   3.0452 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0916   0.9500            0.0386 &   3.0838 r
  mprj/buf_i[144] (net)                                  1   0.0051 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0128   0.0916   0.9500  -0.0056  -0.0058 &   3.0780 r
  data arrival time                                                                                                  3.0780

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2484   1.0500   0.0000   0.6517 &   2.8242 r
  clock reconvergence pessimism                                                                           0.0000     2.8242
  clock uncertainty                                                                                       0.1000     2.9242
  library hold time                                                                     1.0000            0.1192     3.0433
  data required time                                                                                                 3.0433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0433
  data arrival time                                                                                                 -3.0780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1345 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1732 

  slack (with derating applied) (MET)                                                                     0.0346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2078 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          2.9921                     1.5839 &   3.5839 r
  la_data_in[17] (net)                                   2   0.2643 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5839 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0134   2.9953   0.9500  -0.6292  -0.6024 &   2.9816 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   0.9500            0.0454 &   3.0270 r
  mprj/buf_i[145] (net)                                  1   0.0043 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0881   0.9500   0.0000   0.0000 &   3.0270 r
  data arrival time                                                                                                  3.0270

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2459   1.0500   0.0000   0.5954 &   2.7679 r
  clock reconvergence pessimism                                                                           0.0000     2.7679
  clock uncertainty                                                                                       0.1000     2.8679
  library hold time                                                                     1.0000            0.1193     2.9872
  data required time                                                                                                 2.9872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9872
  data arrival time                                                                                                 -3.0270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0398

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1318 
  total derate : arrival time                                                                             0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1687 

  slack (with derating applied) (MET)                                                                     0.0398 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2085 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             1.6420                     0.8676 &   2.8676 f
  la_oenb[59] (net)                                      2   0.2363 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8676 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3491   1.6540   0.9500  -0.2137  -0.1452 &   2.7224 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1031   0.9500            0.4384 &   3.1607 f
  mprj/buf_i[123] (net)                                  2   0.0262 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0292   0.1031   0.9500  -0.0029  -0.0025 &   3.1582 f
  data arrival time                                                                                                  3.1582

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2467   1.0500   0.0000   0.6864 &   2.8589 r
  clock reconvergence pessimism                                                                           0.0000     2.8589
  clock uncertainty                                                                                       0.1000     2.9589
  library hold time                                                                     1.0000            0.1551     3.1140
  data required time                                                                                                 3.1140
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1140
  data arrival time                                                                                                 -3.1582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0442

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0381 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1742 

  slack (with derating applied) (MET)                                                                     0.0442 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2184 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[34] (in)                                                          1.7260                     0.9165 &   2.9165 f
  la_data_in[34] (net)                                   2   0.2492 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9165 f
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4855   1.7367   0.9500  -0.2618  -0.1980 &   2.7184 f
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0925   0.9500            0.4389 &   3.1574 f
  mprj/buf_i[162] (net)                                  2   0.0120 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0061   0.0925   0.9500  -0.0005  -0.0004 &   3.1570 f
  data arrival time                                                                                                  3.1570

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2446   1.0500   0.0000   0.6756 &   2.8481 r
  clock reconvergence pessimism                                                                           0.0000     2.8481
  clock uncertainty                                                                                       0.1000     2.9481
  library hold time                                                                     1.0000            0.1585     3.1066
  data required time                                                                                                 3.1066
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1066
  data arrival time                                                                                                 -3.1570
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0503

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1356 
  total derate : arrival time                                                                             0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1759 

  slack (with derating applied) (MET)                                                                     0.0503 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2262 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             2.9778                     1.5742 &   3.5742 r
  la_oenb[16] (net)                                      2   0.2628 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5742 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9670   2.9810   0.9500  -0.6021  -0.5724 &   3.0018 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0880   0.9500            0.0462 &   3.0480 r
  mprj/buf_i[80] (net)                                   1   0.0044 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0880   0.9500   0.0000   0.0000 &   3.0480 r
  data arrival time                                                                                                  3.0480

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2469   1.0500   0.0000   0.6039 &   2.7764 r
  clock reconvergence pessimism                                                                           0.0000     2.7764
  clock uncertainty                                                                                       0.1000     2.8764
  library hold time                                                                     1.0000            0.1193     2.9957
  data required time                                                                                                 2.9957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9957
  data arrival time                                                                                                 -3.0480
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0523

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1679 

  slack (with derating applied) (MET)                                                                     0.0523 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2202 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          2.9599                     1.5339 &   3.5339 r
  la_data_in[52] (net)                                   2   0.2609 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5339 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8131   2.9682   0.9500  -0.4697  -0.4066 &   3.1272 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0875   0.9500            0.0465 &   3.1738 r
  mprj/buf_i[180] (net)                                  1   0.0042 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0065   0.0875   0.9500  -0.0009  -0.0009 &   3.1729 r
  data arrival time                                                                                                  3.1729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7280 &   2.9006 r
  clock reconvergence pessimism                                                                           0.0000     2.9006
  clock uncertainty                                                                                       0.1000     3.0006
  library hold time                                                                     1.0000            0.1193     3.1199
  data required time                                                                                                 3.1199
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1199
  data arrival time                                                                                                 -3.1729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0530

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1687 

  slack (with derating applied) (MET)                                                                     0.0530 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2216 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             1.4510                     0.7690 &   2.7690 f
  la_oenb[53] (net)                                      2   0.2092 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7690 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0547   1.4599   0.9500  -0.0105   0.0565 &   2.8255 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0818   0.9500            0.3913 &   3.2168 f
  mprj/buf_i[117] (net)                                  1   0.0082 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0818   0.9500   0.0000   0.0001 &   3.2169 f
  data arrival time                                                                                                  3.2169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7290 &   2.9015 r
  clock reconvergence pessimism                                                                           0.0000     2.9015
  clock uncertainty                                                                                       0.1000     3.0015
  library hold time                                                                     1.0000            0.1623     3.1638
  data required time                                                                                                 3.1638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1638
  data arrival time                                                                                                 -3.2169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1382 
  total derate : arrival time                                                                             0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1629 

  slack (with derating applied) (MET)                                                                     0.0531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2159 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          1.3851                     0.7382 &   2.7382 f
  la_data_in[40] (net)                                   2   0.2000 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7382 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3929   0.9500   0.0000   0.0580 &   2.7962 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0843   0.9500            0.3840 &   3.1801 f
  mprj/buf_i[168] (net)                                  2   0.0115 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0045   0.0843   0.9500  -0.0004  -0.0004 &   3.1798 f
  data arrival time                                                                                                  3.1798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6880 &   2.8605 r
  clock reconvergence pessimism                                                                           0.0000     2.8605
  clock uncertainty                                                                                       0.1000     2.9605
  library hold time                                                                     1.0000            0.1614     3.1219
  data required time                                                                                                 3.1219
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1219
  data arrival time                                                                                                 -3.1798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1595 

  slack (with derating applied) (MET)                                                                     0.0579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2174 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          1.6134                     0.8544 &   2.8544 f
  la_data_in[56] (net)                                   2   0.2326 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8544 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2910   1.6240   0.9500  -0.1650  -0.0967 &   2.7577 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0990   0.9500            0.4300 &   3.1878 f
  mprj/buf_i[184] (net)                                  2   0.0218 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0276   0.0990   0.9500  -0.0026  -0.0024 &   3.1854 f
  data arrival time                                                                                                  3.1854

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2432   1.0500   0.0000   0.6982 &   2.8707 r
  clock reconvergence pessimism                                                                           0.0000     2.8707
  clock uncertainty                                                                                       0.1000     2.9707
  library hold time                                                                     1.0000            0.1562     3.1270
  data required time                                                                                                 3.1270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1270
  data arrival time                                                                                                 -3.1854
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1367 
  total derate : arrival time                                                                             0.0351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1718 

  slack (with derating applied) (MET)                                                                     0.0584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2302 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          1.7271                     0.9116 &   2.9116 f
  la_data_in[58] (net)                                   2   0.2487 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9116 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4249   1.7396   0.9500  -0.2523  -0.1799 &   2.7317 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1008   0.9500            0.4475 &   3.1793 f
  mprj/buf_i[186] (net)                                  2   0.0209 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0161   0.1008   0.9500  -0.0015  -0.0012 &   3.1781 f
  data arrival time                                                                                                  3.1781

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6862 &   2.8587 r
  clock reconvergence pessimism                                                                           0.0000     2.8587
  clock uncertainty                                                                                       0.1000     2.9587
  library hold time                                                                     1.0000            0.1556     3.1144
  data required time                                                                                                 3.1144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1144
  data arrival time                                                                                                 -3.1781
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1769 

  slack (with derating applied) (MET)                                                                     0.0637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2405 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             1.6369                     0.8701 &   2.8701 f
  la_oenb[39] (net)                                      2   0.2364 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8701 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2850   1.6470   0.9500  -0.1721  -0.1080 &   2.7621 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0903   0.9500            0.4247 &   3.1868 f
  mprj/buf_i[103] (net)                                  2   0.0118 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0054   0.0903   0.9500  -0.0005  -0.0004 &   3.1864 f
  data arrival time                                                                                                  3.1864

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6873 &   2.8598 r
  clock reconvergence pessimism                                                                           0.0000     2.8598
  clock uncertainty                                                                                       0.1000     2.9598
  library hold time                                                                     1.0000            0.1593     3.1191
  data required time                                                                                                 3.1191
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1191
  data arrival time                                                                                                 -3.1864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0672

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1710 

  slack (with derating applied) (MET)                                                                     0.0672 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2382 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             3.0230                     1.5957 &   3.5957 r
  la_oenb[15] (net)                                      2   0.2666 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5957 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9745   3.0269   0.9500  -0.6037  -0.5703 &   3.0254 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0958   0.9500            0.0513 &   3.0767 r
  mprj/buf_i[79] (net)                                   1   0.0097 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0239   0.0958   0.9500  -0.0117  -0.0122 &   3.0645 r
  data arrival time                                                                                                  3.0645

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2468   1.0500   0.0000   0.6045 &   2.7770 r
  clock reconvergence pessimism                                                                           0.0000     2.7770
  clock uncertainty                                                                                       0.1000     2.8770
  library hold time                                                                     1.0000            0.1190     2.9960
  data required time                                                                                                 2.9960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9960
  data arrival time                                                                                                 -3.0645
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0684

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1691 

  slack (with derating applied) (MET)                                                                     0.0684 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2375 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               1.2043                     0.6440 &   2.6440 f
  io_in[26] (net)                                        2   0.1745 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6440 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2106   0.9500   0.0000   0.0503 &   2.6943 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0922   0.9500            0.3658 &   3.0601 f
  mprj/buf_i[218] (net)                                  2   0.0268 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0922   0.9500   0.0000   0.0004 &   3.0605 f
  data arrival time                                                                                                  3.0605

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5585 &   2.7310 r
  clock reconvergence pessimism                                                                           0.0000     2.7310
  clock uncertainty                                                                                       0.1000     2.8310
  library hold time                                                                     1.0000            0.1586     2.9897
  data required time                                                                                                 2.9897
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9897
  data arrival time                                                                                                 -3.0605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0708

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1300 
  total derate : arrival time                                                                             0.0219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1520 

  slack (with derating applied) (MET)                                                                     0.0708 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2228 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           1.2123                     0.6504 &   2.6504 f
  la_data_in[7] (net)                                    2   0.1758 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.6504 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.2173   0.9500   0.0000   0.0467 &   2.6970 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0709   0.9500            0.3462 &   3.0432 f
  mprj/buf_i[135] (net)                                  1   0.0040 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0709   0.9500   0.0000   0.0000 &   3.0433 f
  data arrival time                                                                                                  3.0433

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2316   1.0500   0.0000   0.5302 &   2.7027 r
  clock reconvergence pessimism                                                                           0.0000     2.7027
  clock uncertainty                                                                                       0.1000     2.8027
  library hold time                                                                     1.0000            0.1661     2.9689
  data required time                                                                                                 2.9689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9689
  data arrival time                                                                                                 -3.0433
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1287 
  total derate : arrival time                                                                             0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1494 

  slack (with derating applied) (MET)                                                                     0.0744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2238 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           1.3874                     0.7408 &   2.7408 f
  la_data_in[5] (net)                                    2   0.2005 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7408 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2129   1.3948   0.9500  -0.1409  -0.0910 &   2.6498 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0743   0.9500            0.3753 &   3.0251 f
  mprj/buf_i[133] (net)                                  1   0.0035 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0743   0.9500   0.0000   0.0000 &   3.0251 f
  data arrival time                                                                                                  3.0251

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2371   1.0500   0.0000   0.5025 &   2.6750 r
  clock reconvergence pessimism                                                                           0.0000     2.6750
  clock uncertainty                                                                                       0.1000     2.7750
  library hold time                                                                     1.0000            0.1649     2.9399
  data required time                                                                                                 2.9399
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9399
  data arrival time                                                                                                 -3.0251
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0298 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1572 

  slack (with derating applied) (MET)                                                                     0.0852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2424 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               2.3683                     1.2623 &   3.2623 r
  io_in[21] (net)                                        2   0.2096 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2623 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5718   2.3695   0.9500  -0.3497  -0.3331 &   2.9292 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1040   0.9500            0.0966 &   3.0258 r
  mprj/buf_i[213] (net)                                  2   0.0249 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1040   0.9500   0.0000   0.0005 &   3.0263 r
  data arrival time                                                                                                  3.0263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5451 &   2.7176 r
  clock reconvergence pessimism                                                                           0.0000     2.7176
  clock uncertainty                                                                                       0.1000     2.8176
  library hold time                                                                     1.0000            0.1183     2.9359
  data required time                                                                                                 2.9359
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9359
  data arrival time                                                                                                 -3.0263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1294 
  total derate : arrival time                                                                             0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1538 

  slack (with derating applied) (MET)                                                                     0.0904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2442 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           1.4247                     0.7669 &   2.7669 f
  la_data_in[1] (net)                                    2   0.2064 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7669 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2845   1.4305   0.9500  -0.1616  -0.1146 &   2.6523 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0760   0.9500            0.3820 &   3.0343 f
  mprj/buf_i[129] (net)                                  1   0.0042 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0760   0.9500   0.0000   0.0000 &   3.0343 f
  data arrival time                                                                                                  3.0343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2371   1.0500   0.0000   0.5041 &   2.6766 r
  clock reconvergence pessimism                                                                           0.0000     2.6766
  clock uncertainty                                                                                       0.1000     2.7766
  library hold time                                                                     1.0000            0.1643     2.9409
  data required time                                                                                                 2.9409
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9409
  data arrival time                                                                                                 -3.0343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1275 
  total derate : arrival time                                                                             0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1585 

  slack (with derating applied) (MET)                                                                     0.0934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2519 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             3.0415                     1.6017 &   3.6017 r
  la_oenb[14] (net)                                      2   0.2679 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6017 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9598   3.0459   0.9500  -0.5953  -0.5575 &   3.0442 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0926   0.9500            0.0470 &   3.0911 r
  mprj/buf_i[78] (net)                                   1   0.0071 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0926   0.9500   0.0000   0.0001 &   3.0912 r
  data arrival time                                                                                                  3.0912

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2469   1.0500   0.0000   0.6039 &   2.7764 r
  clock reconvergence pessimism                                                                           0.0000     2.7764
  clock uncertainty                                                                                       0.1000     2.8764
  library hold time                                                                     1.0000            0.1191     2.9955
  data required time                                                                                                 2.9955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9955
  data arrival time                                                                                                 -3.0912
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1680 

  slack (with derating applied) (MET)                                                                     0.0957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2637 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               1.1294                     0.6127 &   2.6127 f
  io_in[12] (net)                                        2   0.1643 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.6127 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0598   1.1333   0.9500  -0.0049   0.0325 &   2.6452 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0881   0.9500            0.3508 &   2.9960 f
  mprj/buf_i[204] (net)                                  2   0.0245 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0882   0.9500   0.0000   0.0004 &   2.9964 f
  data arrival time                                                                                                  2.9964

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2055   1.0500   0.0000   0.4681 &   2.6406 r
  clock reconvergence pessimism                                                                           0.0000     2.6406
  clock uncertainty                                                                                       0.1000     2.7406
  library hold time                                                                     1.0000            0.1600     2.9007
  data required time                                                                                                 2.9007
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9007
  data arrival time                                                                                                 -2.9964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1257 
  total derate : arrival time                                                                             0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1465 

  slack (with derating applied) (MET)                                                                     0.0957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2422 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             3.0782                     1.6261 &   3.6261 r
  la_oenb[12] (net)                                      2   0.2716 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6261 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0001   3.0818   0.9500  -0.6337  -0.6016 &   3.0244 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   0.9500            0.0425 &   3.0669 r
  mprj/buf_i[76] (net)                                   1   0.0051 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0903   0.9500   0.0000   0.0001 &   3.0670 r
  data arrival time                                                                                                  3.0670

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2427   1.0500   0.0000   0.5772 &   2.7497 r
  clock reconvergence pessimism                                                                           0.0000     2.7497
  clock uncertainty                                                                                       0.1000     2.8497
  library hold time                                                                     1.0000            0.1192     2.9689
  data required time                                                                                                 2.9689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9689
  data arrival time                                                                                                 -3.0670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0981

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1309 
  total derate : arrival time                                                                             0.0373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1682 

  slack (with derating applied) (MET)                                                                     0.0981 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2663 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          2.9178                     1.5120 &   3.5120 r
  la_data_in[50] (net)                                   2   0.2571 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5120 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7163   2.9258   0.9500  -0.4140  -0.3500 &   3.1620 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0966   0.9500            0.0582 &   3.2202 r
  mprj/buf_i[178] (net)                                  2   0.0113 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0221   0.0966   0.9500  -0.0103  -0.0107 &   3.2095 r
  data arrival time                                                                                                  3.2095

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7153 &   2.8878 r
  clock reconvergence pessimism                                                                           0.0000     2.8878
  clock uncertainty                                                                                       0.1000     2.9878
  library hold time                                                                     1.0000            0.1190     3.1068
  data required time                                                                                                 3.1068
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1068
  data arrival time                                                                                                 -3.2095
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1375 
  total derate : arrival time                                                                             0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1663 

  slack (with derating applied) (MET)                                                                     0.1026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2689 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          3.2120                     1.6997 &   3.6997 r
  la_data_in[13] (net)                                   2   0.2838 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6997 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0745   3.2156   0.9500  -0.6629  -0.6310 &   3.0687 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0897   0.9500            0.0337 &   3.1024 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0897   0.9500   0.0000   0.0000 &   3.1024 r
  data arrival time                                                                                                  3.1024

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6045 &   2.7771 r
  clock reconvergence pessimism                                                                           0.0000     2.7771
  clock uncertainty                                                                                       0.1000     2.8771
  library hold time                                                                     1.0000            0.1192     2.9963
  data required time                                                                                                 2.9963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9963
  data arrival time                                                                                                 -3.1024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1061

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1706 

  slack (with derating applied) (MET)                                                                     0.1061 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2767 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             1.4350                     0.7611 &   2.7611 f
  la_oenb[56] (net)                                      2   0.2069 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7611 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4436   0.9500   0.0000   0.0662 &   2.8274 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1017   0.9500            0.4085 &   3.2358 f
  mprj/buf_i[120] (net)                                  2   0.0303 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0429   0.1017   0.9500  -0.0049  -0.0047 &   3.2312 f
  data arrival time                                                                                                  3.2312

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2440   1.0500   0.0000   0.6958 &   2.8683 r
  clock reconvergence pessimism                                                                           0.0000     2.8683
  clock uncertainty                                                                                       0.1000     2.9683
  library hold time                                                                     1.0000            0.1554     3.1237
  data required time                                                                                                 3.1237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1237
  data arrival time                                                                                                 -3.2312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1366 
  total derate : arrival time                                                                             0.0253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1618 

  slack (with derating applied) (MET)                                                                     0.1075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2693 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             1.4145                     0.7509 &   2.7509 f
  la_oenb[60] (net)                                      2   0.2040 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7509 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4226   0.9500   0.0000   0.0650 &   2.8159 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   0.9500            0.4039 &   3.2198 f
  mprj/buf_i[124] (net)                                  2   0.0291 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0075   0.1001   0.9500  -0.0006  -0.0000 &   3.2197 f
  data arrival time                                                                                                  3.2197

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6823 &   2.8548 r
  clock reconvergence pessimism                                                                           0.0000     2.8548
  clock uncertainty                                                                                       0.1000     2.9548
  library hold time                                                                     1.0000            0.1559     3.1107
  data required time                                                                                                 3.1107
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1107
  data arrival time                                                                                                 -3.2197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1359 
  total derate : arrival time                                                                             0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1607 

  slack (with derating applied) (MET)                                                                     0.1091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2697 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           1.4027                     0.7455 &   2.7455 f
  la_data_in[2] (net)                                    2   0.2024 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7455 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2229   1.4111   0.9500  -0.1327  -0.0789 &   2.6666 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0821   0.9500            0.3847 &   3.0513 f
  mprj/buf_i[130] (net)                                  1   0.0094 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0821   0.9500   0.0000   0.0001 &   3.0514 f
  data arrival time                                                                                                  3.0514

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2371   1.0500   0.0000   0.5036 &   2.6761 r
  clock reconvergence pessimism                                                                           0.0000     2.6761
  clock uncertainty                                                                                       0.1000     2.7761
  library hold time                                                                     1.0000            0.1622     2.9383
  data required time                                                                                                 2.9383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9383
  data arrival time                                                                                                 -3.0514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1131

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0301 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1575 

  slack (with derating applied) (MET)                                                                     0.1131 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2706 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              1.5854                     0.8386 &   2.8386 f
  la_oenb[1] (net)                                       2   0.2285 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8386 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4413   1.5959   0.9500  -0.2573  -0.1979 &   2.6407 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0827   0.9500            0.4109 &   3.0515 f
  mprj/buf_i[65] (net)                                   1   0.0068 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0827   0.9500   0.0000   0.0000 &   3.0516 f
  data arrival time                                                                                                  3.0516

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5037 &   2.6762 r
  clock reconvergence pessimism                                                                           0.0000     2.6762
  clock uncertainty                                                                                       0.1000     2.7762
  library hold time                                                                     1.0000            0.1620     2.9382
  data required time                                                                                                 2.9382
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9382
  data arrival time                                                                                                 -3.0516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0383 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1657 

  slack (with derating applied) (MET)                                                                     0.1134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2792 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               3.6342                     1.8695 &   3.8695 r
  io_in[30] (net)                                        2   0.3201 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8695 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5370   3.6465   0.9500  -0.9006  -0.8250 &   3.0445 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1181   0.9500            0.0361 &   3.0806 r
  mprj/buf_i[222] (net)                                  2   0.0210 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1181   0.9500   0.0000   0.0003 &   3.0809 r
  data arrival time                                                                                                  3.0809

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2224   1.0500   0.0000   0.5744 &   2.7469 r
  clock reconvergence pessimism                                                                           0.0000     2.7469
  clock uncertainty                                                                                       0.1000     2.8469
  library hold time                                                                     1.0000            0.1166     2.9635
  data required time                                                                                                 2.9635
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9635
  data arrival time                                                                                                 -3.0809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1308 
  total derate : arrival time                                                                             0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1841 

  slack (with derating applied) (MET)                                                                     0.1174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3015 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               1.3601                     0.7350 &   2.7350 f
  io_in[16] (net)                                        2   0.1972 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7350 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1523   1.3642   0.9500  -0.0950  -0.0534 &   2.6817 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0929   0.9500            0.3883 &   3.0699 f
  mprj/buf_i[208] (net)                                  2   0.0220 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0929   0.9500   0.0000   0.0003 &   3.0703 f
  data arrival time                                                                                                  3.0703

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2215   1.0500   0.0000   0.5107 &   2.6832 r
  clock reconvergence pessimism                                                                           0.0000     2.6832
  clock uncertainty                                                                                       0.1000     2.7832
  library hold time                                                                     1.0000            0.1584     2.9415
  data required time                                                                                                 2.9415
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9415
  data arrival time                                                                                                 -3.0703
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1278 
  total derate : arrival time                                                                             0.0276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1554 

  slack (with derating applied) (MET)                                                                     0.1287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2842 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               1.6268                     0.8713 &   2.8713 f
  io_in[23] (net)                                        2   0.2355 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8713 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4138   1.6343   0.9500  -0.2459  -0.1922 &   2.6790 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1057   0.9500            0.4383 &   3.1173 f
  mprj/buf_i[215] (net)                                  2   0.0298 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0134   0.1057   0.9500  -0.0014  -0.0009 &   3.1164 f
  data arrival time                                                                                                  3.1164

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5566 &   2.7291 r
  clock reconvergence pessimism                                                                           0.0000     2.7291
  clock uncertainty                                                                                       0.1000     2.8291
  library hold time                                                                     1.0000            0.1544     2.9835
  data required time                                                                                                 2.9835
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9835
  data arrival time                                                                                                 -3.1164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1300 
  total derate : arrival time                                                                             0.0389 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1689 

  slack (with derating applied) (MET)                                                                     0.1330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3018 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          3.1253                     1.6151 &   3.6151 r
  la_data_in[55] (net)                                   2   0.2754 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6151 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7996   3.1347   0.9500  -0.4681  -0.3951 &   3.2200 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1119   0.9500            0.0599 &   3.2800 r
  mprj/buf_i[183] (net)                                  2   0.0220 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0486   0.1119   0.9500  -0.0228  -0.0237 &   3.2563 r
  data arrival time                                                                                                  3.2563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7285 &   2.9010 r
  clock reconvergence pessimism                                                                           0.0000     2.9010
  clock uncertainty                                                                                       0.1000     3.0010
  library hold time                                                                     1.0000            0.1173     3.1184
  data required time                                                                                                 3.1184
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1184
  data arrival time                                                                                                 -3.2563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1709 

  slack (with derating applied) (MET)                                                                     0.1379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3088 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[10] (in)                                                             1.4314                     0.7699 &   2.7699 f
  la_oenb[10] (net)                                      2   0.2073 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7699 f
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1027   1.4371   0.9500  -0.0658  -0.0161 &   2.7538 f
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0752   0.9500            0.3823 &   3.1360 f
  mprj/buf_i[74] (net)                                   1   0.0034 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0752   0.9500   0.0000   0.0000 &   3.1360 f
  data arrival time                                                                                                  3.1360

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2386   1.0500   0.0000   0.5568 &   2.7293 r
  clock reconvergence pessimism                                                                           0.0000     2.7293
  clock uncertainty                                                                                       0.1000     2.8293
  library hold time                                                                     1.0000            0.1646     2.9939
  data required time                                                                                                 2.9939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9939
  data arrival time                                                                                                 -3.1360
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1300 
  total derate : arrival time                                                                             0.0262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1562 

  slack (with derating applied) (MET)                                                                     0.1422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2983 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             1.4794                     0.7800 &   2.7800 f
  la_oenb[58] (net)                                      2   0.2129 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7800 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4894   0.9500   0.0000   0.0729 &   2.8529 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0952   0.9500            0.4081 &   3.2610 f
  mprj/buf_i[122] (net)                                  2   0.0210 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0190   0.0952   0.9500  -0.0018  -0.0015 &   3.2595 f
  data arrival time                                                                                                  3.2595

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6856 &   2.8582 r
  clock reconvergence pessimism                                                                           0.0000     2.8582
  clock uncertainty                                                                                       0.1000     2.9582
  library hold time                                                                     1.0000            0.1576     3.1157
  data required time                                                                                                 3.1157
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1157
  data arrival time                                                                                                 -3.2595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1361 
  total derate : arrival time                                                                             0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1615 

  slack (with derating applied) (MET)                                                                     0.1438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3053 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             1.5467                     0.8283 &   2.8283 f
  la_oenb[45] (net)                                      2   0.2237 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8283 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5537   0.9500   0.0000   0.0625 &   2.8908 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0943   0.9500            0.4158 &   3.3066 f
  mprj/buf_i[109] (net)                                  2   0.0180 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0372   0.0943   0.9500  -0.0035  -0.0034 &   3.3032 f
  data arrival time                                                                                                  3.3032

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7276 &   2.9001 r
  clock reconvergence pessimism                                                                           0.0000     2.9001
  clock uncertainty                                                                                       0.1000     3.0001
  library hold time                                                                     1.0000            0.1579     3.1579
  data required time                                                                                                 3.1579
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1579
  data arrival time                                                                                                 -3.3032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1452

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0254 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1635 

  slack (with derating applied) (MET)                                                                     0.1452 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3087 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           1.5128                     0.8023 &   2.8023 f
  wbs_adr_i[27] (net)                                    2   0.2182 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8023 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3527   1.5224   0.9500  -0.2236  -0.1677 &   2.6347 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0828   0.9500            0.4008 &   3.0355 f
  mprj/buf_i[59] (net)                                   1   0.0081 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0828   0.9500   0.0000   0.0001 &   3.0356 f
  data arrival time                                                                                                  3.0356

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2121   1.0500   0.0000   0.4531 &   2.6257 r
  clock reconvergence pessimism                                                                           0.0000     2.6257
  clock uncertainty                                                                                       0.1000     2.7257
  library hold time                                                                     1.0000            0.1619     2.8876
  data required time                                                                                                 2.8876
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8876
  data arrival time                                                                                                 -3.0356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1250 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1608 

  slack (with derating applied) (MET)                                                                     0.1480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3089 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           1.5775                     0.8333 &   2.8333 f
  wbs_adr_i[30] (net)                                    2   0.2273 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8333 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4713   1.5884   0.9500  -0.2745  -0.2155 &   2.6179 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0800   0.9500            0.4074 &   3.0252 f
  mprj/buf_i[62] (net)                                   1   0.0048 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0800   0.9500   0.0000   0.0000 &   3.0253 f
  data arrival time                                                                                                  3.0253

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2243   1.0500   0.0000   0.4401 &   2.6126 r
  clock reconvergence pessimism                                                                           0.0000     2.6126
  clock uncertainty                                                                                       0.1000     2.7126
  library hold time                                                                     1.0000            0.1629     2.8755
  data required time                                                                                                 2.8755
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8755
  data arrival time                                                                                                 -3.0253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1244 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1634 

  slack (with derating applied) (MET)                                                                     0.1498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3132 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           1.3326                     0.7151 &   2.7151 f
  la_data_in[4] (net)                                    2   0.1928 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7151 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0666   1.3388   0.9500  -0.0387   0.0121 &   2.7271 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0775   0.9500            0.3700 &   3.0971 f
  mprj/buf_i[132] (net)                                  1   0.0071 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0023   0.0775   0.9500  -0.0002  -0.0001 &   3.0969 f
  data arrival time                                                                                                  3.0969

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2371   1.0500   0.0000   0.5043 &   2.6768 r
  clock reconvergence pessimism                                                                           0.0000     2.6768
  clock uncertainty                                                                                       0.1000     2.7768
  library hold time                                                                     1.0000            0.1638     2.9406
  data required time                                                                                                 2.9406
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9406
  data arrival time                                                                                                 -3.0969
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1275 
  total derate : arrival time                                                                             0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1517 

  slack (with derating applied) (MET)                                                                     0.1564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3080 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               1.3384                     0.7108 &   2.7108 f
  io_in[25] (net)                                        2   0.1929 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7108 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.3464   0.9500   0.0000   0.0606 &   2.7714 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0927   0.9500            0.3856 &   3.1570 f
  mprj/buf_i[217] (net)                                  2   0.0225 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0927   0.9500   0.0000   0.0003 &   3.1573 f
  data arrival time                                                                                                  3.1573

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2228   1.0500   0.0000   0.5614 &   2.7339 r
  clock reconvergence pessimism                                                                           0.0000     2.7339
  clock uncertainty                                                                                       0.1000     2.8339
  library hold time                                                                     1.0000            0.1584     2.9924
  data required time                                                                                                 2.9924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9924
  data arrival time                                                                                                 -3.1573
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1649

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1302 
  total derate : arrival time                                                                             0.0235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1537 

  slack (with derating applied) (MET)                                                                     0.1649 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3186 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              1.5228                     0.8136 &   2.8136 f
  la_oenb[5] (net)                                       2   0.2202 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.8136 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2311   1.5310   0.9500  -0.1630  -0.1068 &   2.7068 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0803   0.9500            0.3998 &   3.1066 f
  mprj/buf_i[69] (net)                                   1   0.0060 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0803   0.9500   0.0000   0.0001 &   3.1067 f
  data arrival time                                                                                                  3.1067

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5051 &   2.6776 r
  clock reconvergence pessimism                                                                           0.0000     2.6776
  clock uncertainty                                                                                       0.1000     2.7776
  library hold time                                                                     1.0000            0.1628     2.9404
  data required time                                                                                                 2.9404
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9404
  data arrival time                                                                                                 -3.1067
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1663

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1275 
  total derate : arrival time                                                                             0.0326 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1601 

  slack (with derating applied) (MET)                                                                     0.1663 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3264 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             1.5157                     0.7992 &   2.7992 f
  la_oenb[57] (net)                                      2   0.2182 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.7992 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5258   0.9500   0.0000   0.0739 &   2.8731 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0936   0.9500            0.4114 &   3.2845 f
  mprj/buf_i[121] (net)                                  2   0.0179 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0936   0.9500   0.0000   0.0003 &   3.2848 f
  data arrival time                                                                                                  3.2848

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6877 &   2.8602 r
  clock reconvergence pessimism                                                                           0.0000     2.8602
  clock uncertainty                                                                                       0.1000     2.9602
  library hold time                                                                     1.0000            0.1581     3.1183
  data required time                                                                                                 3.1183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1183
  data arrival time                                                                                                 -3.2848
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1665

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1362 
  total derate : arrival time                                                                             0.0256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1618 

  slack (with derating applied) (MET)                                                                     0.1665 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3282 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               1.4899                     0.8065 &   2.8065 f
  io_in[14] (net)                                        2   0.2163 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8065 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3050   1.4950   0.9500  -0.1723  -0.1270 &   2.6795 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0990   0.9500            0.4127 &   3.0922 f
  mprj/buf_i[206] (net)                                  2   0.0255 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0990   0.9500   0.0000   0.0004 &   3.0927 f
  data arrival time                                                                                                  3.0927

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2052   1.0500   0.0000   0.4942 &   2.6667 r
  clock reconvergence pessimism                                                                           0.0000     2.6667
  clock uncertainty                                                                                       0.1000     2.7667
  library hold time                                                                     1.0000            0.1562     2.9229
  data required time                                                                                                 2.9229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9229
  data arrival time                                                                                                 -3.0927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1698

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1270 
  total derate : arrival time                                                                             0.0332 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1602 

  slack (with derating applied) (MET)                                                                     0.1698 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3300 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           1.4600                     0.7767 &   2.7767 f
  wbs_adr_i[28] (net)                                    2   0.2107 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7767 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2078   1.4687   0.9500  -0.1306  -0.0739 &   2.7028 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0798   0.9500            0.3908 &   3.0936 f
  mprj/buf_i[60] (net)                                   1   0.0066 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0798   0.9500   0.0000   0.0001 &   3.0937 f
  data arrival time                                                                                                  3.0937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2207   1.0500   0.0000   0.4814 &   2.6539 r
  clock reconvergence pessimism                                                                           0.0000     2.6539
  clock uncertainty                                                                                       0.1000     2.7539
  library hold time                                                                     1.0000            0.1630     2.9169
  data required time                                                                                                 2.9169
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9169
  data arrival time                                                                                                 -3.0937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1264 
  total derate : arrival time                                                                             0.0304 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1568 

  slack (with derating applied) (MET)                                                                     0.1768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3336 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              1.4370                     0.7641 &   2.7641 f
  la_oenb[2] (net)                                       2   0.2074 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7641 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1444   1.4455   0.9500  -0.0886  -0.0311 &   2.7330 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0782   0.9500            0.3862 &   3.1192 f
  mprj/buf_i[66] (net)                                   1   0.0057 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0065   0.0782   0.9500  -0.0005  -0.0005 &   3.1187 f
  data arrival time                                                                                                  3.1187

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5034 &   2.6760 r
  clock reconvergence pessimism                                                                           0.0000     2.6760
  clock uncertainty                                                                                       0.1000     2.7760
  library hold time                                                                     1.0000            0.1635     2.9395
  data required time                                                                                                 2.9395
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9395
  data arrival time                                                                                                 -3.1187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0280 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1555 

  slack (with derating applied) (MET)                                                                     0.1792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3346 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           1.4565                     0.7750 &   2.7750 f
  wbs_adr_i[29] (net)                                    2   0.2103 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7750 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2325   1.4651   0.9500  -0.1453  -0.0899 &   2.6851 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0754   0.9500            0.3863 &   3.0715 f
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0754   0.9500   0.0000   0.0000 &   3.0715 f
  data arrival time                                                                                                  3.0715

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2115   1.0500   0.0000   0.4519 &   2.6244 r
  clock reconvergence pessimism                                                                           0.0000     2.6244
  clock uncertainty                                                                                       0.1000     2.7244
  library hold time                                                                     1.0000            0.1646     2.8889
  data required time                                                                                                 2.8889
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8889
  data arrival time                                                                                                 -3.0715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1250 
  total derate : arrival time                                                                             0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1559 

  slack (with derating applied) (MET)                                                                     0.1825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3384 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[10] (in)                                                          1.5796                     0.8606 &   2.8606 f
  la_data_in[10] (net)                                   2   0.2300 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8606 f
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3068   1.5835   0.9500  -0.1748  -0.1328 &   2.7277 f
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0807   0.9500            0.4073 &   3.1350 f
  mprj/buf_i[138] (net)                                  1   0.0054 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0807   0.9500   0.0000   0.0001 &   3.1351 f
  data arrival time                                                                                                  3.1351

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2281   1.0500   0.0000   0.5161 &   2.6886 r
  clock reconvergence pessimism                                                                           0.0000     2.6886
  clock uncertainty                                                                                       0.1000     2.7886
  library hold time                                                                     1.0000            0.1627     2.9513
  data required time                                                                                                 2.9513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9513
  data arrival time                                                                                                 -3.1351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1838

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1280 
  total derate : arrival time                                                                             0.0329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1609 

  slack (with derating applied) (MET)                                                                     0.1838 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3447 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             1.6222                     0.8583 &   2.8583 f
  la_oenb[55] (net)                                      2   0.2339 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8583 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0816   1.6328   0.9500  -0.0486   0.0260 &   2.8843 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0988   0.9500            0.4311 &   3.3154 f
  mprj/buf_i[119] (net)                                  2   0.0214 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0114   0.0988   0.9500  -0.0011  -0.0009 &   3.3145 f
  data arrival time                                                                                                  3.3145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2589   1.0500   0.0000   0.7003 &   2.8728 r
  clock reconvergence pessimism                                                                           0.0000     2.8728
  clock uncertainty                                                                                       0.1000     2.9728
  library hold time                                                                     1.0000            0.1563     3.1290
  data required time                                                                                                 3.1290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1290
  data arrival time                                                                                                 -3.3145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1368 
  total derate : arrival time                                                                             0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1660 

  slack (with derating applied) (MET)                                                                     0.1855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3515 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[28] (in)                                                               1.8482                     0.9746 &   2.9746 f
  io_in[28] (net)                                        2   0.2662 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9746 f
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5356   1.8605   0.9500  -0.3194  -0.2503 &   2.7243 f
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1029   0.9500            0.4659 &   3.1903 f
  mprj/buf_i[220] (net)                                  2   0.0201 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1029   0.9500   0.0000   0.0003 &   3.1905 f
  data arrival time                                                                                                  3.1905

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5662 &   2.7387 r
  clock reconvergence pessimism                                                                           0.0000     2.7387
  clock uncertainty                                                                                       0.1000     2.8387
  library hold time                                                                     1.0000            0.1551     2.9938
  data required time                                                                                                 2.9938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9938
  data arrival time                                                                                                 -3.1905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.1967

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1304 
  total derate : arrival time                                                                             0.0450 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1754 

  slack (with derating applied) (MET)                                                                     0.1967 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3721 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          1.6855                     0.8898 &   2.8898 f
  la_data_in[62] (net)                                   2   0.2427 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8898 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3258   1.6978   0.9500  -0.1953  -0.1213 &   2.7685 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1222   0.9500            0.4639 &   3.2324 f
  mprj/buf_i[190] (net)                                  2   0.0485 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0206   0.1223   0.9500  -0.0026  -0.0015 &   3.2309 f
  data arrival time                                                                                                  3.2309

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6045 &   2.7770 r
  clock reconvergence pessimism                                                                           0.0000     2.7770
  clock uncertainty                                                                                       0.1000     2.8770
  library hold time                                                                     1.0000            0.1502     3.0272
  data required time                                                                                                 3.0272
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0272
  data arrival time                                                                                                 -3.2309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2037

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1710 

  slack (with derating applied) (MET)                                                                     0.2037 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3747 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             3.2511                     1.7113 &   3.7113 r
  la_oenb[35] (net)                                      2   0.2864 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7113 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8734   3.2561   0.9500  -0.5123  -0.4629 &   3.2484 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0943   0.9500            0.0360 &   3.2844 r
  mprj/buf_i[99] (net)                                   1   0.0062 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0158   0.0943   0.9500  -0.0073  -0.0076 &   3.2768 r
  data arrival time                                                                                                  3.2768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2468   1.0500   0.0000   0.6778 &   2.8503 r
  clock reconvergence pessimism                                                                           0.0000     2.8503
  clock uncertainty                                                                                       0.1000     2.9503
  library hold time                                                                     1.0000            0.1191     3.0694
  data required time                                                                                                 3.0694
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0694
  data arrival time                                                                                                 -3.2768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1357 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1675 

  slack (with derating applied) (MET)                                                                     0.2075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3750 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          3.0934                     1.6000 &   3.6000 r
  la_data_in[57] (net)                                   2   0.2726 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6000 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7522   3.1025   0.9500  -0.4319  -0.3585 &   3.2415 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1157   0.9500            0.0651 &   3.3066 r
  mprj/buf_i[185] (net)                                  2   0.0260 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0349   0.1157   0.9500  -0.0171  -0.0175 &   3.2891 r
  data arrival time                                                                                                  3.2891

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2452   1.0500   0.0000   0.6920 &   2.8645 r
  clock reconvergence pessimism                                                                           0.0000     2.8645
  clock uncertainty                                                                                       0.1000     2.9645
  library hold time                                                                     1.0000            0.1169     3.0813
  data required time                                                                                                 3.0813
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0813
  data arrival time                                                                                                 -3.2891
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2078

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1364 
  total derate : arrival time                                                                             0.0309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1673 

  slack (with derating applied) (MET)                                                                     0.2078 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3751 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           1.5957                     0.8455 &   2.8455 f
  wbs_adr_i[31] (net)                                    2   0.2301 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8455 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4823   1.6061   0.9500  -0.2817  -0.2240 &   2.6215 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0807   0.9500            0.4105 &   3.0320 f
  mprj/buf_i[63] (net)                                   1   0.0051 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0807   0.9500   0.0000   0.0001 &   3.0320 f
  data arrival time                                                                                                  3.0320

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2098   1.0500   0.0000   0.3881 &   2.5606 r
  clock reconvergence pessimism                                                                           0.0000     2.5606
  clock uncertainty                                                                                       0.1000     2.6606
  library hold time                                                                     1.0000            0.1627     2.8232
  data required time                                                                                                 2.8232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8232
  data arrival time                                                                                                 -3.0320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1219 
  total derate : arrival time                                                                             0.0395 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1614 

  slack (with derating applied) (MET)                                                                     0.2088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3702 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[46] (in)                                                          1.6470                     0.8705 &   2.8705 f
  la_data_in[46] (net)                                   2   0.2374 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8705 f
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6582   0.9500   0.0000   0.0755 &   2.9459 f
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0919   0.9500            0.4276 &   3.3735 f
  mprj/buf_i[174] (net)                                  2   0.0128 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0919   0.9500   0.0000   0.0001 &   3.3737 f
  data arrival time                                                                                                  3.3737

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7272 &   2.8997 r
  clock reconvergence pessimism                                                                           0.0000     2.8997
  clock uncertainty                                                                                       0.1000     2.9997
  library hold time                                                                     1.0000            0.1587     3.1584
  data required time                                                                                                 3.1584
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1584
  data arrival time                                                                                                 -3.3737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1646 

  slack (with derating applied) (MET)                                                                     0.2152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3798 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           1.4959                     0.7922 &   2.7922 f
  wbs_dat_i[27] (net)                                    2   0.2156 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7922 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2387   1.5054   0.9500  -0.1416  -0.0813 &   2.7109 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0885   0.9500            0.4036 &   3.1145 f
  mprj/buf_i[27] (net)                                   2   0.0127 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0885   0.9500   0.0000   0.0001 &   3.1146 f
  data arrival time                                                                                                  3.1146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2148   1.0500   0.0000   0.4615 &   2.6340 r
  clock reconvergence pessimism                                                                           0.0000     2.6340
  clock uncertainty                                                                                       0.1000     2.7340
  library hold time                                                                     1.0000            0.1599     2.8940
  data required time                                                                                                 2.8940
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8940
  data arrival time                                                                                                 -3.1146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1254 
  total derate : arrival time                                                                             0.0319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1573 

  slack (with derating applied) (MET)                                                                     0.2206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3780 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             1.7760                     0.9360 &   2.9360 f
  la_oenb[63] (net)                                      2   0.2554 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9360 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4923   1.7900   0.9500  -0.2939  -0.2205 &   2.7156 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1351   0.9500            0.4857 &   3.2013 f
  mprj/buf_i[127] (net)                                  2   0.0571 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0094   0.1354   0.9500  -0.0009   0.0025 &   3.2038 f
  data arrival time                                                                                                  3.2038

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2394   1.0500   0.0000   0.5605 &   2.7330 r
  clock reconvergence pessimism                                                                           0.0000     2.7330
  clock uncertainty                                                                                       0.1000     2.8330
  library hold time                                                                     1.0000            0.1469     2.9799
  data required time                                                                                                 2.9799
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9799
  data arrival time                                                                                                 -3.2038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1301 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1753 

  slack (with derating applied) (MET)                                                                     0.2239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3992 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               1.3356                     0.7160 &   2.7160 f
  io_in[11] (net)                                        2   0.1930 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7160 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0538   1.3407   0.9500  -0.0353   0.0111 &   2.7271 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0952   0.9500            0.3873 &   3.1144 f
  mprj/buf_i[203] (net)                                  2   0.0259 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0952   0.9500   0.0000   0.0005 &   3.1149 f
  data arrival time                                                                                                  3.1149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4563 &   2.6288 r
  clock reconvergence pessimism                                                                           0.0000     2.6288
  clock uncertainty                                                                                       0.1000     2.7288
  library hold time                                                                     1.0000            0.1576     2.8864
  data required time                                                                                                 2.8864
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8864
  data arrival time                                                                                                 -3.1149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2285

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1252 
  total derate : arrival time                                                                             0.0247 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1499 

  slack (with derating applied) (MET)                                                                     0.2285 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3784 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           3.4488                     1.8213 &   3.8213 r
  la_data_in[3] (net)                                    2   0.3045 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8213 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2471   3.4532   0.9500  -0.7644  -0.7269 &   3.0943 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1012   0.9500            0.0312 &   3.1255 r
  mprj/buf_i[131] (net)                                  2   0.0093 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0069   0.1012   0.9500  -0.0024  -0.0025 &   3.1230 r
  data arrival time                                                                                                  3.1230

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2371   1.0500   0.0000   0.5032 &   2.6757 r
  clock reconvergence pessimism                                                                           0.0000     2.6757
  clock uncertainty                                                                                       0.1000     2.7757
  library hold time                                                                     1.0000            0.1187     2.8944
  data required time                                                                                                 2.8944
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8944
  data arrival time                                                                                                 -3.1230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0440 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1714 

  slack (with derating applied) (MET)                                                                     0.2286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4000 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          2.9897                     1.5796 &   3.5796 r
  la_data_in[25] (net)                                   2   0.2638 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5796 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5838   2.9933   0.9500  -0.3508  -0.3073 &   3.2723 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1033   0.9500            0.0606 &   3.3328 r
  mprj/buf_i[153] (net)                                  2   0.0160 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0255   0.1033   0.9500  -0.0116  -0.0120 &   3.3209 r
  data arrival time                                                                                                  3.3209

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2589   1.0500   0.0000   0.7004 &   2.8729 r
  clock reconvergence pessimism                                                                           0.0000     2.8729
  clock uncertainty                                                                                       0.1000     2.9729
  library hold time                                                                     1.0000            0.1184     3.0914
  data required time                                                                                                 3.0914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0914
  data arrival time                                                                                                 -3.3209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2295

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1368 
  total derate : arrival time                                                                             0.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1613 

  slack (with derating applied) (MET)                                                                     0.2295 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3909 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          3.0915                     1.6304 &   3.6304 r
  la_data_in[27] (net)                                   2   0.2725 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6304 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6517   3.0957   0.9500  -0.3763  -0.3279 &   3.3024 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1070   0.9500            0.0579 &   3.3603 r
  mprj/buf_i[155] (net)                                  2   0.0180 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0217   0.1070   0.9500  -0.0108  -0.0111 &   3.3492 r
  data arrival time                                                                                                  3.3492

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7245 &   2.8970 r
  clock reconvergence pessimism                                                                           0.0000     2.8970
  clock uncertainty                                                                                       0.1000     2.9970
  library hold time                                                                     1.0000            0.1180     3.1150
  data required time                                                                                                 3.1150
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1150
  data arrival time                                                                                                 -3.3492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2342

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1380 
  total derate : arrival time                                                                             0.0259 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1639 

  slack (with derating applied) (MET)                                                                     0.2342 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3981 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           1.3185                     0.7031 &   2.7031 f
  wbs_dat_i[29] (net)                                    2   0.1904 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7031 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.3257   0.9500   0.0000   0.0557 &   2.7588 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0746   0.9500            0.3654 &   3.1243 f
  mprj/buf_i[29] (net)                                   1   0.0050 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0746   0.9500   0.0000   0.0000 &   3.1243 f
  data arrival time                                                                                                  3.1243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2115   1.0500   0.0000   0.4519 &   2.6244 r
  clock reconvergence pessimism                                                                           0.0000     2.6244
  clock uncertainty                                                                                       0.1000     2.7244
  library hold time                                                                     1.0000            0.1648     2.8892
  data required time                                                                                                 2.8892
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8892
  data arrival time                                                                                                 -3.1243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1250 
  total derate : arrival time                                                                             0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1471 

  slack (with derating applied) (MET)                                                                     0.2351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3822 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             3.1122                     1.6452 &   3.6452 r
  la_oenb[13] (net)                                      2   0.2748 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6452 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8472   3.1156   0.9500  -0.5015  -0.4629 &   3.1823 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0990   0.9500            0.0492 &   3.2316 r
  mprj/buf_i[77] (net)                                   2   0.0111 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0990   0.9500   0.0000   0.0001 &   3.2317 r
  data arrival time                                                                                                  3.2317

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2467   1.0500   0.0000   0.6047 &   2.7772 r
  clock reconvergence pessimism                                                                           0.0000     2.7772
  clock uncertainty                                                                                       0.1000     2.8772
  library hold time                                                                     1.0000            0.1189     2.9961
  data required time                                                                                                 2.9961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9961
  data arrival time                                                                                                 -3.2317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1322 
  total derate : arrival time                                                                             0.0310 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1633 

  slack (with derating applied) (MET)                                                                     0.2356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3988 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          1.5859                     0.8418 &   2.8418 f
  la_data_in[61] (net)                                   2   0.2288 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.8418 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1023   1.5956   0.9500  -0.0084   0.0654 &   2.9073 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1139   0.9500            0.4415 &   3.3488 f
  mprj/buf_i[189] (net)                                  2   0.0412 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0080   0.1139   0.9500  -0.0009  -0.0000 &   3.3487 f
  data arrival time                                                                                                  3.3487

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6806 &   2.8531 r
  clock reconvergence pessimism                                                                           0.0000     2.8531
  clock uncertainty                                                                                       0.1000     2.9531
  library hold time                                                                     1.0000            0.1523     3.1054
  data required time                                                                                                 3.1054
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1054
  data arrival time                                                                                                 -3.3487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1359 
  total derate : arrival time                                                                             0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1635 

  slack (with derating applied) (MET)                                                                     0.2434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4069 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           1.4964                     0.7950 &   2.7950 f
  wbs_adr_i[26] (net)                                    2   0.2160 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7950 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2476   1.5056   0.9500  -0.1560  -0.0979 &   2.6971 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0781   0.9500            0.3944 &   3.0915 f
  mprj/buf_i[58] (net)                                   1   0.0047 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0781   0.9500   0.0000   0.0000 &   3.0915 f
  data arrival time                                                                                                  3.0915

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2130   1.0500   0.0000   0.3986 &   2.5711 r
  clock reconvergence pessimism                                                                           0.0000     2.5711
  clock uncertainty                                                                                       0.1000     2.6711
  library hold time                                                                     1.0000            0.1636     2.8347
  data required time                                                                                                 2.8347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8347
  data arrival time                                                                                                 -3.0915
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1224 
  total derate : arrival time                                                                             0.0320 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1545 

  slack (with derating applied) (MET)                                                                     0.2568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4113 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          1.7205                     0.9079 &   2.9079 f
  la_data_in[53] (net)                                   2   0.2477 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9079 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7329   0.9500   0.0000   0.0830 &   2.9908 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0835   0.9500            0.4304 &   3.4212 f
  mprj/buf_i[181] (net)                                  1   0.0052 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0835   0.9500   0.0000   0.0000 &   3.4212 f
  data arrival time                                                                                                  3.4212

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7283 &   2.9008 r
  clock reconvergence pessimism                                                                           0.0000     2.9008
  clock uncertainty                                                                                       0.1000     3.0008
  library hold time                                                                     1.0000            0.1617     3.1625
  data required time                                                                                                 3.1625
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1625
  data arrival time                                                                                                 -3.4212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1652 

  slack (with derating applied) (MET)                                                                     0.2587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4239 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           1.5008                     0.8010 &   2.8010 f
  la_data_in[6] (net)                                    2   0.2168 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8010 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0768   1.5086   0.9500  -0.0488   0.0118 &   2.8128 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0770   0.9500            0.3937 &   3.2065 f
  mprj/buf_i[134] (net)                                  1   0.0037 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0770   0.9500   0.0000   0.0000 &   3.2065 f
  data arrival time                                                                                                  3.2065

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2371   1.0500   0.0000   0.5063 &   2.6788 r
  clock reconvergence pessimism                                                                           0.0000     2.6788
  clock uncertainty                                                                                       0.1000     2.7788
  library hold time                                                                     1.0000            0.1640     2.9428
  data required time                                                                                                 2.9428
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9428
  data arrival time                                                                                                 -3.2065
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2637

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1276 
  total derate : arrival time                                                                             0.0265 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1540 

  slack (with derating applied) (MET)                                                                     0.2637 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4178 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               1.4844                     0.7955 &   2.7955 f
  io_in[27] (net)                                        2   0.2147 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.7955 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.4910   0.9500   0.0000   0.0572 &   2.8527 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0963   0.9500            0.4093 &   3.2621 f
  mprj/buf_i[219] (net)                                  2   0.0221 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0963   0.9500   0.0000   0.0003 &   3.2624 f
  data arrival time                                                                                                  3.2624

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2227   1.0500   0.0000   0.5646 &   2.7371 r
  clock reconvergence pessimism                                                                           0.0000     2.7371
  clock uncertainty                                                                                       0.1000     2.8371
  library hold time                                                                     1.0000            0.1572     2.9943
  data required time                                                                                                 2.9943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9943
  data arrival time                                                                                                 -3.2624
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1303 
  total derate : arrival time                                                                             0.0246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1549 

  slack (with derating applied) (MET)                                                                     0.2681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4230 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          2.9897                     1.5829 &   3.5829 r
  la_data_in[23] (net)                                   2   0.2641 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5829 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5460   2.9928   0.9500  -0.3268  -0.2851 &   3.2978 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0891   0.9500            0.0466 &   3.3444 r
  mprj/buf_i[151] (net)                                  1   0.0051 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0891   0.9500   0.0000   0.0001 &   3.3445 r
  data arrival time                                                                                                  3.3445

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2468   1.0500   0.0000   0.6831 &   2.8556 r
  clock reconvergence pessimism                                                                           0.0000     2.8556
  clock uncertainty                                                                                       0.1000     2.9556
  library hold time                                                                     1.0000            0.1193     3.0748
  data required time                                                                                                 3.0748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0748
  data arrival time                                                                                                 -3.3445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2696

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1360 
  total derate : arrival time                                                                             0.0219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (MET)                                                                     0.2696 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4275 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           1.4618                     0.7775 &   2.7775 f
  wbs_adr_i[25] (net)                                    2   0.2110 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7775 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2402   1.4705   0.9500  -0.1443  -0.0879 &   2.6896 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0781   0.9500            0.3895 &   3.0791 f
  mprj/buf_i[57] (net)                                   1   0.0052 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0781   0.9500   0.0000   0.0001 &   3.0791 f
  data arrival time                                                                                                  3.0791

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2057   1.0500   0.0000   0.3720 &   2.5445 r
  clock reconvergence pessimism                                                                           0.0000     2.5445
  clock uncertainty                                                                                       0.1000     2.6445
  library hold time                                                                     1.0000            0.1636     2.8081
  data required time                                                                                                 2.8081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8081
  data arrival time                                                                                                 -3.0791
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2710

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1212 
  total derate : arrival time                                                                             0.0311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1522 

  slack (with derating applied) (MET)                                                                     0.2710 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4233 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[28] (in)                                                           1.6352                     0.8650 &   2.8650 f
  wbs_dat_i[28] (net)                                    2   0.2357 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8650 f
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2829   1.6463   0.9500  -0.1671  -0.1007 &   2.7643 f
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0798   0.9500            0.4152 &   3.1795 f
  mprj/buf_i[28] (net)                                   1   0.0038 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0798   0.9500   0.0000   0.0000 &   3.1795 f
  data arrival time                                                                                                  3.1795

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2181   1.0500   0.0000   0.4722 &   2.6447 r
  clock reconvergence pessimism                                                                           0.0000     2.6447
  clock uncertainty                                                                                       0.1000     2.7447
  library hold time                                                                     1.0000            0.1630     2.9077
  data required time                                                                                                 2.9077
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9077
  data arrival time                                                                                                 -3.1795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1259 
  total derate : arrival time                                                                             0.0341 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1601 

  slack (with derating applied) (MET)                                                                     0.2718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4319 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          3.1074                     1.6439 &   3.6439 r
  la_data_in[24] (net)                                   2   0.2745 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6439 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6135   3.1109   0.9500  -0.3629  -0.3185 &   3.3253 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1006   0.9500            0.0511 &   3.3764 r
  mprj/buf_i[152] (net)                                  2   0.0123 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0378   0.1006   0.9500  -0.0173  -0.0180 &   3.3584 r
  data arrival time                                                                                                  3.3584

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2453   1.0500   0.0000   0.6913 &   2.8638 r
  clock reconvergence pessimism                                                                           0.0000     2.8638
  clock uncertainty                                                                                       0.1000     2.9638
  library hold time                                                                     1.0000            0.1188     3.0826
  data required time                                                                                                 3.0826
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0826
  data arrival time                                                                                                 -3.3584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2758

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1364 
  total derate : arrival time                                                                             0.0250 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1614 

  slack (with derating applied) (MET)                                                                     0.2758 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4372 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               1.5530                     0.8460 &   2.8460 f
  io_in[13] (net)                                        2   0.2262 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8460 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2280   1.5578   0.9500  -0.1298  -0.0846 &   2.7614 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1062   0.9500            0.4285 &   3.1899 f
  mprj/buf_i[205] (net)                                  2   0.0327 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0081   0.1063   0.9500  -0.0009  -0.0003 &   3.1896 f
  data arrival time                                                                                                  3.1896

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2079   1.0500   0.0000   0.4842 &   2.6567 r
  clock reconvergence pessimism                                                                           0.0000     2.6567
  clock uncertainty                                                                                       0.1000     2.7567
  library hold time                                                                     1.0000            0.1543     2.9109
  data required time                                                                                                 2.9109
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9109
  data arrival time                                                                                                 -3.1896
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1265 
  total derate : arrival time                                                                             0.0318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1583 

  slack (with derating applied) (MET)                                                                     0.2787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4370 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              1.4564                     0.7864 &   2.7864 f
  la_oenb[6] (net)                                       2   0.2112 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7864 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4616   0.9500   0.0000   0.0527 &   2.8391 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0768   0.9500            0.3871 &   3.2263 f
  mprj/buf_i[70] (net)                                   1   0.0043 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0768   0.9500   0.0000   0.0000 &   3.2263 f
  data arrival time                                                                                                  3.2263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5058 &   2.6784 r
  clock reconvergence pessimism                                                                           0.0000     2.6784
  clock uncertainty                                                                                       0.1000     2.7784
  library hold time                                                                     1.0000            0.1640     2.9424
  data required time                                                                                                 2.9424
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9424
  data arrival time                                                                                                 -3.2263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1275 
  total derate : arrival time                                                                             0.0232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1507 

  slack (with derating applied) (MET)                                                                     0.2839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4346 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              3.6865                     1.9414 &   3.9414 r
  la_oenb[4] (net)                                       2   0.3251 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9414 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4478   3.6921   0.9500  -0.8164  -0.7720 &   3.1695 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0986   0.9500            0.0139 &   3.1834 r
  mprj/buf_i[68] (net)                                   1   0.0049 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0058   0.0986   0.9500  -0.0024  -0.0025 &   3.1809 r
  data arrival time                                                                                                  3.1809

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5028 &   2.6753 r
  clock reconvergence pessimism                                                                           0.0000     2.6753
  clock uncertainty                                                                                       0.1000     2.7753
  library hold time                                                                     1.0000            0.1189     2.8942
  data required time                                                                                                 2.8942
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8942
  data arrival time                                                                                                 -3.1809
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1736 

  slack (with derating applied) (MET)                                                                     0.2867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4603 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             1.7115                     0.8995 &   2.8995 f
  la_oenb[61] (net)                                      2   0.2459 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.8995 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1341   1.7252   0.9500  -0.0786   0.0050 &   2.9045 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1135   0.9500            0.4586 &   3.3631 f
  mprj/buf_i[125] (net)                                  2   0.0369 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0093   0.1135   0.9500  -0.0008   0.0001 &   3.3632 f
  data arrival time                                                                                                  3.3632

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2485   1.0500   0.0000   0.6514 &   2.8239 r
  clock reconvergence pessimism                                                                           0.0000     2.8239
  clock uncertainty                                                                                       0.1000     2.9239
  library hold time                                                                     1.0000            0.1524     3.0763
  data required time                                                                                                 3.0763
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0763
  data arrival time                                                                                                 -3.3632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1345 
  total derate : arrival time                                                                             0.0328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1672 

  slack (with derating applied) (MET)                                                                     0.2868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4541 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          1.5104                     0.7988 &   2.7988 f
  la_data_in[63] (net)                                   2   0.2177 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.7988 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0814   1.5204   0.9500  -0.0067   0.0665 &   2.8653 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1242   0.9500            0.4384 &   3.3038 f
  mprj/buf_i[191] (net)                                  2   0.0525 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0147   0.1244   0.9500  -0.0014   0.0016 &   3.3054 f
  data arrival time                                                                                                  3.3054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2423   1.0500   0.0000   0.5752 &   2.7477 r
  clock reconvergence pessimism                                                                           0.0000     2.7477
  clock uncertainty                                                                                       0.1000     2.8477
  library hold time                                                                     1.0000            0.1496     2.9973
  data required time                                                                                                 2.9973
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9973
  data arrival time                                                                                                 -3.3054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3081

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1308 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1584 

  slack (with derating applied) (MET)                                                                     0.3081 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4664 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              1.4865                     0.7987 &   2.7987 f
  la_oenb[3] (net)                                       2   0.2152 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   2.7987 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4927   0.9500   0.0000   0.0578 &   2.8565 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0775   0.9500            0.3920 &   3.2485 f
  mprj/buf_i[67] (net)                                   1   0.0044 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0775   0.9500   0.0000   0.0000 &   3.2485 f
  data arrival time                                                                                                  3.2485

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2371   1.0500   0.0000   0.5031 &   2.6756 r
  clock reconvergence pessimism                                                                           0.0000     2.6756
  clock uncertainty                                                                                       0.1000     2.7756
  library hold time                                                                     1.0000            0.1638     2.9393
  data required time                                                                                                 2.9393
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9393
  data arrival time                                                                                                 -3.2485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1511 

  slack (with derating applied) (MET)                                                                     0.3092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4603 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             1.7343                     0.9206 &   2.9206 f
  la_oenb[54] (net)                                      2   0.2504 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9206 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7449   0.9500   0.0000   0.0797 &   3.0003 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   0.9500            0.4473 &   3.4476 f
  mprj/buf_i[118] (net)                                  2   0.0197 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0224   0.1000   0.9500  -0.0022  -0.0020 &   3.4456 f
  data arrival time                                                                                                  3.4456

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2591   1.0500   0.0000   0.7079 &   2.8804 r
  clock reconvergence pessimism                                                                           0.0000     2.8804
  clock uncertainty                                                                                       0.1000     2.9804
  library hold time                                                                     1.0000            0.1559     3.1363
  data required time                                                                                                 3.1363
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1363
  data arrival time                                                                                                 -3.4456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1372 
  total derate : arrival time                                                                             0.0279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1650 

  slack (with derating applied) (MET)                                                                     0.3093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4744 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                3.3834                     1.7772 &   3.7772 r
  io_in[9] (net)                                         2   0.2978 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.7772 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2950   3.3898   0.9500  -0.7089  -0.6601 &   3.1170 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1209   0.9500            0.0533 &   3.1703 r
  mprj/buf_i[201] (net)                                  2   0.0269 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1209   0.9500   0.0000   0.0005 &   3.1708 r
  data arrival time                                                                                                  3.1708

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4596 &   2.6321 r
  clock reconvergence pessimism                                                                           0.0000     2.6321
  clock uncertainty                                                                                       0.1000     2.7321
  library hold time                                                                     1.0000            0.1163     2.8484
  data required time                                                                                                 2.8484
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8484
  data arrival time                                                                                                 -3.1708
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1253 
  total derate : arrival time                                                                             0.0427 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1680 

  slack (with derating applied) (MET)                                                                     0.3224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4905 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          3.1743                     1.6419 &   3.6419 r
  la_data_in[54] (net)                                   2   0.2798 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6419 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5488   3.1836   0.9500  -0.3145  -0.2338 &   3.4081 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1036   0.9500            0.0498 &   3.4579 r
  mprj/buf_i[182] (net)                                  2   0.0138 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0329   0.1036   0.9500  -0.0154  -0.0160 &   3.4419 r
  data arrival time                                                                                                  3.4419

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2592   1.0500   0.0000   0.7285 &   2.9010 r
  clock reconvergence pessimism                                                                           0.0000     2.9010
  clock uncertainty                                                                                       0.1000     3.0010
  library hold time                                                                     1.0000            0.1184     3.1194
  data required time                                                                                                 3.1194
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1194
  data arrival time                                                                                                 -3.4419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1381 
  total derate : arrival time                                                                             0.0242 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1623 

  slack (with derating applied) (MET)                                                                     0.3225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4848 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           1.8093                     0.9579 &   2.9579 f
  wbs_dat_i[30] (net)                                    2   0.2610 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9579 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4947   1.8210   0.9500  -0.2940  -0.2263 &   2.7316 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0846   0.9500            0.4434 &   3.1750 f
  mprj/buf_i[30] (net)                                   1   0.0047 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0846   0.9500   0.0000   0.0000 &   3.1751 f
  data arrival time                                                                                                  3.1751

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2182   1.0500   0.0000   0.4168 &   2.5893 r
  clock reconvergence pessimism                                                                           0.0000     2.5893
  clock uncertainty                                                                                       0.1000     2.6893
  library hold time                                                                     1.0000            0.1613     2.8506
  data required time                                                                                                 2.8506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8506
  data arrival time                                                                                                 -3.1751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3245

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0424 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1657 

  slack (with derating applied) (MET)                                                                     0.3245 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4901 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             3.1062                     1.6452 &   3.6452 r
  la_oenb[19] (net)                                      2   0.2745 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6452 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6429   3.1092   0.9500  -0.3822  -0.3419 &   3.3032 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0909   0.9500            0.0414 &   3.3446 r
  mprj/buf_i[83] (net)                                   1   0.0052 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0909   0.9500   0.0000   0.0001 &   3.3447 r
  data arrival time                                                                                                  3.3447

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2503   1.0500   0.0000   0.6276 &   2.8001 r
  clock reconvergence pessimism                                                                           0.0000     2.8001
  clock uncertainty                                                                                       0.1000     2.9001
  library hold time                                                                     1.0000            0.1192     3.0193
  data required time                                                                                                 3.0193
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0193
  data arrival time                                                                                                 -3.3447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1333 
  total derate : arrival time                                                                             0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1578 

  slack (with derating applied) (MET)                                                                     0.3253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4831 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           1.5442                     0.8190 &   2.8190 f
  wbs_dat_i[25] (net)                                    2   0.2227 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8190 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2337   1.5534   0.9500  -0.1393  -0.0777 &   2.7413 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0791   0.9500            0.4018 &   3.1431 f
  mprj/buf_i[25] (net)                                   1   0.0047 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0791   0.9500   0.0000   0.0000 &   3.1432 f
  data arrival time                                                                                                  3.1432

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2062   1.0500   0.0000   0.3738 &   2.5463 r
  clock reconvergence pessimism                                                                           0.0000     2.5463
  clock uncertainty                                                                                       0.1000     2.6463
  library hold time                                                                     1.0000            0.1632     2.8095
  data required time                                                                                                 2.8095
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8095
  data arrival time                                                                                                 -3.1432
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3337

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1213 
  total derate : arrival time                                                                             0.0317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1530 

  slack (with derating applied) (MET)                                                                     0.3337 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4866 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[20] (in)                                                           2.9420                     1.5225 &   3.5225 r
  wbs_dat_i[20] (net)                                    2   0.2592 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5225 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0162   2.9506   0.9500  -0.6017  -0.5435 &   2.9789 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   0.9500            0.0467 &   3.0257 r
  mprj/buf_i[20] (net)                                   1   0.0037 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0867   0.9500   0.0000   0.0000 &   3.0257 r
  data arrival time                                                                                                  3.0257

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1814   1.0500   0.0000   0.2950 &   2.4675 r
  clock reconvergence pessimism                                                                           0.0000     2.4675
  clock uncertainty                                                                                       0.1000     2.5675
  library hold time                                                                     1.0000            0.1193     2.6869
  data required time                                                                                                 2.6869
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6869
  data arrival time                                                                                                 -3.0257
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1175 
  total derate : arrival time                                                                             0.0372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1547 

  slack (with derating applied) (MET)                                                                     0.3388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4935 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                           2.9635                     1.5327 &   3.5327 r
  wbs_adr_i[18] (net)                                    2   0.2610 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5327 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1453   2.9722   0.9500  -0.6548  -0.5981 &   2.9345 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0884   0.9500            0.0472 &   2.9817 r
  mprj/buf_i[50] (net)                                   1   0.0048 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0884   0.9500   0.0000   0.0000 &   2.9817 r
  data arrival time                                                                                                  2.9817

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1597   1.0500   0.0000   0.2449 &   2.4174 r
  clock reconvergence pessimism                                                                           0.0000     2.4174
  clock uncertainty                                                                                       0.1000     2.5174
  library hold time                                                                     1.0000            0.1192     2.6366
  data required time                                                                                                 2.6366
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6366
  data arrival time                                                                                                 -2.9817
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3451

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1151 
  total derate : arrival time                                                                             0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1550 

  slack (with derating applied) (MET)                                                                     0.3451 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5001 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           1.4213                     0.7555 &   2.7555 f
  wbs_dat_i[26] (net)                                    2   0.2051 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7555 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4295   0.9500   0.0000   0.0622 &   2.8177 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0765   0.9500            0.3824 &   3.2000 f
  mprj/buf_i[26] (net)                                   1   0.0047 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0765   0.9500   0.0000   0.0000 &   3.2001 f
  data arrival time                                                                                                  3.2001

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.2182   1.0500   0.0000   0.4168 &   2.5893 r
  clock reconvergence pessimism                                                                           0.0000     2.5893
  clock uncertainty                                                                                       0.1000     2.6893
  library hold time                                                                     1.0000            0.1641     2.8534
  data required time                                                                                                 2.8534
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8534
  data arrival time                                                                                                 -3.2001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1233 
  total derate : arrival time                                                                             0.0234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1467 

  slack (with derating applied) (MET)                                                                     0.3467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4934 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               3.4687                     1.8319 &   3.8319 r
  io_in[15] (net)                                        2   0.3063 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8319 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1685   3.4728   0.9500  -0.6739  -0.6317 &   3.2001 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1194   0.9500            0.0472 &   3.2473 r
  mprj/buf_i[207] (net)                                  2   0.0244 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1194   0.9500   0.0000   0.0004 &   3.2477 r
  data arrival time                                                                                                  3.2477

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2211   1.0500   0.0000   0.5031 &   2.6756 r
  clock reconvergence pessimism                                                                           0.0000     2.6756
  clock uncertainty                                                                                       0.1000     2.7756
  library hold time                                                                     1.0000            0.1164     2.8920
  data required time                                                                                                 2.8920
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8920
  data arrival time                                                                                                 -3.2477
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3557

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1274 
  total derate : arrival time                                                                             0.0402 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1676 

  slack (with derating applied) (MET)                                                                     0.3557 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5233 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           1.5959                     0.8446 &   2.8446 f
  wbs_adr_i[21] (net)                                    2   0.2301 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8446 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3613   1.6064   0.9500  -0.2128  -0.1496 &   2.6950 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0787   0.9500            0.4087 &   3.1037 f
  mprj/buf_i[53] (net)                                   1   0.0035 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0787   0.9500   0.0000   0.0000 &   3.1037 f
  data arrival time                                                                                                  3.1037

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1814   1.0500   0.0000   0.2949 &   2.4675 r
  clock reconvergence pessimism                                                                           0.0000     2.4675
  clock uncertainty                                                                                       0.1000     2.5675
  library hold time                                                                     1.0000            0.1634     2.7308
  data required time                                                                                                 2.7308
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7308
  data arrival time                                                                                                 -3.1037
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1175 
  total derate : arrival time                                                                             0.0360 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1535 

  slack (with derating applied) (MET)                                                                     0.3729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5264 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           3.2491                     1.6822 &   3.6822 r
  wbs_adr_i[15] (net)                                    2   0.2866 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6822 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4278   3.2584   0.9500  -0.8065  -0.7485 &   2.9338 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0911   0.9500            0.0326 &   2.9663 r
  mprj/buf_i[47] (net)                                   1   0.0039 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0062   0.0911   0.9500  -0.0019  -0.0019 &   2.9644 r
  data arrival time                                                                                                  2.9644

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1368   1.0500   0.0000   0.1994 &   2.3719 r
  clock reconvergence pessimism                                                                           0.0000     2.3719
  clock uncertainty                                                                                       0.1000     2.4719
  library hold time                                                                     1.0000            0.1191     2.5910
  data required time                                                                                                 2.5910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5910
  data arrival time                                                                                                 -2.9644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1129 
  total derate : arrival time                                                                             0.0473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1603 

  slack (with derating applied) (MET)                                                                     0.3734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5336 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               3.9101                     2.0685 &   4.0685 r
  io_in[10] (net)                                        2   0.3459 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0685 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5282   3.9150   0.9500  -0.9100  -0.8736 &   3.1949 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1284   0.9500            0.0299 &   3.2248 r
  mprj/buf_i[202] (net)                                  2   0.0268 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1284   0.9500   0.0000   0.0005 &   3.2253 r
  data arrival time                                                                                                  3.2253

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4588 &   2.6313 r
  clock reconvergence pessimism                                                                           0.0000     2.6313
  clock uncertainty                                                                                       0.1000     2.7313
  library hold time                                                                     1.0000            0.1153     2.8467
  data required time                                                                                                 2.8467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8467
  data arrival time                                                                                                 -3.2253
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3786

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1253 
  total derate : arrival time                                                                             0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1767 

  slack (with derating applied) (MET)                                                                     0.3786 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5553 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          1.7812                     0.9400 &   2.9400 f
  la_data_in[59] (net)                                   2   0.2563 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   2.9400 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7944   0.9500   0.0000   0.0868 &   3.0267 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1098   0.9500            0.4641 &   3.4908 f
  mprj/buf_i[187] (net)                                  2   0.0303 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0343   0.1098   0.9500  -0.0034  -0.0029 &   3.4879 f
  data arrival time                                                                                                  3.4879

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2579   1.0500   0.0000   0.6824 &   2.8549 r
  clock reconvergence pessimism                                                                           0.0000     2.8549
  clock uncertainty                                                                                       0.1000     2.9549
  library hold time                                                                     1.0000            0.1534     3.1083
  data required time                                                                                                 3.1083
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.1083
  data arrival time                                                                                                 -3.4879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1359 
  total derate : arrival time                                                                             0.0292 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1651 

  slack (with derating applied) (MET)                                                                     0.3796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5447 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[20] (in)                                                           2.9617                     1.5339 &   3.5339 r
  wbs_adr_i[20] (net)                                    2   0.2610 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5339 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0664   2.9701   0.9500  -0.6325  -0.5761 &   2.9578 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0867   0.9500            0.0456 &   3.0034 r
  mprj/buf_i[52] (net)                                   1   0.0035 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0867   0.9500   0.0000   0.0000 &   3.0034 r
  data arrival time                                                                                                  3.0034

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2318 &   2.4043 r
  clock reconvergence pessimism                                                                           0.0000     2.4043
  clock uncertainty                                                                                       0.1000     2.5043
  library hold time                                                                     1.0000            0.1193     2.6236
  data required time                                                                                                 2.6236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6236
  data arrival time                                                                                                 -3.0034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1145 
  total derate : arrival time                                                                             0.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1531 

  slack (with derating applied) (MET)                                                                     0.3798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5329 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           1.6122                     0.8522 &   2.8522 f
  wbs_adr_i[22] (net)                                    2   0.2324 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8522 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3316   1.6229   0.9500  -0.1969  -0.1322 &   2.7201 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0807   0.9500            0.4128 &   3.1328 f
  mprj/buf_i[54] (net)                                   1   0.0048 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0807   0.9500   0.0000   0.0000 &   3.1329 f
  data arrival time                                                                                                  3.1329

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1866   1.0500   0.0000   0.3095 &   2.4820 r
  clock reconvergence pessimism                                                                           0.0000     2.4820
  clock uncertainty                                                                                       0.1000     2.5820
  library hold time                                                                     1.0000            0.1627     2.7447
  data required time                                                                                                 2.7447
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7447
  data arrival time                                                                                                 -3.1329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.3882

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1182 
  total derate : arrival time                                                                             0.0355 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1537 

  slack (with derating applied) (MET)                                                                     0.3882 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5419 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               1.7321                     0.9125 &   2.9125 f
  io_in[29] (net)                                        2   0.2489 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9125 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0487   1.7451   0.9500  -0.0338   0.0485 &   2.9610 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1009   0.9500            0.4484 &   3.4094 f
  mprj/buf_i[221] (net)                                  2   0.0209 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1009   0.9500   0.0000   0.0003 &   3.4097 f
  data arrival time                                                                                                  3.4097

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5708 &   2.7433 r
  clock reconvergence pessimism                                                                           0.0000     2.7433
  clock uncertainty                                                                                       0.1000     2.8433
  library hold time                                                                     1.0000            0.1556     2.9989
  data required time                                                                                                 2.9989
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9989
  data arrival time                                                                                                 -3.4097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1306 
  total derate : arrival time                                                                             0.0297 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1604 

  slack (with derating applied) (MET)                                                                     0.4108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5711 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           1.5997                     0.8506 &   2.8506 f
  wbs_dat_i[24] (net)                                    2   0.2310 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8506 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2464   1.6090   0.9500  -0.1463  -0.0834 &   2.7672 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0812   0.9500            0.4113 &   3.1785 f
  mprj/buf_i[24] (net)                                   1   0.0054 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0812   0.9500   0.0000   0.0000 &   3.1785 f
  data arrival time                                                                                                  3.1785

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1935   1.0500   0.0000   0.3301 &   2.5026 r
  clock reconvergence pessimism                                                                           0.0000     2.5026
  clock uncertainty                                                                                       0.1000     2.6026
  library hold time                                                                     1.0000            0.1625     2.7651
  data required time                                                                                                 2.7651
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7651
  data arrival time                                                                                                 -3.1785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1192 
  total derate : arrival time                                                                             0.0327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1518 

  slack (with derating applied) (MET)                                                                     0.4134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5653 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[17] (in)                                                           1.7696                     0.9310 &   2.9310 f
  wbs_dat_i[17] (net)                                    2   0.2543 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9310 f
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5826   1.7841   0.9500  -0.3514  -0.2817 &   2.6493 f
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0825   0.9500            0.4365 &   3.0857 f
  mprj/buf_i[17] (net)                                   1   0.0037 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0825   0.9500   0.0000   0.0000 &   3.0858 f
  data arrival time                                                                                                  3.0858

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2315 &   2.4040 r
  clock reconvergence pessimism                                                                           0.0000     2.4040
  clock uncertainty                                                                                       0.1000     2.5040
  library hold time                                                                     1.0000            0.1620     2.6660
  data required time                                                                                                 2.6660
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6660
  data arrival time                                                                                                 -3.0858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4198

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1145 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1596 

  slack (with derating applied) (MET)                                                                     0.4198 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5794 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               1.7156                     0.9009 &   2.9009 f
  io_in[31] (net)                                        2   0.2464 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.9009 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7301   0.9500   0.0000   0.0909 &   2.9918 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1003   0.9500            0.4458 &   3.4376 f
  mprj/buf_i[223] (net)                                  2   0.0206 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0245   0.1003   0.9500  -0.0024  -0.0022 &   3.4354 f
  data arrival time                                                                                                  3.4354

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2223   1.0500   0.0000   0.5767 &   2.7492 r
  clock reconvergence pessimism                                                                           0.0000     2.7492
  clock uncertainty                                                                                       0.1000     2.8492
  library hold time                                                                     1.0000            0.1558     3.0050
  data required time                                                                                                 3.0050
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0050
  data arrival time                                                                                                 -3.4354
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1309 
  total derate : arrival time                                                                             0.0284 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1593 

  slack (with derating applied) (MET)                                                                     0.4304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5897 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           1.5796                     0.8366 &   2.8366 f
  wbs_adr_i[23] (net)                                    2   0.2278 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8366 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3520   1.5899   0.9500  -0.2077  -0.1459 &   2.6907 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0794   0.9500            0.4070 &   3.0978 f
  mprj/buf_i[55] (net)                                   1   0.0043 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0794   0.9500   0.0000   0.0000 &   3.0978 f
  data arrival time                                                                                                  3.0978

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2313 &   2.4038 r
  clock reconvergence pessimism                                                                           0.0000     2.4038
  clock uncertainty                                                                                       0.1000     2.5038
  library hold time                                                                     1.0000            0.1631     2.6669
  data required time                                                                                                 2.6669
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6669
  data arrival time                                                                                                 -3.0978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1145 
  total derate : arrival time                                                                             0.0356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1501 

  slack (with derating applied) (MET)                                                                     0.4309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5810 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           1.5275                     0.8135 &   2.8135 f
  wbs_adr_i[24] (net)                                    2   0.2207 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8135 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2396   1.5363   0.9500  -0.1439  -0.0849 &   2.7286 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0777   0.9500            0.3982 &   3.1268 f
  mprj/buf_i[56] (net)                                   1   0.0039 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0777   0.9500   0.0000   0.0000 &   3.1268 f
  data arrival time                                                                                                  3.1268

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2318 &   2.4043 r
  clock reconvergence pessimism                                                                           0.0000     2.4043
  clock uncertainty                                                                                       0.1000     2.5043
  library hold time                                                                     1.0000            0.1637     2.6681
  data required time                                                                                                 2.6681
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6681
  data arrival time                                                                                                 -3.1268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1145 
  total derate : arrival time                                                                             0.0316 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1461 

  slack (with derating applied) (MET)                                                                     0.4588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6049 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           1.4394                     0.7607 &   2.7607 f
  wbs_dat_i[21] (net)                                    2   0.2073 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7607 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4487   0.9500   0.0000   0.0679 &   2.8285 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0753   0.9500            0.3840 &   3.2126 f
  mprj/buf_i[21] (net)                                   1   0.0033 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0753   0.9500   0.0000   0.0000 &   3.2126 f
  data arrival time                                                                                                  3.2126

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1873   1.0500   0.0000   0.3113 &   2.4838 r
  clock reconvergence pessimism                                                                           0.0000     2.4838
  clock uncertainty                                                                                       0.1000     2.5838
  library hold time                                                                     1.0000            0.1646     2.7483
  data required time                                                                                                 2.7483
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7483
  data arrival time                                                                                                 -3.2126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4642

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1183 
  total derate : arrival time                                                                             0.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1421 

  slack (with derating applied) (MET)                                                                     0.4642 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6063 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                1.6084                     0.8516 &   2.8516 f
  io_in[8] (net)                                         2   0.2320 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.8516 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6189   0.9500   0.0000   0.0745 &   2.9261 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1022   0.9500            0.4327 &   3.3588 f
  mprj/buf_i[200] (net)                                  2   0.0260 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1022   0.9500   0.0000   0.0005 &   3.3592 f
  data arrival time                                                                                                  3.3592

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4629 &   2.6354 r
  clock reconvergence pessimism                                                                           0.0000     2.6354
  clock uncertainty                                                                                       0.1000     2.7354
  library hold time                                                                     1.0000            0.1553     2.8907
  data required time                                                                                                 2.8907
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8907
  data arrival time                                                                                                 -3.3592
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1255 
  total derate : arrival time                                                                             0.0267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1522 

  slack (with derating applied) (MET)                                                                     0.4686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6208 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             1.7200                     0.9068 &   2.9068 f
  la_oenb[62] (net)                                      2   0.2474 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   2.9068 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7328   0.9500   0.0000   0.0849 &   2.9917 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1386   0.9500            0.4813 &   3.4729 f
  mprj/buf_i[126] (net)                                  2   0.0643 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0461   0.1389   0.9500  -0.0049  -0.0016 &   3.4713 f
  data arrival time                                                                                                  3.4713

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2437   1.0500   0.0000   0.5826 &   2.7551 r
  clock reconvergence pessimism                                                                           0.0000     2.7551
  clock uncertainty                                                                                       0.1000     2.8551
  library hold time                                                                     1.0000            0.1460     3.0011
  data required time                                                                                                 3.0011
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0011
  data arrival time                                                                                                 -3.4713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4702

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1312 
  total derate : arrival time                                                                             0.0302 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1614 

  slack (with derating applied) (MET)                                                                     0.4702 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6316 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                1.6259                     0.8580 &   2.8580 f
  io_in[7] (net)                                         2   0.2339 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.8580 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6381   0.9500   0.0000   0.0805 &   2.9385 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1000   0.9500            0.4330 &   3.3715 f
  mprj/buf_i[199] (net)                                  2   0.0227 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0012   0.1000   0.9500  -0.0001   0.0002 &   3.3718 f
  data arrival time                                                                                                  3.3718

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4678 &   2.6403 r
  clock reconvergence pessimism                                                                           0.0000     2.6403
  clock uncertainty                                                                                       0.1000     2.7403
  library hold time                                                                     1.0000            0.1559     2.8961
  data required time                                                                                                 2.8961
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8961
  data arrival time                                                                                                 -3.3718
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1257 
  total derate : arrival time                                                                             0.0271 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1528 

  slack (with derating applied) (MET)                                                                     0.4756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6284 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           1.5769                     0.8351 &   2.8351 f
  wbs_dat_i[23] (net)                                    2   0.2274 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8351 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2625   1.5870   0.9500  -0.1618  -0.0975 &   2.7376 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0787   0.9500            0.4060 &   3.1436 f
  mprj/buf_i[23] (net)                                   1   0.0038 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0787   0.9500   0.0000   0.0000 &   3.1436 f
  data arrival time                                                                                                  3.1436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2312 &   2.4037 r
  clock reconvergence pessimism                                                                           0.0000     2.4037
  clock uncertainty                                                                                       0.1000     2.5037
  library hold time                                                                     1.0000            0.1634     2.6671
  data required time                                                                                                 2.6671
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6671
  data arrival time                                                                                                 -3.1436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4766

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1145 
  total derate : arrival time                                                                             0.0333 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1477 

  slack (with derating applied) (MET)                                                                     0.4766 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6243 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[33] (in)                                                               2.2942                     1.1915 &   3.1915 f
  io_in[33] (net)                                        2   0.3286 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1915 f
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6362   2.3175   0.9500  -0.3596  -0.2399 &   2.9516 f
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1104   0.9500            0.5323 &   3.4839 f
  mprj/buf_i[225] (net)                                  2   0.0177 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0083   0.1104   0.9500  -0.0007  -0.0005 &   3.4834 f
  data arrival time                                                                                                  3.4834

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2223   1.0500   0.0000   0.5777 &   2.7502 r
  clock reconvergence pessimism                                                                           0.0000     2.7502
  clock uncertainty                                                                                       0.1000     2.8502
  library hold time                                                                     1.0000            0.1532     3.0034
  data required time                                                                                                 3.0034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0034
  data arrival time                                                                                                 -3.4834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1310 
  total derate : arrival time                                                                             0.0533 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1843 

  slack (with derating applied) (MET)                                                                     0.4801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6643 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[16] (in)                                                           1.7447                     0.9219 &   2.9219 f
  wbs_dat_i[16] (net)                                    2   0.2511 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9219 f
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4377   1.7569   0.9500  -0.2556  -0.1858 &   2.7361 f
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0874   0.9500            0.4371 &   3.1733 f
  mprj/buf_i[16] (net)                                   1   0.0078 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0250   0.0874   0.9500  -0.0023  -0.0023 &   3.1709 f
  data arrival time                                                                                                  3.1709

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2305 &   2.4030 r
  clock reconvergence pessimism                                                                           0.0000     2.4030
  clock uncertainty                                                                                       0.1000     2.5030
  library hold time                                                                     1.0000            0.1603     2.6633
  data required time                                                                                                 2.6633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6633
  data arrival time                                                                                                 -3.1709
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1144 
  total derate : arrival time                                                                             0.0403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1547 

  slack (with derating applied) (MET)                                                                     0.5076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6623 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           1.6831                     0.8869 &   2.8869 f
  wbs_dat_i[10] (net)                                    2   0.2420 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8869 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3004   1.6961   0.9500  -0.1824  -0.1071 &   2.7798 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0796   0.9500            0.4218 &   3.2017 f
  mprj/buf_i[10] (net)                                   1   0.0029 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0796   0.9500   0.0000   0.0000 &   3.2017 f
  data arrival time                                                                                                  3.2017

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1595   1.0500   0.0000   0.2526 &   2.4251 r
  clock reconvergence pessimism                                                                           0.0000     2.4251
  clock uncertainty                                                                                       0.1000     2.5251
  library hold time                                                                     1.0000            0.1631     2.6881
  data required time                                                                                                 2.6881
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6881
  data arrival time                                                                                                 -3.2017
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1155 
  total derate : arrival time                                                                             0.0358 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1512 

  slack (with derating applied) (MET)                                                                     0.5136 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6648 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           1.4030                     0.7445 &   2.7445 f
  wbs_dat_i[22] (net)                                    2   0.2023 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7445 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4112   0.9500   0.0000   0.0629 &   2.8074 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0771   0.9500            0.3802 &   3.1876 f
  mprj/buf_i[22] (net)                                   1   0.0054 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0771   0.9500   0.0000   0.0000 &   3.1876 f
  data arrival time                                                                                                  3.1876

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2318 &   2.4043 r
  clock reconvergence pessimism                                                                           0.0000     2.4043
  clock uncertainty                                                                                       0.1000     2.5043
  library hold time                                                                     1.0000            0.1639     2.6682
  data required time                                                                                                 2.6682
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6682
  data arrival time                                                                                                 -3.1876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1145 
  total derate : arrival time                                                                             0.0233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1378 

  slack (with derating applied) (MET)                                                                     0.5194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6573 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               2.1909                     1.1285 &   3.1285 f
  io_in[32] (net)                                        2   0.3120 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1285 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4206   2.2069   0.9500  -0.2375  -0.1168 &   3.0117 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1099   0.9500            0.5178 &   3.5296 f
  mprj/buf_i[224] (net)                                  2   0.0198 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0275   0.1099   0.9500  -0.0025  -0.0024 &   3.5272 f
  data arrival time                                                                                                  3.5272

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2223   1.0500   0.0000   0.5781 &   2.7506 r
  clock reconvergence pessimism                                                                           0.0000     2.7506
  clock uncertainty                                                                                       0.1000     2.8506
  library hold time                                                                     1.0000            0.1533     3.0039
  data required time                                                                                                 3.0039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0039
  data arrival time                                                                                                 -3.5272
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5232

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1310 
  total derate : arrival time                                                                             0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1772 

  slack (with derating applied) (MET)                                                                     0.5232 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7005 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           1.7071                     0.9014 &   2.9014 f
  wbs_dat_i[14] (net)                                    2   0.2456 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9014 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4126   1.7196   0.9500  -0.2378  -0.1671 &   2.7343 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0819   0.9500            0.4271 &   3.1614 f
  mprj/buf_i[14] (net)                                   1   0.0042 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0142   0.0819   0.9500  -0.0012  -0.0013 &   3.1602 f
  data arrival time                                                                                                  3.1602

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1368   1.0500   0.0000   0.1991 &   2.3716 r
  clock reconvergence pessimism                                                                           0.0000     2.3716
  clock uncertainty                                                                                       0.1000     2.4716
  library hold time                                                                     1.0000            0.1622     2.6338
  data required time                                                                                                 2.6338
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6338
  data arrival time                                                                                                 -3.1602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5263

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1129 
  total derate : arrival time                                                                             0.0388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1517 

  slack (with derating applied) (MET)                                                                     0.5263 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6781 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           3.1344                     1.6194 &   3.6194 r
  wbs_adr_i[14] (net)                                    2   0.2762 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6194 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0911   3.1441   0.9500  -0.6056  -0.5376 &   3.0818 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0893   0.9500            0.0376 &   3.1194 r
  mprj/buf_i[46] (net)                                   1   0.0037 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0037   0.0893   0.9500  -0.0003  -0.0003 &   3.1191 r
  data arrival time                                                                                                  3.1191

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1368   1.0500   0.0000   0.1991 &   2.3716 r
  clock reconvergence pessimism                                                                           0.0000     2.3716
  clock uncertainty                                                                                       0.1000     2.4716
  library hold time                                                                     1.0000            0.1192     2.5908
  data required time                                                                                                 2.5908
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5908
  data arrival time                                                                                                 -3.1191
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1129 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1504 

  slack (with derating applied) (MET)                                                                     0.5283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6787 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           3.2924                     1.7012 &   3.7012 r
  wbs_adr_i[16] (net)                                    2   0.2902 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7012 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0974   3.3027   0.9500  -0.6319  -0.5619 &   3.1393 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0966   0.9500            0.0355 &   3.1748 r
  mprj/buf_i[48] (net)                                   1   0.0074 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0400   0.0966   0.9500  -0.0180  -0.0188 &   3.1560 r
  data arrival time                                                                                                  3.1560

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2305 &   2.4030 r
  clock reconvergence pessimism                                                                           0.0000     2.4030
  clock uncertainty                                                                                       0.1000     2.5030
  library hold time                                                                     1.0000            0.1189     2.6220
  data required time                                                                                                 2.6220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6220
  data arrival time                                                                                                 -3.1560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1144 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1541 

  slack (with derating applied) (MET)                                                                     0.5340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6881 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           1.4548                     0.7682 &   2.7682 f
  wbs_dat_i[18] (net)                                    2   0.2095 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7682 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4645   0.9500   0.0000   0.0695 &   2.8377 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0777   0.9500            0.3883 &   3.2261 f
  mprj/buf_i[18] (net)                                   1   0.0050 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0777   0.9500   0.0000   0.0000 &   3.2261 f
  data arrival time                                                                                                  3.2261

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1624   1.0500   0.0000   0.2526 &   2.4251 r
  clock reconvergence pessimism                                                                           0.0000     2.4251
  clock uncertainty                                                                                       0.1000     2.5251
  library hold time                                                                     1.0000            0.1637     2.6888
  data required time                                                                                                 2.6888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6888
  data arrival time                                                                                                 -3.2261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5373

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1155 
  total derate : arrival time                                                                             0.0241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1396 

  slack (with derating applied) (MET)                                                                     0.5373 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6769 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           1.9030                     1.0005 &   3.0005 f
  wbs_dat_i[13] (net)                                    2   0.2735 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0005 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5719   1.9181   0.9500  -0.3279  -0.2484 &   2.7520 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0869   0.9500            0.4588 &   3.2109 f
  mprj/buf_i[13] (net)                                   1   0.0050 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0869   0.9500   0.0000   0.0000 &   3.2109 f
  data arrival time                                                                                                  3.2109

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1525   1.0500   0.0000   0.2300 &   2.4025 r
  clock reconvergence pessimism                                                                           0.0000     2.4025
  clock uncertainty                                                                                       0.1000     2.5025
  library hold time                                                                     1.0000            0.1605     2.6630
  data required time                                                                                                 2.6630
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6630
  data arrival time                                                                                                 -3.2109
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1144 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1600 

  slack (with derating applied) (MET)                                                                     0.5479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7079 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           1.8214                     0.9569 &   2.9569 f
  wbs_dat_i[12] (net)                                    2   0.2617 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9569 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4274   1.8363   0.9500  -0.2428  -0.1623 &   2.7946 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0869   0.9500            0.4476 &   3.2421 f
  mprj/buf_i[12] (net)                                   1   0.0062 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0869   0.9500   0.0000   0.0000 &   3.2422 f
  data arrival time                                                                                                  3.2422

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1595   1.0500   0.0000   0.2526 &   2.4251 r
  clock reconvergence pessimism                                                                           0.0000     2.4251
  clock uncertainty                                                                                       0.1000     2.5251
  library hold time                                                                     1.0000            0.1605     2.6856
  data required time                                                                                                 2.6856
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6856
  data arrival time                                                                                                 -3.2422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1155 
  total derate : arrival time                                                                             0.0406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1561 

  slack (with derating applied) (MET)                                                                     0.5566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7127 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           1.4815                     0.7831 &   2.7831 f
  wbs_dat_i[19] (net)                                    2   0.2134 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.7831 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.4911   0.9500   0.0000   0.0704 &   2.8535 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0780   0.9500            0.3922 &   3.2458 f
  mprj/buf_i[19] (net)                                   1   0.0048 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0780   0.9500   0.0000   0.0000 &   3.2458 f
  data arrival time                                                                                                  3.2458

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1632   1.0500   0.0000   0.2526 &   2.4251 r
  clock reconvergence pessimism                                                                           0.0000     2.4251
  clock uncertainty                                                                                       0.1000     2.5251
  library hold time                                                                     1.0000            0.1636     2.6887
  data required time                                                                                                 2.6887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6887
  data arrival time                                                                                                 -3.2458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1155 
  total derate : arrival time                                                                             0.0244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1398 

  slack (with derating applied) (MET)                                                                     0.5571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.6969 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           3.1946                     1.6490 &   3.6490 r
  wbs_adr_i[12] (net)                                    2   0.2814 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6490 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9825   3.2047   0.9500  -0.5656  -0.4926 &   3.1564 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0896   0.9500            0.0343 &   3.1906 r
  mprj/buf_i[44] (net)                                   1   0.0033 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0896   0.9500   0.0000   0.0000 &   3.1906 r
  data arrival time                                                                                                  3.1906

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1501   1.0500   0.0000   0.2239 &   2.3964 r
  clock reconvergence pessimism                                                                           0.0000     2.3964
  clock uncertainty                                                                                       0.1000     2.4964
  library hold time                                                                     1.0000            0.1192     2.6156
  data required time                                                                                                 2.6156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6156
  data arrival time                                                                                                 -3.1906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5750

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1141 
  total derate : arrival time                                                                             0.0354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1495 

  slack (with derating applied) (MET)                                                                     0.5750 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7246 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                1.7602                     0.9291 &   2.9291 f
  io_in[6] (net)                                         2   0.2533 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   2.9291 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.7734   0.9500   0.0000   0.0898 &   3.0189 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1030   0.9500            0.4543 &   3.4733 f
  mprj/buf_i[198] (net)                                  2   0.0227 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1030   0.9500   0.0000   0.0004 &   3.4736 f
  data arrival time                                                                                                  3.4736

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4696 &   2.6421 r
  clock reconvergence pessimism                                                                           0.0000     2.6421
  clock uncertainty                                                                                       0.1000     2.7421
  library hold time                                                                     1.0000            0.1551     2.8972
  data required time                                                                                                 2.8972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8972
  data arrival time                                                                                                 -3.4736
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1258 
  total derate : arrival time                                                                             0.0287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1545 

  slack (with derating applied) (MET)                                                                     0.5764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7309 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           3.4364                     1.7720 &   3.7720 r
  wbs_adr_i[13] (net)                                    2   0.3028 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7720 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1396   3.4476   0.9500  -0.6524  -0.5742 &   3.1978 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0964   0.9500            0.0265 &   3.2243 r
  mprj/buf_i[45] (net)                                   1   0.0058 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0036   0.0964   0.9500  -0.0005  -0.0004 &   3.2239 r
  data arrival time                                                                                                  3.2239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1595   1.0500   0.0000   0.2526 &   2.4251 r
  clock reconvergence pessimism                                                                           0.0000     2.4251
  clock uncertainty                                                                                       0.1000     2.5251
  library hold time                                                                     1.0000            0.1189     2.6440
  data required time                                                                                                 2.6440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6440
  data arrival time                                                                                                 -3.2239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1155 
  total derate : arrival time                                                                             0.0399 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1554 

  slack (with derating applied) (MET)                                                                     0.5799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7352 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                2.1421                     1.1226 &   3.1226 f
  io_in[5] (net)                                         2   0.3077 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.1226 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4383   2.1600   0.9500  -0.2587  -0.1549 &   2.9676 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1126   0.9500            0.5147 &   3.4823 f
  mprj/buf_i[197] (net)                                  2   0.0240 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0030   0.1126   0.9500  -0.0003   0.0001 &   3.4824 f
  data arrival time                                                                                                  3.4824

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4705 &   2.6430 r
  clock reconvergence pessimism                                                                           0.0000     2.6430
  clock uncertainty                                                                                       0.1000     2.7430
  library hold time                                                                     1.0000            0.1526     2.8956
  data required time                                                                                                 2.8956
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8956
  data arrival time                                                                                                 -3.4824
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1259 
  total derate : arrival time                                                                             0.0462 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1720 

  slack (with derating applied) (MET)                                                                     0.5868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7588 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            3.6024                     1.8484 &   3.8484 r
  wbs_adr_i[1] (net)                                     2   0.3171 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8484 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6435   3.6165   0.9500  -0.8677  -0.7825 &   3.0659 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1007   0.9500            0.0207 &   3.0865 r
  mprj/buf_i[33] (net)                                   1   0.0072 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0252   0.1007   0.9500  -0.0112  -0.0117 &   3.0748 r
  data arrival time                                                                                                  3.0748

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0710   1.0500   0.0000   0.0917 &   2.2642 r
  clock reconvergence pessimism                                                                           0.0000     2.2642
  clock uncertainty                                                                                       0.1000     2.3642
  library hold time                                                                     1.0000            0.1187     2.4829
  data required time                                                                                                 2.4829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4829
  data arrival time                                                                                                 -3.0748
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5919

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1078 
  total derate : arrival time                                                                             0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1596 

  slack (with derating applied) (MET)                                                                     0.5919 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7516 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            1.6912                     0.8902 &   2.8902 f
  wbs_adr_i[7] (net)                                     2   0.2431 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8902 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2789   1.7047   0.9500  -0.1651  -0.0870 &   2.8032 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0911   0.9500            0.4333 &   3.2364 f
  mprj/buf_i[39] (net)                                   2   0.0114 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0059   0.0911   0.9500  -0.0005  -0.0004 &   3.2361 f
  data arrival time                                                                                                  3.2361

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1368   1.0500   0.0000   0.1996 &   2.3721 r
  clock reconvergence pessimism                                                                           0.0000     2.3721
  clock uncertainty                                                                                       0.1000     2.4721
  library hold time                                                                     1.0000            0.1590     2.6312
  data required time                                                                                                 2.6312
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6312
  data arrival time                                                                                                 -3.2361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1130 
  total derate : arrival time                                                                             0.0356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1486 

  slack (with derating applied) (MET)                                                                     0.6049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7535 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           1.5569                     0.8223 &   2.8223 f
  wbs_adr_i[11] (net)                                    2   0.2239 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8223 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1310   1.5685   0.9500  -0.0465   0.0276 &   2.8499 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0773   0.9500            0.4022 &   3.2521 f
  mprj/buf_i[43] (net)                                   1   0.0030 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0047   0.0773   0.9500  -0.0004  -0.0004 &   3.2517 f
  data arrival time                                                                                                  3.2517

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1369   1.0500   0.0000   0.1983 &   2.3708 r
  clock reconvergence pessimism                                                                           0.0000     2.3708
  clock uncertainty                                                                                       0.1000     2.4708
  library hold time                                                                     1.0000            0.1639     2.6347
  data required time                                                                                                 2.6347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6347
  data arrival time                                                                                                 -3.2517
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1129 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1404 

  slack (with derating applied) (MET)                                                                     0.6170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.7574 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            1.8941                     0.9930 &   2.9930 f
  wbs_adr_i[5] (net)                                     2   0.2720 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9930 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5382   1.9107   0.9500  -0.3148  -0.2302 &   2.7628 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0903   0.9500            0.4609 &   3.2237 f
  mprj/buf_i[37] (net)                                   1   0.0076 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0059   0.0903   0.9500  -0.0005  -0.0004 &   3.2233 f
  data arrival time                                                                                                  3.2233

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1067   1.0500   0.0000   0.1433 &   2.3158 r
  clock reconvergence pessimism                                                                           0.0000     2.3158
  clock uncertainty                                                                                       0.1000     2.4158
  library hold time                                                                     1.0000            0.1593     2.5751
  data required time                                                                                                 2.5751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5751
  data arrival time                                                                                                 -3.2233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6481

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1103 
  total derate : arrival time                                                                             0.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1556 

  slack (with derating applied) (MET)                                                                     0.6481 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8037 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           2.9703                     1.5370 &   3.5370 r
  wbs_adr_i[17] (net)                                    2   0.2617 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5370 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6555   2.9791   0.9500  -0.3984  -0.3286 &   3.2084 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0864   0.9500            0.0447 &   3.2531 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0864   0.9500   0.0000   0.0000 &   3.2531 r
  data arrival time                                                                                                  3.2531

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1368   1.0500   0.0000   0.1987 &   2.3712 r
  clock reconvergence pessimism                                                                           0.0000     2.3712
  clock uncertainty                                                                                       0.1000     2.4712
  library hold time                                                                     1.0000            0.1193     2.5906
  data required time                                                                                                 2.5906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5906
  data arrival time                                                                                                 -3.2531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1129 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1399 

  slack (with derating applied) (MET)                                                                     0.6626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8025 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            1.7470                     0.9172 &   2.9172 f
  wbs_dat_i[4] (net)                                     2   0.2509 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9172 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3411   1.7619   0.9500  -0.1930  -0.1108 &   2.8064 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0850   0.9500            0.4357 &   3.2420 f
  mprj/buf_i[4] (net)                                    1   0.0059 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0106   0.0850   0.9500  -0.0009  -0.0009 &   3.2411 f
  data arrival time                                                                                                  3.2411

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1045   1.0500   0.0000   0.1399 &   2.3124 r
  clock reconvergence pessimism                                                                           0.0000     2.3124
  clock uncertainty                                                                                       0.1000     2.4124
  library hold time                                                                     1.0000            0.1612     2.5736
  data required time                                                                                                 2.5736
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5736
  data arrival time                                                                                                 -3.2411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1101 
  total derate : arrival time                                                                             0.0375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1476 

  slack (with derating applied) (MET)                                                                     0.6676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8151 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            1.5718                     0.8284 &   2.8284 f
  wbs_dat_i[5] (net)                                     2   0.2259 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8284 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   1.5836   0.9500   0.0000   0.0791 &   2.9074 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0812   0.9500            0.4078 &   3.3152 f
  mprj/buf_i[5] (net)                                    1   0.0058 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0088   0.0812   0.9500  -0.0008  -0.0007 &   3.3145 f
  data arrival time                                                                                                  3.3145

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.1368   1.0500   0.0000   0.1996 &   2.3721 r
  clock reconvergence pessimism                                                                           0.0000     2.3721
  clock uncertainty                                                                                       0.1000     2.4721
  library hold time                                                                     1.0000            0.1625     2.6346
  data required time                                                                                                 2.6346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6346
  data arrival time                                                                                                 -3.3145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6799

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1130 
  total derate : arrival time                                                                             0.0257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1386 

  slack (with derating applied) (MET)                                                                     0.6799 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8186 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            3.6032                     1.8539 &   3.8539 r
  wbs_dat_i[7] (net)                                     2   0.3174 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.8539 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6974   3.6159   0.9500  -0.8726  -0.7958 &   3.0581 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1120   0.9500            0.0323 &   3.0904 r
  mprj/buf_i[7] (net)                                    2   0.0157 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0102   0.1120   0.9500  -0.0042  -0.0043 &   3.0861 r
  data arrival time                                                                                                  3.0861

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0134   1.0500   0.0000   0.0161 &   2.1886 r
  clock reconvergence pessimism                                                                           0.0000     2.1886
  clock uncertainty                                                                                       0.1000     2.2886
  library hold time                                                                     1.0000            0.1173     2.4060
  data required time                                                                                                 2.4060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4060
  data arrival time                                                                                                 -3.0861
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1042 
  total derate : arrival time                                                                             0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1561 

  slack (with derating applied) (MET)                                                                     0.6801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8362 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            1.9006                     0.9958 &   2.9958 f
  wbs_adr_i[4] (net)                                     2   0.2729 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9958 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4868   1.9175   0.9500  -0.2973  -0.2106 &   2.7852 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0888   0.9500            0.4605 &   3.2457 f
  mprj/buf_i[36] (net)                                   1   0.0064 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0888   0.9500   0.0000   0.0000 &   3.2457 f
  data arrival time                                                                                                  3.2457

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0946   1.0500   0.0000   0.1241 &   2.2966 r
  clock reconvergence pessimism                                                                           0.0000     2.2966
  clock uncertainty                                                                                       0.1000     2.3966
  library hold time                                                                     1.0000            0.1598     2.5564
  data required time                                                                                                 2.5564
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5564
  data arrival time                                                                                                 -3.2457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.6893

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1094 
  total derate : arrival time                                                                             0.0444 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1538 

  slack (with derating applied) (MET)                                                                     0.6893 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8431 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           3.4358                     1.7707 &   3.7707 r
  wbs_adr_i[10] (net)                                    2   0.3027 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7707 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0510   3.4474   0.9500  -0.6041  -0.5223 &   3.2485 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0943   0.9500            0.0243 &   3.2728 r
  mprj/buf_i[42] (net)                                   1   0.0043 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0943   0.9500   0.0000   0.0000 &   3.2728 r
  data arrival time                                                                                                  3.2728

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1271   1.0500   0.0000   0.1785 &   2.3510 r
  clock reconvergence pessimism                                                                           0.0000     2.3510
  clock uncertainty                                                                                       0.1000     2.4510
  library hold time                                                                     1.0000            0.1190     2.5700
  data required time                                                                                                 2.5700
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5700
  data arrival time                                                                                                 -3.2728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1120 
  total derate : arrival time                                                                             0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1493 

  slack (with derating applied) (MET)                                                                     0.7028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8521 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            1.7116                     0.8990 &   2.8990 f
  wbs_adr_i[8] (net)                                     2   0.2458 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8990 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4391   1.7258   0.9500  -0.2572  -0.1819 &   2.7171 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0921   0.9500            0.4371 &   3.1542 f
  mprj/buf_i[40] (net)                                   2   0.0119 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0921   0.9500   0.0000   0.0001 &   3.1543 f
  data arrival time                                                                                                  3.1543

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0134   1.0500   0.0000   0.0161 &   2.1886 r
  clock reconvergence pessimism                                                                           0.0000     2.1886
  clock uncertainty                                                                                       0.1000     2.2886
  library hold time                                                                     1.0000            0.1587     2.4472
  data required time                                                                                                 2.4472
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4472
  data arrival time                                                                                                 -3.1543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7071

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1042 
  total derate : arrival time                                                                             0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1447 

  slack (with derating applied) (MET)                                                                     0.7071 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8518 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                1.9445                     1.0099 &   3.0099 f
  io_in[4] (net)                                         2   0.2785 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0099 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9657   0.9500   0.0000   0.1184 &   3.1283 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1063   0.9500            0.4837 &   3.6120 f
  mprj/buf_i[196] (net)                                  2   0.0215 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1064   0.9500   0.0000   0.0003 &   3.6123 f
  data arrival time                                                                                                  3.6123

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2172   1.0500   0.0000   0.4708 &   2.6433 r
  clock reconvergence pessimism                                                                           0.0000     2.6433
  clock uncertainty                                                                                       0.1000     2.7433
  library hold time                                                                     1.0000            0.1542     2.8975
  data required time                                                                                                 2.8975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8975
  data arrival time                                                                                                 -3.6123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1259 
  total derate : arrival time                                                                             0.0317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1576 

  slack (with derating applied) (MET)                                                                     0.7148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8724 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            1.8992                     0.9981 &   2.9981 f
  wbs_dat_i[6] (net)                                     2   0.2730 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9981 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.6346   1.9147   0.9500  -0.3754  -0.2972 &   2.7009 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0936   0.9500            0.4644 &   3.1653 f
  mprj/buf_i[6] (net)                                    2   0.0100 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0936   0.9500   0.0000   0.0001 &   3.1654 f
  data arrival time                                                                                                  3.1654

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0172   1.0500   0.0000   0.0196 &   2.1921 r
  clock reconvergence pessimism                                                                           0.0000     2.1921
  clock uncertainty                                                                                       0.1000     2.2921
  library hold time                                                                     1.0000            0.1581     2.4502
  data required time                                                                                                 2.4502
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4502
  data arrival time                                                                                                 -3.1654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7152

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1044 
  total derate : arrival time                                                                             0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1527 

  slack (with derating applied) (MET)                                                                     0.7152 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8679 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            1.7827                     0.9389 &   2.9389 f
  wbs_dat_i[9] (net)                                     2   0.2563 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9389 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5064   1.7961   0.9500  -0.2954  -0.2222 &   2.7167 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0957   0.9500            0.4500 &   3.1667 f
  mprj/buf_i[9] (net)                                    2   0.0135 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0371   0.0957   0.9500  -0.0035  -0.0035 &   3.1632 f
  data arrival time                                                                                                  3.1632

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0134   1.0500   0.0000   0.0161 &   2.1886 r
  clock reconvergence pessimism                                                                           0.0000     2.1886
  clock uncertainty                                                                                       0.1000     2.2886
  library hold time                                                                     1.0000            0.1574     2.4460
  data required time                                                                                                 2.4460
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4460
  data arrival time                                                                                                 -3.1632
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7172

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1042 
  total derate : arrival time                                                                             0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1475 

  slack (with derating applied) (MET)                                                                     0.7172 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8647 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            1.8138                     0.9500 &   2.9500 f
  wbs_dat_i[1] (net)                                     2   0.2604 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9500 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4308   1.8301   0.9500  -0.2418  -0.1553 &   2.7947 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0876   0.9500            0.4474 &   3.2420 f
  mprj/buf_i[1] (net)                                    1   0.0068 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0876   0.9500   0.0000   0.0000 &   3.2421 f
  data arrival time                                                                                                  3.2421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0711   1.0500   0.0000   0.0904 &   2.2629 r
  clock reconvergence pessimism                                                                           0.0000     2.2629
  clock uncertainty                                                                                       0.1000     2.3629
  library hold time                                                                     1.0000            0.1603     2.5231
  data required time                                                                                                 2.5231
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5231
  data arrival time                                                                                                 -3.2421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1078 
  total derate : arrival time                                                                             0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1486 

  slack (with derating applied) (MET)                                                                     0.7189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8675 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               2.1088                     1.0819 &   3.0819 f
  io_in[34] (net)                                        2   0.3001 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0819 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1267   0.9500   0.0000   0.1396 &   3.2216 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1088   0.9500            0.5066 &   3.7281 f
  mprj/buf_i[226] (net)                                  2   0.0204 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1088   0.9500   0.0000   0.0003 &   3.7284 f
  data arrival time                                                                                                  3.7284

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2223   1.0500   0.0000   0.5773 &   2.7498 r
  clock reconvergence pessimism                                                                           0.0000     2.7498
  clock uncertainty                                                                                       0.1000     2.8498
  library hold time                                                                     1.0000            0.1536     3.0034
  data required time                                                                                                 3.0034
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0034
  data arrival time                                                                                                 -3.7284
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7251

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1309 
  total derate : arrival time                                                                             0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1650 

  slack (with derating applied) (MET)                                                                     0.7251 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8900 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           1.7045                     0.8993 &   2.8993 f
  wbs_adr_i[19] (net)                                    2   0.2454 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.8993 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7167   0.9500   0.0000   0.0826 &   2.9820 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0854   0.9500            0.4298 &   3.4118 f
  mprj/buf_i[51] (net)                                   1   0.0069 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0854   0.9500   0.0000   0.0000 &   3.4118 f
  data arrival time                                                                                                  3.4118

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1621   1.0500   0.0000   0.2526 &   2.4251 r
  clock reconvergence pessimism                                                                           0.0000     2.4251
  clock uncertainty                                                                                       0.1000     2.5251
  library hold time                                                                     1.0000            0.1610     2.6861
  data required time                                                                                                 2.6861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6861
  data arrival time                                                                                                 -3.4118
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7257

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1155 
  total derate : arrival time                                                                             0.0270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1425 

  slack (with derating applied) (MET)                                                                     0.7257 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8682 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[2] (in)                                                            2.0029                     1.0456 &   3.0456 f
  wbs_adr_i[2] (net)                                     2   0.2873 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0456 f
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6492   2.0221   0.9500  -0.3743  -0.2816 &   2.7640 f
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1036   0.9500            0.4880 &   3.2520 f
  mprj/buf_i[34] (net)                                   2   0.0169 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0358   0.1036   0.9500  -0.0033  -0.0033 &   3.2488 f
  data arrival time                                                                                                  3.2488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0722   1.0500   0.0000   0.0913 &   2.2638 r
  clock reconvergence pessimism                                                                           0.0000     2.2638
  clock uncertainty                                                                                       0.1000     2.3638
  library hold time                                                                     1.0000            0.1549     2.5188
  data required time                                                                                                 2.5188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5188
  data arrival time                                                                                                 -3.2488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1078 
  total derate : arrival time                                                                             0.0504 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1582 

  slack (with derating applied) (MET)                                                                     0.7300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8882 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            1.8483                     0.9722 &   2.9722 f
  wbs_adr_i[9] (net)                                     2   0.2657 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9722 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5452   1.8635   0.9500  -0.3184  -0.2403 &   2.7319 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0938   0.9500            0.4575 &   3.1894 f
  mprj/buf_i[41] (net)                                   2   0.0109 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0263   0.0938   0.9500  -0.0024  -0.0024 &   3.1870 f
  data arrival time                                                                                                  3.1870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0134   1.0500   0.0000   0.0162 &   2.1887 r
  clock reconvergence pessimism                                                                           0.0000     2.1887
  clock uncertainty                                                                                       0.1000     2.2887
  library hold time                                                                     1.0000            0.1581     2.4467
  data required time                                                                                                 2.4467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4467
  data arrival time                                                                                                 -3.1870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1042 
  total derate : arrival time                                                                             0.0451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1493 

  slack (with derating applied) (MET)                                                                     0.7403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8895 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                1.9816                     1.0260 &   3.0260 f
  io_in[3] (net)                                         2   0.2836 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0260 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.0045   0.9500   0.0000   0.1258 &   3.1518 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1070   0.9500            0.4893 &   3.6411 f
  mprj/buf_i[195] (net)                                  2   0.0213 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1070   0.9500   0.0000   0.0003 &   3.6414 f
  data arrival time                                                                                                  3.6414

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4719 &   2.6444 r
  clock reconvergence pessimism                                                                           0.0000     2.6444
  clock uncertainty                                                                                       0.1000     2.7444
  library hold time                                                                     1.0000            0.1541     2.8985
  data required time                                                                                                 2.8985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8985
  data arrival time                                                                                                 -3.6414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7429

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1259 
  total derate : arrival time                                                                             0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1583 

  slack (with derating applied) (MET)                                                                     0.7429 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9012 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            1.7769                     0.9318 &   2.9318 f
  wbs_dat_i[0] (net)                                     2   0.2552 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9318 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.3072   1.7924   0.9500  -0.1835  -0.0972 &   2.8346 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0934   0.9500            0.4475 &   3.2821 f
  mprj/buf_i[0] (net)                                    2   0.0118 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0240   0.0934   0.9500  -0.0022  -0.0022 &   3.2798 f
  data arrival time                                                                                                  3.2798

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0710   1.0500   0.0000   0.0916 &   2.2641 r
  clock reconvergence pessimism                                                                           0.0000     2.2641
  clock uncertainty                                                                                       0.1000     2.3641
  library hold time                                                                     1.0000            0.1582     2.5223
  data required time                                                                                                 2.5223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5223
  data arrival time                                                                                                 -3.2798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1078 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1457 

  slack (with derating applied) (MET)                                                                     0.7575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9032 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            1.8216                     0.9541 &   2.9541 f
  wbs_sel_i[3] (net)                                     2   0.2614 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9541 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4942   1.8374   0.9500  -0.2818  -0.1997 &   2.7545 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0905   0.9500            0.4510 &   3.2054 f
  mprj/buf_i[233] (net)                                  2   0.0089 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.0905   0.9500   0.0000   0.0001 &   3.2055 f
  data arrival time                                                                                                  3.2055

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0134   1.0500   0.0000   0.0159 &   2.1885 r
  clock reconvergence pessimism                                                                           0.0000     2.1885
  clock uncertainty                                                                                       0.1000     2.2885
  library hold time                                                                     1.0000            0.1592     2.4477
  data required time                                                                                                 2.4477
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4477
  data arrival time                                                                                                 -3.2055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1042 
  total derate : arrival time                                                                             0.0429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1471 

  slack (with derating applied) (MET)                                                                     0.7579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9050 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           3.3760                     1.7586 &   3.7586 r
  wbs_dat_i[31] (net)                                    2   0.2984 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7586 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6383   3.3832   0.9500  -0.3735  -0.3026 &   3.4560 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0932   0.9500            0.0271 &   3.4831 r
  mprj/buf_i[31] (net)                                   1   0.0041 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0932   0.9500   0.0000   0.0000 &   3.4831 r
  data arrival time                                                                                                  3.4831

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1912   1.0500   0.0000   0.3229 &   2.4954 r
  clock reconvergence pessimism                                                                           0.0000     2.4954
  clock uncertainty                                                                                       0.1000     2.5954
  library hold time                                                                     1.0000            0.1191     2.7145
  data required time                                                                                                 2.7145
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.7145
  data arrival time                                                                                                 -3.4831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1188 
  total derate : arrival time                                                                             0.0248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1436 

  slack (with derating applied) (MET)                                                                     0.7687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9123 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            1.9118                     0.9965 &   2.9965 f
  wbs_dat_i[2] (net)                                     2   0.2740 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9965 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4595   1.9307   0.9500  -0.2765  -0.1830 &   2.8136 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1033   0.9500            0.4759 &   3.2894 f
  mprj/buf_i[2] (net)                                    2   0.0188 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0213   0.1033   0.9500  -0.0019  -0.0017 &   3.2877 f
  data arrival time                                                                                                  3.2877

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0722   1.0500   0.0000   0.0913 &   2.2638 r
  clock reconvergence pessimism                                                                           0.0000     2.2638
  clock uncertainty                                                                                       0.1000     2.3638
  library hold time                                                                     1.0000            0.1550     2.5188
  data required time                                                                                                 2.5188
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5188
  data arrival time                                                                                                 -3.2877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1078 
  total derate : arrival time                                                                             0.0446 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1524 

  slack (with derating applied) (MET)                                                                     0.7689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9213 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            1.7453                     0.9169 &   2.9169 f
  wbs_adr_i[3] (net)                                     2   0.2507 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9169 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3215   1.7598   0.9500  -0.1885  -0.1063 &   2.8105 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0970   0.9500            0.4464 &   3.2569 f
  mprj/buf_i[35] (net)                                   2   0.0157 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0318   0.0970   0.9500  -0.0029  -0.0029 &   3.2540 f
  data arrival time                                                                                                  3.2540

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0429   1.0500   0.0000   0.0512 &   2.2237 r
  clock reconvergence pessimism                                                                           0.0000     2.2237
  clock uncertainty                                                                                       0.1000     2.3237
  library hold time                                                                     1.0000            0.1569     2.4806
  data required time                                                                                                 2.4806
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4806
  data arrival time                                                                                                 -3.2540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7734

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1059 
  total derate : arrival time                                                                             0.0379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1438 

  slack (with derating applied) (MET)                                                                     0.7734 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9172 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            1.8784                     0.9849 &   2.9849 f
  wbs_dat_i[3] (net)                                     2   0.2698 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9849 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.4724   1.8949   0.9500  -0.2836  -0.1982 &   2.7868 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0870   0.9500            0.4557 &   3.2425 f
  mprj/buf_i[3] (net)                                    1   0.0054 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.0870   0.9500   0.0000   0.0000 &   3.2425 f
  data arrival time                                                                                                  3.2425

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0134   1.0500   0.0000   0.0159 &   2.1884 r
  clock reconvergence pessimism                                                                           0.0000     2.1884
  clock uncertainty                                                                                       0.1000     2.2884
  library hold time                                                                     1.0000            0.1605     2.4489
  data required time                                                                                                 2.4489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4489
  data arrival time                                                                                                 -3.2425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7936

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1042 
  total derate : arrival time                                                                             0.0434 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1476 

  slack (with derating applied) (MET)                                                                     0.7936 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9413 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               2.2041                     1.1249 &   3.1249 f
  io_in[35] (net)                                        2   0.3131 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1249 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.2244   0.9500   0.0000   0.1536 &   3.2785 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1128   0.9500            0.5230 &   3.8015 f
  mprj/buf_i[227] (net)                                  2   0.0227 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0167   0.1128   0.9500  -0.0016  -0.0014 &   3.8001 f
  data arrival time                                                                                                  3.8001

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2224   1.0500   0.0000   0.5757 &   2.7482 r
  clock reconvergence pessimism                                                                           0.0000     2.7482
  clock uncertainty                                                                                       0.1000     2.8482
  library hold time                                                                     1.0000            0.1526     3.0008
  data required time                                                                                                 3.0008
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 3.0008
  data arrival time                                                                                                 -3.8001
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.7993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1309 
  total derate : arrival time                                                                             0.0357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1666 

  slack (with derating applied) (MET)                                                                     0.7993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9658 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            1.5733                     0.8303 &   2.8303 f
  wbs_sel_i[1] (net)                                     2   0.2262 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8303 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.5846   0.9500   0.0000   0.0794 &   2.9097 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0893   0.9500            0.4152 &   3.3249 f
  mprj/buf_i[231] (net)                                  2   0.0121 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0135   0.0893   0.9500  -0.0013  -0.0012 &   3.3237 f
  data arrival time                                                                                                  3.3237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0711   1.0500   0.0000   0.0902 &   2.2627 r
  clock reconvergence pessimism                                                                           0.0000     2.2627
  clock uncertainty                                                                                       0.1000     2.3627
  library hold time                                                                     1.0000            0.1596     2.5223
  data required time                                                                                                 2.5223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5223
  data arrival time                                                                                                 -3.3237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8014

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1077 
  total derate : arrival time                                                                             0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1338 

  slack (with derating applied) (MET)                                                                     0.8014 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9352 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            1.8135                     0.9490 &   2.9490 f
  wbs_sel_i[2] (net)                                     2   0.2602 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9490 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3128   1.8297   0.9500  -0.1918  -0.1030 &   2.8460 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0991   0.9500            0.4580 &   3.3040 f
  mprj/buf_i[232] (net)                                  2   0.0165 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0158   0.0991   0.9500  -0.0014  -0.0013 &   3.3027 f
  data arrival time                                                                                                  3.3027

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0579   1.0500   0.0000   0.0711 &   2.2436 r
  clock reconvergence pessimism                                                                           0.0000     2.2436
  clock uncertainty                                                                                       0.1000     2.3436
  library hold time                                                                     1.0000            0.1562     2.4998
  data required time                                                                                                 2.4998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4998
  data arrival time                                                                                                 -3.3027
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1068 
  total derate : arrival time                                                                             0.0390 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1458 

  slack (with derating applied) (MET)                                                                     0.8029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9487 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                2.0924                     1.0730 &   3.0730 f
  io_in[2] (net)                                         2   0.2977 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0730 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1100   0.9500   0.0000   0.1399 &   3.2129 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1106   0.9500            0.5064 &   3.7192 f
  mprj/buf_i[194] (net)                                  2   0.0230 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1107   0.9500   0.0000   0.0003 &   3.7196 f
  data arrival time                                                                                                  3.7196

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4728 &   2.6453 r
  clock reconvergence pessimism                                                                           0.0000     2.6453
  clock uncertainty                                                                                       0.1000     2.7453
  library hold time                                                                     1.0000            0.1531     2.8985
  data required time                                                                                                 2.8985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8985
  data arrival time                                                                                                 -3.7196
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8211

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1260 
  total derate : arrival time                                                                             0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1600 

  slack (with derating applied) (MET)                                                                     0.8211 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9811 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            1.7226                     0.9086 &   2.9086 f
  wbs_dat_i[8] (net)                                     2   0.2477 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.9086 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.2469   1.7356   0.9500  -0.1449  -0.0655 &   2.8431 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.0841   0.9500            0.4312 &   3.2743 f
  mprj/buf_i[8] (net)                                    1   0.0056 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0157   0.0841   0.9500  -0.0014  -0.0014 &   3.2729 f
  data arrival time                                                                                                  3.2729

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0134   1.0500   0.0000   0.0159 &   2.1885 r
  clock reconvergence pessimism                                                                           0.0000     2.1885
  clock uncertainty                                                                                       0.1000     2.2885
  library hold time                                                                     1.0000            0.1615     2.4499
  data required time                                                                                                 2.4499
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4499
  data arrival time                                                                                                 -3.2729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8230

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1042 
  total derate : arrival time                                                                             0.0346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1388 

  slack (with derating applied) (MET)                                                                     0.8230 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9618 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[15] (in)                                                           1.7832                     0.9409 &   2.9409 f
  wbs_dat_i[15] (net)                                    2   0.2565 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   2.9409 f
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.7961   0.9500   0.0000   0.0862 &   3.0271 f
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0841   0.9500            0.4396 &   3.4667 f
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0135   0.0841   0.9500  -0.0012  -0.0012 &   3.4655 f
  data arrival time                                                                                                  3.4655

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1368   1.0500   0.0000   0.1993 &   2.3718 r
  clock reconvergence pessimism                                                                           0.0000     2.3718
  clock uncertainty                                                                                       0.1000     2.4718
  library hold time                                                                     1.0000            0.1615     2.6333
  data required time                                                                                                 2.6333
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6333
  data arrival time                                                                                                 -3.4655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1129 
  total derate : arrival time                                                                             0.0277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1407 

  slack (with derating applied) (MET)                                                                     0.8322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9729 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               1.9172                     1.0035 &   3.0035 f
  wbs_stb_i (net)                                        2   0.2752 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0035 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3010   1.9346   0.9500  -0.1793  -0.0820 &   2.9215 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0897   0.9500            0.4636 &   3.3851 f
  mprj/buf_i[235] (net)                                  1   0.0068 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0282   0.0897   0.9500  -0.0026  -0.0026 &   3.3825 f
  data arrival time                                                                                                  3.3825

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0889   1.0500   0.0000   0.1155 &   2.2880 r
  clock reconvergence pessimism                                                                           0.0000     2.2880
  clock uncertainty                                                                                       0.1000     2.3880
  library hold time                                                                     1.0000            0.1595     2.5475
  data required time                                                                                                 2.5475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5475
  data arrival time                                                                                                 -3.3825
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1090 
  total derate : arrival time                                                                             0.0391 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1480 

  slack (with derating applied) (MET)                                                                     0.8350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9830 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            1.9757                     1.0412 &   3.0412 f
  wbs_adr_i[0] (net)                                     2   0.2843 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.0412 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4123   1.9913   0.9500  -0.2329  -0.1413 &   2.8999 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0925   0.9500            0.4737 &   3.3736 f
  mprj/buf_i[32] (net)                                   1   0.0080 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0285   0.0925   0.9500  -0.0026  -0.0026 &   3.3710 f
  data arrival time                                                                                                  3.3710

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0761   1.0500   0.0000   0.0968 &   2.2693 r
  clock reconvergence pessimism                                                                           0.0000     2.2693
  clock uncertainty                                                                                       0.1000     2.3693
  library hold time                                                                     1.0000            0.1585     2.5278
  data required time                                                                                                 2.5278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5278
  data arrival time                                                                                                 -3.3710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8432

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1081 
  total derate : arrival time                                                                             0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1502 

  slack (with derating applied) (MET)                                                                     0.8432 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9934 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            1.6550                     0.8694 &   2.8694 f
  wbs_sel_i[0] (net)                                     2   0.2377 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   2.8694 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0826   1.6682   0.9500  -0.0068   0.0802 &   2.9497 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0905   0.9500            0.4277 &   3.3774 f
  mprj/buf_i[230] (net)                                  2   0.0116 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0133   0.0905   0.9500  -0.0012  -0.0012 &   3.3762 f
  data arrival time                                                                                                  3.3762

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0707   1.0500   0.0000   0.0935 &   2.2660 r
  clock reconvergence pessimism                                                                           0.0000     2.2660
  clock uncertainty                                                                                       0.1000     2.3660
  library hold time                                                                     1.0000            0.1592     2.5252
  data required time                                                                                                 2.5252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5252
  data arrival time                                                                                                 -3.3762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1079 
  total derate : arrival time                                                                             0.0275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1354 

  slack (with derating applied) (MET)                                                                     0.8510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.9864 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               1.7167                     0.8978 &   2.8978 f
  wbs_cyc_i (net)                                        2   0.2461 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8978 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1132   1.7325   0.9500  -0.0093   0.0853 &   2.9831 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0873   0.9500            0.4337 &   3.4169 f
  mprj/buf_i[236] (net)                                  2   0.0081 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0060   0.0873   0.9500  -0.0005  -0.0004 &   3.4164 f
  data arrival time                                                                                                  3.4164

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0902   1.0500   0.0000   0.1174 &   2.2899 r
  clock reconvergence pessimism                                                                           0.0000     2.2899
  clock uncertainty                                                                                       0.1000     2.3899
  library hold time                                                                     1.0000            0.1603     2.5502
  data required time                                                                                                 2.5502
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5502
  data arrival time                                                                                                 -3.4164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8662

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1090 
  total derate : arrival time                                                                             0.0283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1374 

  slack (with derating applied) (MET)                                                                     0.8662 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0036 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           1.9150                     1.0028 &   3.0028 f
  wbs_dat_i[11] (net)                                    2   0.2749 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.0028 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   1.9316   0.9500   0.0000   0.0997 &   3.1026 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0858   0.9500            0.4597 &   3.5622 f
  mprj/buf_i[11] (net)                                   1   0.0040 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.0858   0.9500   0.0000   0.0000 &   3.5623 f
  data arrival time                                                                                                  3.5623

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.1524   1.0500   0.0000   0.2307 &   2.4032 r
  clock reconvergence pessimism                                                                           0.0000     2.4032
  clock uncertainty                                                                                       0.1000     2.5032
  library hold time                                                                     1.0000            0.1609     2.6641
  data required time                                                                                                 2.6641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.6641
  data arrival time                                                                                                 -3.5623
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.8982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1144 
  total derate : arrival time                                                                             0.0294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1439 

  slack (with derating applied) (MET)                                                                     0.8982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0420 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                2.2346                     1.1381 &   3.1381 f
  io_in[1] (net)                                         2   0.3173 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.1381 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1351   2.2554   0.9500  -0.0111   0.1466 &   3.2847 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1112   0.9500            0.5253 &   3.8100 f
  mprj/buf_i[193] (net)                                  2   0.0201 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1112   0.9500   0.0000   0.0003 &   3.8103 f
  data arrival time                                                                                                  3.8103

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4743 &   2.6468 r
  clock reconvergence pessimism                                                                           0.0000     2.6468
  clock uncertainty                                                                                       0.1000     2.7468
  library hold time                                                                     1.0000            0.1530     2.8998
  data required time                                                                                                 2.8998
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8998
  data arrival time                                                                                                 -3.8103
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1260 
  total derate : arrival time                                                                             0.0365 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1626 

  slack (with derating applied) (MET)                                                                     0.9105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.0731 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                1.9059                     1.0065 &   3.0065 f
  wbs_we_i (net)                                         2   0.2746 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.0065 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1869   1.9192   0.9500  -0.0579   0.0371 &   3.0436 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.0907   0.9500            0.4624 &   3.5060 f
  mprj/buf_i[234] (net)                                  1   0.0078 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0077   0.0907   0.9500  -0.0006  -0.0006 &   3.5054 f
  data arrival time                                                                                                  3.5054

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0842   1.0500   0.0000   0.1085 &   2.2810 r
  clock reconvergence pessimism                                                                           0.0000     2.2810
  clock uncertainty                                                                                       0.1000     2.3810
  library hold time                                                                     1.0000            0.1592     2.5401
  data required time                                                                                                 2.5401
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.5401
  data arrival time                                                                                                 -3.5054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9653

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1086 
  total derate : arrival time                                                                             0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1410 

  slack (with derating applied) (MET)                                                                     0.9653 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1063 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               2.4098                     1.2155 &   3.2155 f
  io_in[37] (net)                                        2   0.3410 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2155 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4362   0.9500   0.0000   0.1853 &   3.4008 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1245   0.9500            0.5620 &   3.9628 f
  mprj/buf_i[229] (net)                                  2   0.0310 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1245   0.9500   0.0000   0.0007 &   3.9634 f
  data arrival time                                                                                                  3.9634

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5709 &   2.7434 r
  clock reconvergence pessimism                                                                           0.0000     2.7434
  clock uncertainty                                                                                       0.1000     2.8434
  library hold time                                                                     1.0000            0.1496     2.9930
  data required time                                                                                                 2.9930
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9930
  data arrival time                                                                                                 -3.9634
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.9704

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1306 
  total derate : arrival time                                                                             0.0394 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1700 

  slack (with derating applied) (MET)                                                                     0.9704 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1404 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[6] (in)                                                            3.1169                     1.6096 &   3.6096 r
  wbs_adr_i[6] (net)                                     2   0.2746 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   3.6096 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3480   3.1266   0.9500  -0.2125  -0.1233 &   3.4863 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.0993   0.9500            0.0489 &   3.5352 r
  mprj/buf_i[38] (net)                                   2   0.0112 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0294   0.0993   0.9500  -0.0136  -0.0141 &   3.5210 r
  data arrival time                                                                                                  3.5210

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0153   1.0500   0.0000   0.0174 &   2.1899 r
  clock reconvergence pessimism                                                                           0.0000     2.1899
  clock uncertainty                                                                                       0.1000     2.2899
  library hold time                                                                     1.0000            0.1188     2.4087
  data required time                                                                                                 2.4087
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.4087
  data arrival time                                                                                                 -3.5210
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1124

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1043 
  total derate : arrival time                                                                             0.0191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1234 

  slack (with derating applied) (MET)                                                                     1.1124 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.2358 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[0] (in)                                                                2.7158                     1.3925 &   3.3925 f
  io_in[0] (net)                                         2   0.3874 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   3.3925 f
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1533   2.7375   0.9500  -0.0937   0.0930 &   3.4855 f
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1158   0.9500            0.5907 &   4.0762 f
  mprj/buf_i[192] (net)                                  2   0.0141 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1158   0.9500   0.0000   0.0002 &   4.0764 f
  data arrival time                                                                                                  4.0764

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2171   1.0500   0.0000   0.4743 &   2.6468 r
  clock reconvergence pessimism                                                                           0.0000     2.6468
  clock uncertainty                                                                                       0.1000     2.7468
  library hold time                                                                     1.0000            0.1518     2.8986
  data required time                                                                                                 2.8986
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.8986
  data arrival time                                                                                                 -4.0764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.1777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1260 
  total derate : arrival time                                                                             0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1719 

  slack (with derating applied) (MET)                                                                     1.1777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.3496 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               3.0205                     1.5120 &   3.5120 f
  io_in[36] (net)                                        2   0.4274 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5120 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0554   0.9500   0.0000   0.2337 &   3.7457 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1368   0.9500            0.6530 &   4.3987 f
  mprj/buf_i[228] (net)                                  2   0.0299 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1368   0.9500   0.0000   0.0006 &   4.3993 f
  data arrival time                                                                                                  4.3993

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   1.0500   0.0000   0.0787 &   0.0787 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   1.0500            2.0938 &   2.1725 r
  mprj/clk (net)                                       826   2.7599 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.2226   1.0500   0.0000   0.5709 &   2.7434 r
  clock reconvergence pessimism                                                                           0.0000     2.7434
  clock uncertainty                                                                                       0.1000     2.8434
  library hold time                                                                     1.0000            0.1465     2.9899
  data required time                                                                                                 2.9899
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 2.9899
  data arrival time                                                                                                 -4.3993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.1306 
  total derate : arrival time                                                                             0.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.1773 

  slack (with derating applied) (MET)                                                                     1.4094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.5868 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4592 &   2.4248 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0962   0.9500            0.5910 &   3.0158 r
  mprj/o_q[49] (net)                                     1   0.0049 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0962   0.9500   0.0000   0.0001 &   3.0159 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1079   0.9500            1.2327 &   4.2485 r
  mprj/o_q_dly[49] (net)                                 1   0.0052 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1079   0.9500   0.0000   0.0000 &   4.2486 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.9143   0.9500            2.6919 &   6.9404 r
  mprj/la_data_out[17] (net)                             1   0.4339 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9404 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              -4.8104   4.9217   0.9500  -2.6992  -2.7219 &   4.2185 r
  data arrival time                                                                                                  4.2185

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2185
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1185

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5062 

  slack (with derating applied) (MET)                                                                     6.1185 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6247 



  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4586 &   2.4242 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1363   0.9500            0.6155 &   3.0397 r
  mprj/o_q[45] (net)                                     2   0.0090 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1363   0.9500   0.0000   0.0001 &   3.0398 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1012   0.9500            1.2320 &   4.2718 r
  mprj/o_q_dly[45] (net)                                 1   0.0046 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1012   0.9500   0.0000   0.0000 &   4.2718 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            5.0405   0.9500            2.7526 &   7.0244 r
  mprj/la_data_out[13] (net)                             1   0.4446 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   0.9500            0.0000 &   7.0244 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              -4.8226   5.0489   0.9500  -2.7173  -2.7320 &   4.2925 r
  data arrival time                                                                                                  4.2925

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.2925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.1925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5120 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5120 

  slack (with derating applied) (MET)                                                                     6.1925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7044 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4590 &   2.4246 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1173   0.9500            0.6042 &   3.0289 r
  mprj/o_q[48] (net)                                     1   0.0071 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1173   0.9500   0.0000   0.0001 &   3.0289 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2196   0.9500            1.3014 &   4.3303 r
  mprj/o_q_dly[48] (net)                                 2   0.0163 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0122   0.2196   0.9500  -0.0013  -0.0012 &   4.3291 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8053   0.9500            2.6450 &   6.9740 r
  mprj/la_data_out[16] (net)                             1   0.4235 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9740 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              -4.5952   4.8125   0.9500  -2.5886  -2.6087 &   4.3654 r
  data arrival time                                                                                                  4.3654

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.3654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5024 

  slack (with derating applied) (MET)                                                                     6.2654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7678 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4589 &   2.4245 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1593   0.9500            0.6280 &   3.0525 r
  mprj/o_q[47] (net)                                     2   0.0112 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0091   0.1593   0.9500  -0.0009  -0.0008 &   3.0517 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1941   0.9500            1.2901 &   4.3418 r
  mprj/o_q_dly[47] (net)                                 2   0.0138 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1941   0.9500   0.0000   0.0002 &   4.3420 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            4.8352   0.9500            2.6573 &   6.9993 r
  mprj/la_data_out[15] (net)                             1   0.4262 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.9993 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              -4.5056   4.8426   0.9500  -2.5448  -2.5607 &   4.4386 r
  data arrival time                                                                                                  4.4386

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.4386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.5016 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5016 

  slack (with derating applied) (MET)                                                                     6.3386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8402 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4588 &   2.4244 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1507   0.9500            0.6233 &   3.0477 r
  mprj/o_q[46] (net)                                     2   0.0104 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0090   0.1507   0.9500  -0.0010  -0.0010 &   3.0467 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1125   0.9500            1.2405 &   4.2872 r
  mprj/o_q_dly[46] (net)                                 1   0.0057 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1125   0.9500   0.0000   0.0000 &   4.2872 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.8385   0.9500            2.1178 &   6.4051 r
  mprj/la_data_out[14] (net)                             1   0.3379 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4051 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              -2.6878   3.8453   0.9500  -1.5031  -1.4853 &   4.9197 r
  data arrival time                                                                                                  4.9197

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -4.9197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4173 

  slack (with derating applied) (MET)                                                                     6.8197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2370 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4592 &   2.4248 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1125   0.9500            0.5518 &   2.9766 f
  mprj/o_q[50] (net)                                     2   0.0109 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1125   0.9500   0.0000   0.0001 &   2.9767 f
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1226   0.9500            1.2967 &   4.2735 f
  mprj/o_q_dly[50] (net)                                 1   0.0043 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1226   0.9500   0.0000   0.0000 &   4.2735 f
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2545   0.9500            1.3569 &   5.6304 f
  mprj/la_data_out[18] (net)                             1   0.3264 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6304 f
  la_data_out[18] (net) 
  la_data_out[18] (out)                                              -1.0893   2.2651   0.9500  -0.6507  -0.5947 &   5.0357 f
  data arrival time                                                                                                  5.0357

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0357
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3335 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3335 

  slack (with derating applied) (MET)                                                                     6.9357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2693 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0858 &   2.0514 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0794   0.9500            0.5269 &   2.5782 f
  mprj/o_q[6] (net)                                      1   0.0055 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0794   0.9500   0.0000   0.0001 &   2.5783 f
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2397   0.9500            1.3898 &   3.9681 f
  mprj/o_q_dly[6] (net)                                  2   0.0227 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0533   0.2397   0.9500  -0.0070  -0.0071 &   3.9609 f
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.5083   0.9500            1.5244 &   5.4853 f
  mprj/wbs_dat_o[6] (net)                                1   0.3637 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.4853 f
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                 -0.9380   2.5222   0.9500  -0.5359  -0.4458 &   5.0396 f
  data arrival time                                                                                                  5.0396

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9396

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3224 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3224 

  slack (with derating applied) (MET)                                                                     6.9396 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2620 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0859 &   2.0515 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1280   0.9500            0.5630 &   2.6145 f
  mprj/o_q[8] (net)                                      2   0.0136 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1280   0.9500   0.0000   0.0002 &   2.6146 f
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2141   0.9500            1.3847 &   3.9993 f
  mprj/o_q_dly[8] (net)                                  2   0.0183 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0561   0.2141   0.9500  -0.0061  -0.0061 &   3.9932 f
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.4682   0.9500            1.4965 &   5.4897 f
  mprj/wbs_dat_o[8] (net)                                1   0.3579 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.4897 f
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                 -0.9398   2.4814   0.9500  -0.5356  -0.4491 &   5.0405 f
  data arrival time                                                                                                  5.0405

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3223 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3223 

  slack (with derating applied) (MET)                                                                     6.9405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2628 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2394 &   2.2050 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0821   0.9500            0.5290 &   2.7339 f
  mprj/o_q[27] (net)                                     1   0.0059 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0821   0.9500   0.0000   0.0001 &   2.7340 f
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1271   0.9500            1.2914 &   4.0254 f
  mprj/o_q_dly[27] (net)                                 1   0.0049 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1271   0.9500   0.0000   0.0001 &   4.0255 f
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0532   0.9500            1.2464 &   5.2719 f
  mprj/wbs_dat_o[27] (net)                               1   0.2969 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2719 f
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                -0.4608   2.0645   0.9500  -0.2712  -0.1931 &   5.0788 f
  data arrival time                                                                                                  5.0788

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9788

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2958 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2958 

  slack (with derating applied) (MET)                                                                     6.9788 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2746 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3543 &   2.3199 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1269   0.9500            0.5622 &   2.8821 f
  mprj/o_q[41] (net)                                     2   0.0134 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1269   0.9500   0.0000   0.0002 &   2.8822 f
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1674   0.9500            1.3427 &   4.2250 f
  mprj/o_q_dly[41] (net)                                 2   0.0107 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1674   0.9500   0.0000   0.0001 &   4.2251 f
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8603   0.9500            1.1514 &   5.3765 f
  mprj/la_data_out[9] (net)                              1   0.2685 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.3765 f
  la_data_out[9] (net) 
  la_data_out[9] (out)                                               -0.5665   1.8714   0.9500  -0.3480  -0.2848 &   5.0917 f
  data arrival time                                                                                                  5.0917

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3046 

  slack (with derating applied) (MET)                                                                     6.9917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2963 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2220 &   2.1876 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0844   0.9500            0.5308 &   2.7184 f
  mprj/o_q[26] (net)                                     1   0.0063 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0844   0.9500   0.0000   0.0001 &   2.7184 f
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1232   0.9500            1.2885 &   4.0069 f
  mprj/o_q_dly[26] (net)                                 1   0.0044 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1232   0.9500   0.0000   0.0000 &   4.0070 f
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7852   0.9500            1.0924 &   5.0993 f
  mprj/wbs_dat_o[26] (net)                               1   0.2568 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.0993 f
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                -0.1554   1.7981   0.9500  -0.0854  -0.0027 &   5.0966 f
  data arrival time                                                                                                  5.0966

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2772 

  slack (with derating applied) (MET)                                                                     6.9966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2739 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5003 &   2.4659 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0781   0.9500            0.5259 &   2.9918 f
  mprj/o_q[125] (net)                                    1   0.0053 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0781   0.9500   0.0000   0.0001 &   2.9919 f
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2085   0.9500            1.3639 &   4.3557 f
  mprj/o_q_dly[125] (net)                                2   0.0174 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2085   0.9500   0.0000   0.0002 &   4.3559 f
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5916   0.9500            1.5526 &   5.9086 f
  mprj/io_out[26] (net)                                  1   0.3749 
  mprj/io_out[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9086 f
  io_out[26] (net) 
  io_out[26] (out)                                                   -1.5233   2.6063   0.9500  -0.8812  -0.8095 &   5.0991 f
  data arrival time                                                                                                  5.0991

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.0991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3611 

  slack (with derating applied) (MET)                                                                     6.9991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3602 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4592 &   2.4248 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1323   0.9500            0.5661 &   2.9909 f
  mprj/o_q[51] (net)                                     2   0.0143 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1323   0.9500   0.0000   0.0001 &   2.9910 f
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1227   0.9500            1.3037 &   4.2946 f
  mprj/o_q_dly[51] (net)                                 1   0.0043 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1227   0.9500   0.0000   0.0000 &   4.2947 f
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.3875   0.9500            1.4230 &   5.7177 f
  mprj/la_data_out[19] (net)                             1   0.3453 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7177 f
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              -1.1728   2.4000   0.9500  -0.6823  -0.6158 &   5.1019 f
  data arrival time                                                                                                  5.1019

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3403 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3403 

  slack (with derating applied) (MET)                                                                     7.0019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3422 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2234 &   2.1890 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1224   0.9500            0.5590 &   2.7479 f
  mprj/o_q[30] (net)                                     2   0.0126 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0082   0.1224   0.9500  -0.0010  -0.0009 &   2.7470 f
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1764   0.9500            1.3492 &   4.0962 f
  mprj/o_q_dly[30] (net)                                 2   0.0121 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1764   0.9500   0.0000   0.0001 &   4.0964 f
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4426   0.9500            1.4656 &   5.5619 f
  mprj/wbs_dat_o[30] (net)                               1   0.3533 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.5619 f
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                -0.9610   2.4559   0.9500  -0.5422  -0.4596 &   5.1024 f
  data arrival time                                                                                                  5.1024

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3257 

  slack (with derating applied) (MET)                                                                     7.0024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3281 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3811 &   2.3467 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0858   0.9500            0.5319 &   2.8786 f
  mprj/o_q[35] (net)                                     1   0.0065 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0858   0.9500   0.0000   0.0001 &   2.8786 f
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1862   0.9500            1.3461 &   4.2248 f
  mprj/o_q_dly[35] (net)                                 2   0.0137 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1862   0.9500   0.0000   0.0001 &   4.2249 f
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0203   0.9500            1.2348 &   5.4597 f
  mprj/la_data_out[3] (net)                              1   0.2907 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4597 f
  la_data_out[3] (net) 
  la_data_out[3] (out)                                               -0.7525   2.0354   0.9500  -0.4292  -0.3544 &   5.1053 f
  data arrival time                                                                                                  5.1053

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0053

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3139 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3139 

  slack (with derating applied) (MET)                                                                     7.0053 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3192 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2217 &   2.1873 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1157   0.9500            0.5542 &   2.7414 f
  mprj/o_q[29] (net)                                     2   0.0115 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0290   0.1157   0.9500  -0.0033  -0.0033 &   2.7381 f
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1143   0.9500            1.2901 &   4.0282 f
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1143   0.9500   0.0000   0.0000 &   4.0283 f
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9833   0.9500            1.1875 &   5.2157 f
  mprj/wbs_dat_o[29] (net)                               1   0.2846 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2157 f
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                -0.3330   2.0007   0.9500  -0.1914  -0.0997 &   5.1161 f
  data arrival time                                                                                                  5.1161

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1161
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0161

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2898 

  slack (with derating applied) (MET)                                                                     7.0161 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3058 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1794 &   2.1450 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0901   0.9500            0.5353 &   2.6803 f
  mprj/o_q[18] (net)                                     1   0.0072 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0901   0.9500   0.0000   0.0001 &   2.6804 f
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1506   0.9500            1.3156 &   3.9959 f
  mprj/o_q_dly[18] (net)                                 1   0.0080 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1506   0.9500   0.0000   0.0001 &   3.9960 f
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8968   0.9500            1.1599 &   5.1559 f
  mprj/wbs_dat_o[18] (net)                               1   0.2729 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1559 f
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                -0.2041   1.9112   0.9500  -0.1124  -0.0248 &   5.1311 f
  data arrival time                                                                                                  5.1311

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1311
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2819 

  slack (with derating applied) (MET)                                                                     7.0311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3129 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &   2.1941 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0994   0.9500            0.5424 &   2.7365 f
  mprj/o_q[23] (net)                                     2   0.0087 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0117   0.0994   0.9500  -0.0011  -0.0011 &   2.7354 f
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1393   0.9500            1.3077 &   4.0431 f
  mprj/o_q_dly[23] (net)                                 1   0.0065 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1393   0.9500   0.0000   0.0001 &   4.0431 f
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9306   0.9500            1.1739 &   5.2171 f
  mprj/wbs_dat_o[23] (net)                               1   0.2777 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2171 f
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                -0.2753   1.9455   0.9500  -0.1627  -0.0759 &   5.1411 f
  data arrival time                                                                                                  5.1411

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1411
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2878 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2878 

  slack (with derating applied) (MET)                                                                     7.0411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3290 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0863 &   2.0519 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0975   0.9500            0.5410 &   2.5929 f
  mprj/o_q[2] (net)                                      2   0.0084 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0975   0.9500   0.0000   0.0001 &   2.5930 f
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2029   0.9500            1.3645 &   3.9575 f
  mprj/o_q_dly[2] (net)                                  2   0.0165 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0744   0.2029   0.9500  -0.0076  -0.0079 &   3.9496 f
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.2949   0.9500            1.3858 &   5.3354 f
  mprj/wbs_dat_o[2] (net)                                1   0.3307 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.3354 f
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                 -0.4896   2.3125   0.9500  -0.2932  -0.1879 &   5.1475 f
  data arrival time                                                                                                  5.1475

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3026 

  slack (with derating applied) (MET)                                                                     7.0475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3501 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2232 &   2.1888 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0711   0.9500            0.5204 &   2.7092 f
  mprj/o_q[25] (net)                                     1   0.0041 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0711   0.9500   0.0000   0.0000 &   2.7092 f
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1305   0.9500            1.2914 &   4.0006 f
  mprj/o_q_dly[25] (net)                                 1   0.0053 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1305   0.9500   0.0000   0.0001 &   4.0007 f
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8236   0.9500            1.1149 &   5.1155 f
  mprj/wbs_dat_o[25] (net)                               1   0.2625 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1155 f
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                -0.1358   1.8358   0.9500  -0.0524   0.0330 &   5.1485 f
  data arrival time                                                                                                  5.1485

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1485
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0485

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2765 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2765 

  slack (with derating applied) (MET)                                                                     7.0485 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3250 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4706 &   2.4362 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0788   0.9500            0.5264 &   2.9626 f
  mprj/o_q[155] (net)                                    1   0.0054 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0788   0.9500   0.0000   0.0001 &   2.9627 f
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2042   0.9500            1.3602 &   4.3229 f
  mprj/o_q_dly[155] (net)                                2   0.0167 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2042   0.9500   0.0000   0.0002 &   4.3231 f
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1481   0.9500            0.8001 &   5.1231 f
  mprj/io_oeb[18] (net)                                  1   0.1653 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1231 f
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                   -0.0297   1.1507   0.9500  -0.0024   0.0266 &   5.1497 f
  data arrival time                                                                                                  5.1497

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2713 

  slack (with derating applied) (MET)                                                                     7.0497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3210 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2090 &   2.1746 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1492   0.9500            0.5783 &   2.7529 f
  mprj/o_q[19] (net)                                     2   0.0172 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0218   0.1492   0.9500  -0.0026  -0.0025 &   2.7504 f
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1565   0.9500            1.3408 &   4.0912 f
  mprj/o_q_dly[19] (net)                                 2   0.0089 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1565   0.9500   0.0000   0.0001 &   4.0913 f
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1342   0.9500            1.2973 &   5.3886 f
  mprj/wbs_dat_o[19] (net)                               1   0.3086 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3886 f
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                -0.5070   2.1463   0.9500  -0.3068  -0.2245 &   5.1641 f
  data arrival time                                                                                                  5.1641

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3044 

  slack (with derating applied) (MET)                                                                     7.0641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3685 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.0849 &   2.0505 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0786   0.9500            0.5263 &   2.5768 f
  mprj/o_q[175] (net)                                    1   0.0053 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0786   0.9500   0.0000   0.0000 &   2.5769 f
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1713   0.9500            1.3309 &   3.9078 f
  mprj/o_q_dly[175] (net)                                2   0.0113 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1713   0.9500   0.0000   0.0001 &   3.9079 f
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2797   0.9500            1.3687 &   5.2766 f
  mprj/wbs_ack_o (net)                                   1   0.3285 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2766 f
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                    -0.3560   2.2975   0.9500  -0.2159  -0.1066 &   5.1700 f
  data arrival time                                                                                                  5.1700

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1700
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2948 

  slack (with derating applied) (MET)                                                                     7.0700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3649 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3742 &   2.3398 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0754   0.9500            0.5238 &   2.8636 f
  mprj/o_q[36] (net)                                     1   0.0048 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0754   0.9500   0.0000   0.0001 &   2.8637 f
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1600   0.9500            1.3199 &   4.1836 f
  mprj/o_q_dly[36] (net)                                 2   0.0095 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1600   0.9500   0.0000   0.0001 &   4.1837 f
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1079   0.9500            1.2739 &   5.4576 f
  mprj/la_data_out[4] (net)                              1   0.3039 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4576 f
  la_data_out[4] (net) 
  la_data_out[4] (out)                                               -0.6616   2.1226   0.9500  -0.3666  -0.2849 &   5.1726 f
  data arrival time                                                                                                  5.1726

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3108 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3108 

  slack (with derating applied) (MET)                                                                     7.0726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3835 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4798 &   2.4454 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0729   0.9500            0.5218 &   2.9672 f
  mprj/o_q[118] (net)                                    1   0.0044 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0729   0.9500   0.0000   0.0000 &   2.9673 f
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2238   0.9500            1.3754 &   4.3426 f
  mprj/o_q_dly[118] (net)                                2   0.0199 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2238   0.9500   0.0000   0.0002 &   4.3429 f
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.1516   0.9500            0.8064 &   5.1493 f
  mprj/io_out[19] (net)                                  1   0.1656 
  mprj/io_out[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1493 f
  io_out[19] (net) 
  io_out[19] (out)                                                   -0.0507   1.1546   0.9500  -0.0042   0.0267 &   5.1760 f
  data arrival time                                                                                                  5.1760

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2729 

  slack (with derating applied) (MET)                                                                     7.0760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3488 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0854 &   2.0510 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1060   0.9500            0.5471 &   2.5981 f
  mprj/o_q[1] (net)                                      2   0.0098 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.1060   0.9500   0.0000   0.0001 &   2.5982 f
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2002   0.9500            1.3648 &   3.9630 f
  mprj/o_q_dly[1] (net)                                  2   0.0160 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0558   0.2002   0.9500  -0.0058  -0.0058 &   3.9572 f
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             2.2215   0.9500            1.3440 &   5.3012 f
  mprj/wbs_dat_o[1] (net)                                1   0.3198 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.3012 f
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                 -0.3855   2.2391   0.9500  -0.2273  -0.1214 &   5.1798 f
  data arrival time                                                                                                  5.1798

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1798
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2972 

  slack (with derating applied) (MET)                                                                     7.0798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3769 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4746 &   2.4402 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0676   0.9500            0.5177 &   2.9579 f
  mprj/o_q[156] (net)                                    1   0.0036 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0676   0.9500   0.0000   0.0000 &   2.9579 f
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1982   0.9500            1.3516 &   4.3095 f
  mprj/o_q_dly[156] (net)                                2   0.0157 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1982   0.9500   0.0000   0.0001 &   4.3096 f
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2697   0.9500            0.8635 &   5.1731 f
  mprj/io_oeb[19] (net)                                  1   0.1828 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.1731 f
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                   -0.0407   1.2732   0.9500  -0.0234   0.0118 &   5.1849 f
  data arrival time                                                                                                  5.1849

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0849

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2753 

  slack (with derating applied) (MET)                                                                     7.0849 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3602 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4932 &   2.4588 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0731   0.9500            0.5220 &   2.9807 f
  mprj/o_q[124] (net)                                    1   0.0045 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0731   0.9500   0.0000   0.0001 &   2.9808 f
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2578   0.9500            1.4021 &   4.3829 f
  mprj/o_q_dly[124] (net)                                2   0.0258 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0409   0.2578   0.9500  -0.0048  -0.0046 &   4.3782 f
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6198   0.9500            1.5781 &   5.9564 f
  mprj/io_out[25] (net)                                  1   0.3787 
  mprj/io_out[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9564 f
  io_out[25] (net) 
  io_out[25] (out)                                                   -1.4761   2.6358   0.9500  -0.8490  -0.7693 &   5.1871 f
  data arrival time                                                                                                  5.1871

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3629 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3629 

  slack (with derating applied) (MET)                                                                     7.0871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4499 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3686 &   2.3342 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1024   0.9500            0.5445 &   2.8787 f
  mprj/o_q[38] (net)                                     2   0.0092 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1024   0.9500   0.0000   0.0001 &   2.8788 f
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1883   0.9500            1.3530 &   4.2318 f
  mprj/o_q_dly[38] (net)                                 2   0.0141 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1883   0.9500   0.0000   0.0002 &   4.2319 f
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9923   0.9500            1.2227 &   5.4546 f
  mprj/la_data_out[6] (net)                              1   0.2873 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4546 f
  la_data_out[6] (net) 
  la_data_out[6] (out)                                               -0.6139   2.0058   0.9500  -0.3418  -0.2672 &   5.1874 f
  data arrival time                                                                                                  5.1874

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1874
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3090 

  slack (with derating applied) (MET)                                                                     7.0874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3964 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1507 &   2.1163 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1112   0.9500            0.5509 &   2.6671 f
  mprj/o_q[16] (net)                                     2   0.0107 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0085   0.1112   0.9500  -0.0010  -0.0010 &   2.6662 f
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2117   0.9500            1.3769 &   4.0430 f
  mprj/o_q_dly[16] (net)                                 2   0.0179 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0393   0.2117   0.9500  -0.0046  -0.0047 &   4.0384 f
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0989   0.9500            1.2869 &   5.3253 f
  mprj/wbs_dat_o[16] (net)                               1   0.3029 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3253 f
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                -0.3847   2.1127   0.9500  -0.2248  -0.1344 &   5.1908 f
  data arrival time                                                                                                  5.1908

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2975 

  slack (with derating applied) (MET)                                                                     7.0908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3883 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4577 &   2.4233 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1064   0.9500            0.5474 &   2.9707 f
  mprj/o_q[44] (net)                                     2   0.0099 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1064   0.9500   0.0000   0.0001 &   2.9708 f
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1219   0.9500            1.2939 &   4.2647 f
  mprj/o_q_dly[44] (net)                                 1   0.0042 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1219   0.9500   0.0000   0.0000 &   4.2647 f
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6583   0.9500            1.0271 &   5.2918 f
  mprj/la_data_out[12] (net)                             1   0.2388 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.2918 f
  la_data_out[12] (net) 
  la_data_out[12] (out)                                              -0.2640   1.6691   0.9500  -0.1622  -0.0970 &   5.1948 f
  data arrival time                                                                                                  5.1948

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2905 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2905 

  slack (with derating applied) (MET)                                                                     7.0948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3853 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4539 &   2.4195 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1167   0.9500            0.5549 &   2.9743 f
  mprj/o_q[43] (net)                                     2   0.0117 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1167   0.9500   0.0000   0.0001 &   2.9745 f
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1253   0.9500            1.3007 &   4.2751 f
  mprj/o_q_dly[43] (net)                                 1   0.0047 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1253   0.9500   0.0000   0.0000 &   4.2752 f
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8189   0.9500            1.1163 &   5.3915 f
  mprj/la_data_out[11] (net)                             1   0.2623 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3915 f
  la_data_out[11] (net) 
  la_data_out[11] (out)                                              -0.4494   1.8298   0.9500  -0.2613  -0.1962 &   5.1953 f
  data arrival time                                                                                                  5.1953

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3009 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3009 

  slack (with derating applied) (MET)                                                                     7.0953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3963 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2245 &   2.1901 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0734   0.9500            0.5222 &   2.7123 f
  mprj/o_q[11] (net)                                     1   0.0045 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0734   0.9500   0.0000   0.0000 &   2.7124 f
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2193   0.9500            1.3720 &   4.0844 f
  mprj/o_q_dly[11] (net)                                 2   0.0192 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2193   0.9500   0.0000   0.0002 &   4.0846 f
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9821   0.9500            1.2210 &   5.3056 f
  mprj/wbs_dat_o[11] (net)                               1   0.2850 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.3056 f
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                -0.3491   1.9986   0.9500  -0.1975  -0.1063 &   5.1993 f
  data arrival time                                                                                                  5.1993

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1993
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0993

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2944 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2944 

  slack (with derating applied) (MET)                                                                     7.0993 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3937 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3556 &   2.3212 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1094   0.9500            0.5496 &   2.8708 f
  mprj/o_q[40] (net)                                     2   0.0104 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1094   0.9500   0.0000   0.0001 &   2.8709 f
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1862   0.9500            1.3535 &   4.2245 f
  mprj/o_q_dly[40] (net)                                 2   0.0138 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1862   0.9500   0.0000   0.0002 &   4.2246 f
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7255   0.9500            1.0795 &   5.3041 f
  mprj/la_data_out[8] (net)                              1   0.2484 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.3041 f
  la_data_out[8] (net) 
  la_data_out[8] (out)                                               -0.2751   1.7375   0.9500  -0.1748  -0.1043 &   5.1998 f
  data arrival time                                                                                                  5.1998

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.1998
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2921 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2921 

  slack (with derating applied) (MET)                                                                     7.0998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3919 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0863 &   2.0519 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0841   0.9500            0.5306 &   2.5825 f
  mprj/o_q[4] (net)                                      1   0.0062 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0841   0.9500   0.0000   0.0000 &   2.5825 f
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1826   0.9500            1.3425 &   3.9251 f
  mprj/o_q_dly[4] (net)                                  2   0.0132 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.1826   0.9500   0.0000   0.0001 &   3.9252 f
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9304   0.9500            1.1817 &   5.1069 f
  mprj/wbs_dat_o[4] (net)                                1   0.2772 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1069 f
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                 -0.0907   1.9466   0.9500  -0.0074   0.0946 &   5.2015 f
  data arrival time                                                                                                  5.2015

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1015

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2745 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2745 

  slack (with derating applied) (MET)                                                                     7.1015 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3760 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0864 &   2.0520 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0725   0.9500            0.5215 &   2.5735 f
  mprj/o_q[3] (net)                                      1   0.0044 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0725   0.9500   0.0000   0.0000 &   2.5736 f
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1964   0.9500            1.3515 &   3.9250 f
  mprj/o_q_dly[3] (net)                                  2   0.0154 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0520   0.1964   0.9500  -0.0068  -0.0070 &   3.9180 f
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9273   0.9500            1.1777 &   5.0958 f
  mprj/wbs_dat_o[3] (net)                                1   0.2762 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.0958 f
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   1.9456   0.9500   0.0000   0.1073 &   5.2031 f
  data arrival time                                                                                                  5.2031

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1031

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2746 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2746 

  slack (with derating applied) (MET)                                                                     7.1031 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3777 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2236 &   2.1892 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0724   0.9500            0.5214 &   2.7107 f
  mprj/o_q[24] (net)                                     1   0.0044 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0724   0.9500   0.0000   0.0000 &   2.7107 f
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1196   0.9500            1.2816 &   3.9923 f
  mprj/o_q_dly[24] (net)                                 1   0.0039 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1196   0.9500   0.0000   0.0000 &   3.9924 f
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8961   0.9500            1.1505 &   5.1428 f
  mprj/wbs_dat_o[24] (net)                               1   0.2729 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1428 f
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                -0.1250   1.9097   0.9500  -0.0259   0.0657 &   5.2085 f
  data arrival time                                                                                                  5.2085

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2085
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1085

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2769 

  slack (with derating applied) (MET)                                                                     7.1085 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3854 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4961 &   2.4617 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0761   0.9500            0.5244 &   2.9860 f
  mprj/o_q[126] (net)                                    1   0.0050 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0761   0.9500   0.0000   0.0001 &   2.9861 f
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1858   0.9500            1.3430 &   4.3291 f
  mprj/o_q_dly[126] (net)                                2   0.0137 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1858   0.9500   0.0000   0.0002 &   4.3293 f
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1090   0.9500            1.2973 &   5.6266 f
  mprj/io_out[27] (net)                                  1   0.3054 
  mprj/io_out[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6266 f
  io_out[27] (net) 
  io_out[27] (out)                                                   -0.8040   2.1188   0.9500  -0.4770  -0.4131 &   5.2135 f
  data arrival time                                                                                                  5.2135

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3246 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3246 

  slack (with derating applied) (MET)                                                                     7.1135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4381 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0859 &   2.0515 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1241   0.9500            0.5601 &   2.6116 f
  mprj/o_q[7] (net)                                      2   0.0129 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0216   0.1241   0.9500  -0.0024  -0.0024 &   2.6092 f
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2038   0.9500            1.3742 &   3.9834 f
  mprj/o_q_dly[7] (net)                                  2   0.0166 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2038   0.9500   0.0000   0.0002 &   3.9836 f
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.8379   0.9500            1.1329 &   5.1165 f
  mprj/wbs_dat_o[7] (net)                                1   0.2632 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1165 f
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.0000   1.8553   0.9500   0.0000   0.1008 &   5.2173 f
  data arrival time                                                                                                  5.2173

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2748 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2748 

  slack (with derating applied) (MET)                                                                     7.1173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3922 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2492 &   2.2148 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1192   0.9500            0.5566 &   2.7714 f
  mprj/o_q[28] (net)                                     2   0.0121 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0075   0.1192   0.9500  -0.0008  -0.0007 &   2.7707 f
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1282   0.9500            1.3042 &   4.0749 f
  mprj/o_q_dly[28] (net)                                 1   0.0050 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1282   0.9500   0.0000   0.0001 &   4.0749 f
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9202   0.9500            1.1650 &   5.2400 f
  mprj/wbs_dat_o[28] (net)                               1   0.2763 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2400 f
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                -0.1883   1.9341   0.9500  -0.1100  -0.0220 &   5.2180 f
  data arrival time                                                                                                  5.2180

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2863 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2863 

  slack (with derating applied) (MET)                                                                     7.1180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4043 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0858 &   2.0514 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1107   0.9500            0.5505 &   2.6019 f
  mprj/o_q[5] (net)                                      2   0.0106 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0209   0.1107   0.9500  -0.0023  -0.0024 &   2.5996 f
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1945   0.9500            1.3613 &   3.9609 f
  mprj/o_q_dly[5] (net)                                  2   0.0151 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0286   0.1945   0.9500  -0.0032  -0.0032 &   3.9577 f
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.8973   0.9500            1.1645 &   5.1222 f
  mprj/wbs_dat_o[5] (net)                                1   0.2721 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1222 f
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                 -0.0666   1.9143   0.9500  -0.0055   0.0972 &   5.2194 f
  data arrival time                                                                                                  5.2194

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2759 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2759 

  slack (with derating applied) (MET)                                                                     7.1194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3953 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3867 &   2.3523 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0774   0.9500            0.5253 &   2.8776 f
  mprj/o_q[34] (net)                                     1   0.0051 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0774   0.9500   0.0000   0.0000 &   2.8777 f
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1739   0.9500            1.3328 &   4.2105 f
  mprj/o_q_dly[34] (net)                                 2   0.0117 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1739   0.9500   0.0000   0.0001 &   4.2106 f
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9491   0.9500            1.1976 &   5.4082 f
  mprj/la_data_out[2] (net)                              1   0.2812 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4082 f
  la_data_out[2] (net) 
  la_data_out[2] (out)                                               -0.4814   1.9617   0.9500  -0.2646  -0.1880 &   5.2202 f
  data arrival time                                                                                                  5.2202

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3026 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3026 

  slack (with derating applied) (MET)                                                                     7.1202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4228 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0858 &   2.0514 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.0857   0.9500            0.5318 &   2.5832 f
  mprj/o_q[0] (net)                                      1   0.0065 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.0857   0.9500   0.0000   0.0001 &   2.5833 f
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.1736   0.9500            1.3349 &   3.9182 f
  mprj/o_q_dly[0] (net)                                  2   0.0117 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   -0.0442   0.1736   0.9500  -0.0045  -0.0046 &   3.9136 f
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.9752   0.9500            1.1920 &   5.1056 f
  mprj/wbs_dat_o[0] (net)                                1   0.2827 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1056 f
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.0000   1.9955   0.9500   0.0000   0.1149 &   5.2206 f
  data arrival time                                                                                                  5.2206

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2206
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1206

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2752 

  slack (with derating applied) (MET)                                                                     7.1206 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3958 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3627 &   2.3283 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0893   0.9500            0.5347 &   2.8629 f
  mprj/o_q[39] (net)                                     1   0.0071 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0893   0.9500   0.0000   0.0001 &   2.8630 f
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1783   0.9500            1.3402 &   4.2032 f
  mprj/o_q_dly[39] (net)                                 2   0.0125 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1783   0.9500   0.0000   0.0001 &   4.2033 f
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7593   0.9500            1.0954 &   5.2987 f
  mprj/la_data_out[7] (net)                              1   0.2534 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.2987 f
  la_data_out[7] (net) 
  la_data_out[7] (out)                                               -0.2690   1.7716   0.9500  -0.1505  -0.0765 &   5.2223 f
  data arrival time                                                                                                  5.2223

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2907 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2907 

  slack (with derating applied) (MET)                                                                     7.1223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4130 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4262 &   2.3918 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0752   0.9500            0.5236 &   2.9154 f
  mprj/o_q[152] (net)                                    1   0.0048 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0752   0.9500   0.0000   0.0001 &   2.9155 f
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2205   0.9500            1.3735 &   4.2890 f
  mprj/o_q_dly[152] (net)                                2   0.0194 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2205   0.9500   0.0000   0.0003 &   4.2892 f
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3229   0.9500            1.4050 &   5.6942 f
  mprj/io_oeb[15] (net)                                  1   0.3350 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6942 f
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                   -0.9759   2.3381   0.9500  -0.5502  -0.4714 &   5.2228 f
  data arrival time                                                                                                  5.2228

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3328 

  slack (with derating applied) (MET)                                                                     7.1228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4556 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4247 &   2.3904 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0822   0.9500            0.5291 &   2.9194 f
  mprj/o_q[147] (net)                                    1   0.0059 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0822   0.9500   0.0000   0.0001 &   2.9195 f
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2040   0.9500            1.3610 &   4.2805 f
  mprj/o_q_dly[147] (net)                                2   0.0167 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2040   0.9500   0.0000   0.0002 &   4.2807 f
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6790   0.9500            1.0702 &   5.3509 f
  mprj/io_oeb[10] (net)                                  1   0.2425 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3509 f
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                   -0.2754   1.6871   0.9500  -0.1856  -0.1271 &   5.2237 f
  data arrival time                                                                                                  5.2237

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2945 

  slack (with derating applied) (MET)                                                                     7.1237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4182 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4248 &   2.3904 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0791   0.9500            0.5267 &   2.9170 f
  mprj/o_q[110] (net)                                    1   0.0054 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0791   0.9500   0.0000   0.0001 &   2.9171 f
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1946   0.9500            1.3518 &   4.2689 f
  mprj/o_q_dly[110] (net)                                2   0.0151 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1946   0.9500   0.0000   0.0002 &   4.2690 f
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5751   0.9500            1.0179 &   5.2869 f
  mprj/io_out[11] (net)                                  1   0.2287 
  mprj/io_out[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2869 f
  io_out[11] (net) 
  io_out[11] (out)                                                   -0.1702   1.5817   0.9500  -0.1139  -0.0613 &   5.2256 f
  data arrival time                                                                                                  5.2256

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1256

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2870 

  slack (with derating applied) (MET)                                                                     7.1256 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4126 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2082 &   2.1738 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1300   0.9500            0.5645 &   2.7382 f
  mprj/o_q[20] (net)                                     2   0.0139 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0128   0.1300   0.9500  -0.0015  -0.0014 &   2.7368 f
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1732   0.9500            1.3490 &   4.0858 f
  mprj/o_q_dly[20] (net)                                 2   0.0116 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1732   0.9500   0.0000   0.0001 &   4.0859 f
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8940   0.9500            1.1645 &   5.2504 f
  mprj/wbs_dat_o[20] (net)                               1   0.2727 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2504 f
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                -0.1929   1.9080   0.9500  -0.1054  -0.0165 &   5.2339 f
  data arrival time                                                                                                  5.2339

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1339

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2867 

  slack (with derating applied) (MET)                                                                     7.1339 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4206 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5481 &   2.5137 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1231   0.9500            0.6078 &   3.1215 r
  mprj/o_q[56] (net)                                     1   0.0077 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0272   0.1231   0.9500  -0.0031  -0.0032 &   3.1184 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1836   0.9500            1.2810 &   4.3993 r
  mprj/o_q_dly[56] (net)                                 2   0.0128 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1836   0.9500   0.0000   0.0001 &   4.3995 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.7474   0.9500            2.0800 &   6.4795 r
  mprj/la_data_out[24] (net)                             1   0.3298 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.4795 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              -2.2481   3.7535   0.9500  -1.2693  -1.2455 &   5.2340 r
  data arrival time                                                                                                  5.2340

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1340

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4094 

  slack (with derating applied) (MET)                                                                     7.1340 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5434 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4301 &   2.3957 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1043   0.9500            0.5459 &   2.9416 f
  mprj/o_q[138] (net)                                    2   0.0095 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1043   0.9500   0.0000   0.0001 &   2.9417 f
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1196   0.9500            1.2911 &   4.2328 f
  mprj/o_q_dly[138] (net)                                1   0.0039 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1196   0.9500   0.0000   0.0000 &   4.2328 f
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.8376   0.9500            2.1328 &   6.3657 f
  mprj/io_oeb[1] (net)                                   1   0.5494 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.3657 f
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    -2.5267   3.8664   0.9500  -1.3211  -1.1309 &   5.2348 f
  data arrival time                                                                                                  5.2348

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2348
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1348

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.4146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4146 

  slack (with derating applied) (MET)                                                                     7.1348 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5493 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1266 &   2.0922 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0825   0.9500            0.5293 &   2.6215 f
  mprj/o_q[14] (net)                                     1   0.0060 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0825   0.9500   0.0000   0.0000 &   2.6215 f
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2115   0.9500            1.3678 &   3.9893 f
  mprj/o_q_dly[14] (net)                                 2   0.0179 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2115   0.9500   0.0000   0.0002 &   3.9895 f
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8751   0.9500            1.1646 &   5.1541 f
  mprj/wbs_dat_o[14] (net)                               1   0.2697 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1541 f
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                -0.0918   1.8901   0.9500  -0.0075   0.0863 &   5.2404 f
  data arrival time                                                                                                  5.2404

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1404

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2766 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2766 

  slack (with derating applied) (MET)                                                                     7.1404 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4170 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5482 &   2.5138 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0708   0.9500            0.5202 &   3.0339 f
  mprj/o_q[59] (net)                                     1   0.0041 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0708   0.9500   0.0000   0.0000 &   3.0340 f
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1639   0.9500            1.3221 &   4.3560 f
  mprj/o_q_dly[59] (net)                                 2   0.0101 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1639   0.9500   0.0000   0.0001 &   4.3561 f
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2051   0.9500            1.3465 &   5.7026 f
  mprj/la_data_out[27] (net)                             1   0.3198 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7026 f
  la_data_out[27] (net) 
  la_data_out[27] (out)                                              -0.9150   2.2146   0.9500  -0.5183  -0.4590 &   5.2436 f
  data arrival time                                                                                                  5.2436

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3305 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3305 

  slack (with derating applied) (MET)                                                                     7.1436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4742 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.0863 &   2.0519 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0950   0.9500            0.5391 &   2.5910 f
  mprj/o_q[10] (net)                                     2   0.0080 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0950   0.9500   0.0000   0.0001 &   2.5911 f
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2430   0.9500            1.3969 &   3.9880 f
  mprj/o_q_dly[10] (net)                                 2   0.0232 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0438   0.2430   0.9500  -0.0057  -0.0056 &   3.9824 f
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9310   0.9500            1.2005 &   5.1829 f
  mprj/wbs_dat_o[10] (net)                               1   0.2776 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1829 f
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                -0.1347   1.9474   0.9500  -0.0345   0.0640 &   5.2469 f
  data arrival time                                                                                                  5.2469

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2469
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1469

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2804 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2804 

  slack (with derating applied) (MET)                                                                     7.1469 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4273 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4535 &   2.4191 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0710   0.9500            0.5203 &   2.9394 f
  mprj/o_q[154] (net)                                    1   0.0041 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0710   0.9500   0.0000   0.0000 &   2.9394 f
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2304   0.9500            1.3800 &   4.3194 f
  mprj/o_q_dly[154] (net)                                2   0.0211 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2304   0.9500   0.0000   0.0003 &   4.3197 f
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3259   0.9500            0.8951 &   5.2148 f
  mprj/io_oeb[17] (net)                                  1   0.1921 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2148 f
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                   -0.0665   1.3304   0.9500  -0.0055   0.0371 &   5.2519 f
  data arrival time                                                                                                  5.2519

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2770 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2770 

  slack (with derating applied) (MET)                                                                     7.1519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4289 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   4.0003   0.9500   0.0000   0.0861 &   2.0517 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.1124   0.9500            0.5518 &   2.6035 f
  mprj/o_q[9] (net)                                      2   0.0109 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  -0.0116   0.1124   0.9500  -0.0010  -0.0010 &   2.6025 f
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.2520   0.9500            1.4096 &   4.0121 f
  mprj/o_q_dly[9] (net)                                  2   0.0248 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.2520   0.9500   0.0000   0.0003 &   4.0124 f
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             1.8531   0.9500            1.1605 &   5.1729 f
  mprj/wbs_dat_o[9] (net)                                1   0.2661 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.1729 f
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.0000   1.8693   0.9500   0.0000   0.0972 &   5.2701 f
  data arrival time                                                                                                  5.2701

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1701

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2775 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2775 

  slack (with derating applied) (MET)                                                                     7.1701 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4476 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2108 &   2.1764 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1264   0.9500            0.5618 &   2.7382 f
  mprj/o_q[22] (net)                                     2   0.0133 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0164   0.1264   0.9500  -0.0019  -0.0019 &   2.7364 f
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1634   0.9500            1.3390 &   4.0754 f
  mprj/o_q_dly[22] (net)                                 2   0.0100 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1634   0.9500   0.0000   0.0001 &   4.0755 f
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8047   0.9500            1.1147 &   5.1901 f
  mprj/wbs_dat_o[22] (net)                               1   0.2597 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.1901 f
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                -0.0693   1.8180   0.9500  -0.0057   0.0831 &   5.2733 f
  data arrival time                                                                                                  5.2733

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2733
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2783 

  slack (with derating applied) (MET)                                                                     7.1733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4516 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4887 &   2.4543 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0727   0.9500            0.5217 &   2.9760 f
  mprj/o_q[116] (net)                                    1   0.0044 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0727   0.9500   0.0000   0.0000 &   2.9760 f
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2351   0.9500            1.3842 &   4.3602 f
  mprj/o_q_dly[116] (net)                                2   0.0219 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2351   0.9500   0.0000   0.0003 &   4.3605 f
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2863   0.9500            0.8693 &   5.2298 f
  mprj/io_out[17] (net)                                  1   0.1858 
  mprj/io_out[17] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2298 f
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   1.2920   0.9500   0.0000   0.0470 &   5.2768 f
  data arrival time                                                                                                  5.2768

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2777 

  slack (with derating applied) (MET)                                                                     7.1768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4545 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4767 &   2.4423 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1032   0.9500            0.5451 &   2.9874 f
  mprj/o_q[117] (net)                                    2   0.0093 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1032   0.9500   0.0000   0.0001 &   2.9875 f
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2369   0.9500            1.3946 &   4.3822 f
  mprj/o_q_dly[117] (net)                                2   0.0222 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2369   0.9500   0.0000   0.0003 &   4.3825 f
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.2683   0.9500            0.8723 &   5.2548 f
  mprj/io_out[18] (net)                                  1   0.1824 
  mprj/io_out[18] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2548 f
  io_out[18] (net) 
  io_out[18] (out)                                                   -0.0228   1.2720   0.9500  -0.0123   0.0237 &   5.2785 f
  data arrival time                                                                                                  5.2785

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2791 

  slack (with derating applied) (MET)                                                                     7.1785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4576 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4559 &   2.4215 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1176   0.9500            0.5555 &   2.9769 f
  mprj/o_q[42] (net)                                     2   0.0118 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1176   0.9500   0.0000   0.0001 &   2.9771 f
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1237   0.9500            1.2995 &   4.2766 f
  mprj/o_q_dly[42] (net)                                 1   0.0045 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1237   0.9500   0.0000   0.0000 &   4.2766 f
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7154   0.9500            1.0577 &   5.3343 f
  mprj/la_data_out[10] (net)                             1   0.2471 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.3343 f
  la_data_out[10] (net) 
  la_data_out[10] (out)                                              -0.2015   1.7267   0.9500  -0.1238  -0.0535 &   5.2808 f
  data arrival time                                                                                                  5.2808

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2808
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2910 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2910 

  slack (with derating applied) (MET)                                                                     7.1808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4717 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4860 &   2.4516 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1111   0.9500            0.5508 &   3.0023 f
  mprj/o_q[119] (net)                                    2   0.0107 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1111   0.9500   0.0000   0.0001 &   3.0024 f
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1946   0.9500            1.3615 &   4.3640 f
  mprj/o_q_dly[119] (net)                                2   0.0151 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0155   0.1946   0.9500  -0.0016  -0.0016 &   4.3624 f
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3151   0.9500            0.8756 &   5.2380 f
  mprj/io_out[20] (net)                                  1   0.1903 
  mprj/io_out[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2380 f
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   1.3204   0.9500   0.0000   0.0459 &   5.2839 f
  data arrival time                                                                                                  5.2839

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2839
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1839

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2783 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2783 

  slack (with derating applied) (MET)                                                                     7.1839 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4622 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4248 &   2.3904 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0751   0.9500            0.5235 &   2.9139 f
  mprj/o_q[148] (net)                                    1   0.0048 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0751   0.9500   0.0000   0.0000 &   2.9139 f
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2012   0.9500            1.3565 &   4.2704 f
  mprj/o_q_dly[148] (net)                                2   0.0162 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2012   0.9500   0.0000   0.0002 &   4.2706 f
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4839   0.9500            0.9642 &   5.2348 f
  mprj/io_oeb[11] (net)                                  1   0.2146 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2348 f
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                   -0.1073   1.4925   0.9500  -0.0088   0.0524 &   5.2871 f
  data arrival time                                                                                                  5.2871

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1871

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2792 

  slack (with derating applied) (MET)                                                                     7.1871 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4663 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4355 &   2.4011 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0747   0.9500            0.5232 &   2.9243 f
  mprj/o_q[153] (net)                                    1   0.0047 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0747   0.9500   0.0000   0.0001 &   2.9244 f
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2359   0.9500            1.3855 &   4.3098 f
  mprj/o_q_dly[153] (net)                                2   0.0220 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2359   0.9500   0.0000   0.0003 &   4.3101 f
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4123   0.9500            0.9367 &   5.2469 f
  mprj/io_oeb[16] (net)                                  1   0.2043 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2469 f
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                   -0.0621   1.4188   0.9500  -0.0051   0.0491 &   5.2960 f
  data arrival time                                                                                                  5.2960

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2793 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2793 

  slack (with derating applied) (MET)                                                                     7.1960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4752 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4216 &   2.3872 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0729   0.9500            0.5218 &   2.9090 f
  mprj/o_q[146] (net)                                    1   0.0044 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0729   0.9500   0.0000   0.0000 &   2.9090 f
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2316   0.9500            1.3815 &   4.2906 f
  mprj/o_q_dly[146] (net)                                2   0.0213 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0325   0.2316   0.9500  -0.0033  -0.0031 &   4.2874 f
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0104   0.9500            1.2567 &   5.5441 f
  mprj/io_oeb[9] (net)                                   1   0.2910 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5441 f
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                    -0.5442   2.0202   0.9500  -0.3142  -0.2450 &   5.2991 f
  data arrival time                                                                                                  5.2991

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.2991
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1991

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3123 

  slack (with derating applied) (MET)                                                                     7.1991 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5114 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4156 &   2.3812 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0841   0.9500            0.5306 &   2.9119 f
  mprj/o_q[111] (net)                                    1   0.0062 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0841   0.9500   0.0000   0.0001 &   2.9119 f
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2128   0.9500            1.3694 &   4.2814 f
  mprj/o_q_dly[111] (net)                                2   0.0181 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2128   0.9500   0.0000   0.0002 &   4.2816 f
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4688   0.9500            0.9559 &   5.2375 f
  mprj/io_out[12] (net)                                  1   0.2119 
  mprj/io_out[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2375 f
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   1.4783   0.9500   0.0000   0.0637 &   5.3012 f
  data arrival time                                                                                                  5.3012

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3012
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2012

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2790 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2790 

  slack (with derating applied) (MET)                                                                     7.2012 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4802 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2241 &   2.1897 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0658   0.9500            0.5163 &   2.7060 f
  mprj/o_q[12] (net)                                     1   0.0033 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0658   0.9500   0.0000   0.0000 &   2.7060 f
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2033   0.9500            1.3556 &   4.0616 f
  mprj/o_q_dly[12] (net)                                 2   0.0165 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2033   0.9500   0.0000   0.0002 &   4.0619 f
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8788   0.9500            1.1629 &   5.2248 f
  mprj/wbs_dat_o[12] (net)                               1   0.2700 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2248 f
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                -0.0902   1.8936   0.9500  -0.0074   0.0878 &   5.3126 f
  data arrival time                                                                                                  5.3126

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3126
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2804 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2804 

  slack (with derating applied) (MET)                                                                     7.2126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4930 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4196 &   2.3852 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0847   0.9500            0.5311 &   2.9163 f
  mprj/o_q[108] (net)                                    1   0.0063 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0847   0.9500   0.0000   0.0000 &   2.9163 f
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2166   0.9500            1.3730 &   4.2893 f
  mprj/o_q_dly[108] (net)                                2   0.0187 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2166   0.9500   0.0000   0.0002 &   4.2896 f
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8615   0.9500            1.1662 &   5.4558 f
  mprj/io_out[9] (net)                                   1   0.2687 
  mprj/io_out[9] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4558 f
  io_out[9] (net) 
  io_out[9] (out)                                                    -0.3288   1.8723   0.9500  -0.2157  -0.1424 &   5.3134 f
  data arrival time                                                                                                  5.3134

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3134
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3024 

  slack (with derating applied) (MET)                                                                     7.2134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5157 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4252 &   2.3908 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0795   0.9500            0.5270 &   2.9178 f
  mprj/o_q[107] (net)                                    1   0.0055 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0795   0.9500   0.0000   0.0000 &   2.9178 f
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1662   0.9500            1.3266 &   4.2444 f
  mprj/o_q_dly[107] (net)                                2   0.0105 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1662   0.9500   0.0000   0.0001 &   4.2445 f
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9215   0.9500            1.1777 &   5.4221 f
  mprj/io_out[8] (net)                                   1   0.2769 
  mprj/io_out[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4221 f
  io_out[8] (net) 
  io_out[8] (out)                                                    -0.2998   1.9346   0.9500  -0.1910  -0.1066 &   5.3155 f
  data arrival time                                                                                                  5.3155

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2999 

  slack (with derating applied) (MET)                                                                     7.2155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5154 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4885 &   2.4541 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1191   0.9500            0.5566 &   3.0107 f
  mprj/o_q[157] (net)                                    2   0.0121 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1191   0.9500   0.0000   0.0001 &   3.0108 f
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1949   0.9500            1.3646 &   4.3754 f
  mprj/o_q_dly[157] (net)                                2   0.0152 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0240   0.1949   0.9500  -0.0026  -0.0026 &   4.3728 f
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.3505   0.9500            0.8932 &   5.2661 f
  mprj/io_oeb[20] (net)                                  1   0.1954 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2661 f
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   1.3567   0.9500   0.0000   0.0498 &   5.3158 f
  data arrival time                                                                                                  5.3158

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2801 

  slack (with derating applied) (MET)                                                                     7.2158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4959 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2234 &   2.1890 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1181   0.9500            0.5559 &   2.7449 f
  mprj/o_q[31] (net)                                     2   0.0119 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1181   0.9500   0.0000   0.0001 &   2.7450 f
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2229   0.9500            1.3888 &   4.1338 f
  mprj/o_q_dly[31] (net)                                 2   0.0198 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2229   0.9500   0.0000   0.0003 &   4.1340 f
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7406   0.9500            1.0970 &   5.2311 f
  mprj/wbs_dat_o[31] (net)                               1   0.2502 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2311 f
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   1.7541   0.9500   0.0000   0.0851 &   5.3162 f
  data arrival time                                                                                                  5.3162

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2798 

  slack (with derating applied) (MET)                                                                     7.2162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4960 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2108 &   2.1764 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1457   0.9500            0.5757 &   2.7521 f
  mprj/o_q[21] (net)                                     2   0.0166 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0173   0.1457   0.9500  -0.0018  -0.0017 &   2.7504 f
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1861   0.9500            1.3659 &   4.1163 f
  mprj/o_q_dly[21] (net)                                 2   0.0137 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1861   0.9500   0.0000   0.0001 &   4.1164 f
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8478   0.9500            1.1456 &   5.2620 f
  mprj/wbs_dat_o[21] (net)                               1   0.2664 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2620 f
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                -0.1100   1.8609   0.9500  -0.0254   0.0637 &   5.3258 f
  data arrival time                                                                                                  5.3258

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2832 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2832 

  slack (with derating applied) (MET)                                                                     7.2258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5089 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4157 &   2.3813 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0658   0.9500            0.5163 &   2.8975 f
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0658   0.9500   0.0000   0.0000 &   2.8976 f
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2098   0.9500            1.3614 &   4.2590 f
  mprj/o_q_dly[149] (net)                                2   0.0176 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2098   0.9500   0.0000   0.0002 &   4.2592 f
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6631   0.9500            1.0617 &   5.3210 f
  mprj/io_oeb[12] (net)                                  1   0.2355 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3210 f
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                   -0.1813   1.6720   0.9500  -0.0592   0.0082 &   5.3291 f
  data arrival time                                                                                                  5.3291

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2867 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2867 

  slack (with derating applied) (MET)                                                                     7.2291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5158 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3685 &   2.3341 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0964   0.9500            0.5402 &   2.8743 f
  mprj/o_q[37] (net)                                     1   0.0082 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0964   0.9500   0.0000   0.0001 &   2.8744 f
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1707   0.9500            1.3354 &   4.2098 f
  mprj/o_q_dly[37] (net)                                 2   0.0112 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1707   0.9500   0.0000   0.0001 &   4.2099 f
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8667   0.9500            1.1504 &   5.3603 f
  mprj/la_data_out[5] (net)                              1   0.2689 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.3603 f
  la_data_out[5] (net) 
  la_data_out[5] (out)                                               -0.2031   1.8796   0.9500  -0.1142  -0.0309 &   5.3294 f
  data arrival time                                                                                                  5.3294

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2925 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2925 

  slack (with derating applied) (MET)                                                                     7.2294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5219 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4510 &   2.4166 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0680   0.9500            0.5180 &   2.9346 f
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0680   0.9500   0.0000   0.0000 &   2.9346 f
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2445   0.9500            1.3902 &   4.3248 f
  mprj/o_q_dly[115] (net)                                2   0.0235 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2445   0.9500   0.0000   0.0003 &   4.3251 f
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4316   0.9500            0.9439 &   5.2690 f
  mprj/io_out[16] (net)                                  1   0.2065 
  mprj/io_out[16] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2690 f
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   1.4402   0.9500   0.0000   0.0615 &   5.3306 f
  data arrival time                                                                                                  5.3306

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3306
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2806 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2806 

  slack (with derating applied) (MET)                                                                     7.2306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5111 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2285 &   2.1941 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0870   0.9500            0.5329 &   2.7270 f
  mprj/o_q[15] (net)                                     1   0.0067 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0870   0.9500   0.0000   0.0001 &   2.7270 f
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2402   0.9500            1.3924 &   4.1194 f
  mprj/o_q_dly[15] (net)                                 2   0.0228 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0794   0.2402   0.9500  -0.0082  -0.0083 &   4.1111 f
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8097   0.9500            1.1394 &   5.2505 f
  mprj/wbs_dat_o[15] (net)                               1   0.2604 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2505 f
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                -0.0952   1.8239   0.9500  -0.0078   0.0817 &   5.3322 f
  data arrival time                                                                                                  5.3322

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2823 

  slack (with derating applied) (MET)                                                                     7.2322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5146 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5084 &   2.4740 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0708   0.9500            0.5202 &   2.9941 f
  mprj/o_q[165] (net)                                    1   0.0041 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0708   0.9500   0.0000   0.0000 &   2.9942 f
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1747   0.9500            1.3316 &   4.3258 f
  mprj/o_q_dly[165] (net)                                2   0.0119 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0361   0.1747   0.9500  -0.0039  -0.0040 &   4.3219 f
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2316   0.9500            1.3535 &   5.6753 f
  mprj/io_oeb[28] (net)                                  1   0.3227 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6753 f
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                   -0.7101   2.2441   0.9500  -0.4245  -0.3429 &   5.3325 f
  data arrival time                                                                                                  5.3325

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3257 

  slack (with derating applied) (MET)                                                                     7.2325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5582 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4248 &   2.3904 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0769   0.9500            0.5249 &   2.9154 f
  mprj/o_q[109] (net)                                    1   0.0051 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0769   0.9500   0.0000   0.0000 &   2.9154 f
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1954   0.9500            1.3518 &   4.2672 f
  mprj/o_q_dly[109] (net)                                2   0.0153 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1954   0.9500   0.0000   0.0002 &   4.2674 f
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5702   0.9500            1.0025 &   5.2699 f
  mprj/io_out[10] (net)                                  1   0.2265 
  mprj/io_out[10] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.2699 f
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   1.5807   0.9500   0.0000   0.0716 &   5.3414 f
  data arrival time                                                                                                  5.3414

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2811 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2811 

  slack (with derating applied) (MET)                                                                     7.2414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5226 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.2245 &   2.1901 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1041   0.9500            0.5457 &   2.7358 f
  mprj/o_q[13] (net)                                     2   0.0095 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1041   0.9500   0.0000   0.0001 &   2.7359 f
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2209   0.9500            1.3824 &   4.1183 f
  mprj/o_q_dly[13] (net)                                 2   0.0195 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2209   0.9500   0.0000   0.0002 &   4.1186 f
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8205   0.9500            1.1369 &   5.2555 f
  mprj/wbs_dat_o[13] (net)                               1   0.2616 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2555 f
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                -0.0541   1.8356   0.9500  -0.0044   0.0886 &   5.3441 f
  data arrival time                                                                                                  5.3441

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3441
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2817 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2817 

  slack (with derating applied) (MET)                                                                     7.2441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5258 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5477 &   2.5133 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1373   0.9500            0.5697 &   3.0830 f
  mprj/o_q[55] (net)                                     2   0.0152 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0338   0.1373   0.9500  -0.0038  -0.0038 &   3.0791 f
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1856   0.9500            1.3626 &   4.4417 f
  mprj/o_q_dly[55] (net)                                 2   0.0137 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1856   0.9500   0.0000   0.0002 &   4.4419 f
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1725   0.9500            1.3330 &   5.7749 f
  mprj/la_data_out[23] (net)                             1   0.3148 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7749 f
  la_data_out[23] (net) 
  la_data_out[23] (out)                                              -0.8517   2.1825   0.9500  -0.4811  -0.4210 &   5.3539 f
  data arrival time                                                                                                  5.3539

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3328 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3328 

  slack (with derating applied) (MET)                                                                     7.2539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5868 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4961 &   2.4617 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0785   0.9500            0.5262 &   2.9879 f
  mprj/o_q[164] (net)                                    1   0.0053 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0785   0.9500   0.0000   0.0001 &   2.9879 f
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2027   0.9500            1.3588 &   4.3467 f
  mprj/o_q_dly[164] (net)                                2   0.0164 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0136   0.2027   0.9500  -0.0015  -0.0014 &   4.3453 f
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8879   0.9500            1.1750 &   5.5203 f
  mprj/io_oeb[27] (net)                                  1   0.2724 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5203 f
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                   -0.3892   1.8990   0.9500  -0.2323  -0.1577 &   5.3626 f
  data arrival time                                                                                                  5.3626

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3626
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3069 

  slack (with derating applied) (MET)                                                                     7.2626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5694 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6234 &   2.5890 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0943   0.9500            0.5386 &   3.1275 f
  mprj/o_q[83] (net)                                     2   0.0079 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0943   0.9500   0.0000   0.0001 &   3.1276 f
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2411   0.9500            1.3952 &   4.5228 f
  mprj/o_q_dly[83] (net)                                 2   0.0229 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0297   0.2411   0.9500  -0.0030  -0.0028 &   4.5200 f
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0944   0.9500            1.3002 &   5.8201 f
  mprj/la_data_out[51] (net)                             1   0.3029 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8201 f
  la_data_out[51] (net) 
  la_data_out[51] (out)                                              -1.0208   2.1065   0.9500  -0.5208  -0.4515 &   5.3686 f
  data arrival time                                                                                                  5.3686

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3377 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3377 

  slack (with derating applied) (MET)                                                                     7.2686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6063 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4922 &   2.4578 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1083   0.9500            0.5488 &   3.0066 f
  mprj/o_q[158] (net)                                    2   0.0102 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1083   0.9500   0.0000   0.0001 &   3.0067 f
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1918   0.9500            1.3581 &   4.3648 f
  mprj/o_q_dly[158] (net)                                2   0.0147 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0538   0.1918   0.9500  -0.0058  -0.0059 &   4.3589 f
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.4662   0.9500            0.9495 &   5.3084 f
  mprj/io_oeb[21] (net)                                  1   0.2117 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3084 f
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   1.4748   0.9500   0.0000   0.0621 &   5.3705 f
  data arrival time                                                                                                  5.3705

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3705
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2705

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2833 

  slack (with derating applied) (MET)                                                                     7.2705 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5538 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5104 &   2.4760 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0683   0.9500            0.5182 &   2.9942 f
  mprj/o_q[128] (net)                                    1   0.0037 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0683   0.9500   0.0000   0.0000 &   2.9942 f
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1921   0.9500            1.3464 &   4.3407 f
  mprj/o_q_dly[128] (net)                                2   0.0147 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0516   0.1921   0.9500  -0.0057  -0.0059 &   4.3348 f
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1922   0.9500            1.3283 &   5.6631 f
  mprj/io_out[29] (net)                                  1   0.3156 
  mprj/io_out[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6631 f
  io_out[29] (net) 
  io_out[29] (out)                                                   -0.6297   2.2077   0.9500  -0.3800  -0.2886 &   5.3744 f
  data arrival time                                                                                                  5.3744

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3235 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3235 

  slack (with derating applied) (MET)                                                                     7.2744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5979 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4263 &   2.3919 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0751   0.9500            0.5236 &   2.9154 f
  mprj/o_q[114] (net)                                    1   0.0048 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0751   0.9500   0.0000   0.0001 &   2.9155 f
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2192   0.9500            1.3725 &   4.2879 f
  mprj/o_q_dly[114] (net)                                2   0.0192 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2192   0.9500   0.0000   0.0003 &   4.2882 f
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5805   0.9500            1.0150 &   5.3033 f
  mprj/io_out[15] (net)                                  1   0.2281 
  mprj/io_out[15] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3033 f
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   1.5919   0.9500   0.0000   0.0729 &   5.3761 f
  data arrival time                                                                                                  5.3761

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2761

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2830 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2830 

  slack (with derating applied) (MET)                                                                     7.2761 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5591 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4979 &   2.4635 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0920   0.9500            0.5368 &   3.0003 f
  mprj/o_q[120] (net)                                    1   0.0075 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0920   0.9500   0.0000   0.0001 &   3.0004 f
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1853   0.9500            1.3471 &   4.3475 f
  mprj/o_q_dly[120] (net)                                2   0.0136 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0363   0.1853   0.9500  -0.0037  -0.0037 &   4.3438 f
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5532   0.9500            0.9994 &   5.3432 f
  mprj/io_out[21] (net)                                  1   0.2251 
  mprj/io_out[21] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3432 f
  io_out[21] (net) 
  io_out[21] (out)                                                   -0.1255   1.5609   0.9500  -0.0251   0.0347 &   5.3779 f
  data arrival time                                                                                                  5.3779

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2861 

  slack (with derating applied) (MET)                                                                     7.2779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5640 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.1760 &   2.1416 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1099   0.9500            0.5499 &   2.6915 f
  mprj/o_q[17] (net)                                     2   0.0105 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1099   0.9500   0.0000   0.0001 &   2.6916 f
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2015   0.9500            1.3673 &   4.0588 f
  mprj/o_q_dly[17] (net)                                 2   0.0162 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0622   0.2015   0.9500  -0.0069  -0.0071 &   4.0518 f
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0135   0.9500            1.2361 &   5.2879 f
  mprj/wbs_dat_o[17] (net)                               1   0.2901 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.2879 f
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                -0.1021   2.0281   0.9500  -0.0084   0.0917 &   5.3796 f
  data arrival time                                                                                                  5.3796

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2847 

  slack (with derating applied) (MET)                                                                     7.2796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5643 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6186 &   2.5842 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1157   0.9500            0.5541 &   3.1383 f
  mprj/o_q[52] (net)                                     2   0.0115 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0200   0.1157   0.9500  -0.0021  -0.0021 &   3.1362 f
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1562   0.9500            1.3289 &   4.4650 f
  mprj/o_q_dly[52] (net)                                 1   0.0088 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0486   0.1562   0.9500  -0.0053  -0.0055 &   4.4595 f
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2668   0.9500            1.3756 &   5.8351 f
  mprj/la_data_out[20] (net)                             1   0.3285 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8351 f
  la_data_out[20] (net) 
  la_data_out[20] (out)                                              -0.9115   2.2769   0.9500  -0.5148  -0.4535 &   5.3816 f
  data arrival time                                                                                                  5.3816

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3816
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2816

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3382 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3382 

  slack (with derating applied) (MET)                                                                     7.2816 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6198 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3918 &   2.3574 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1084   0.9500            0.5488 &   2.9063 f
  mprj/o_q[33] (net)                                     2   0.0102 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1084   0.9500   0.0000   0.0001 &   2.9064 f
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2096   0.9500            1.3740 &   4.2804 f
  mprj/o_q_dly[33] (net)                                 2   0.0176 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2096   0.9500   0.0000   0.0002 &   4.2806 f
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8807   0.9500            1.1722 &   5.4528 f
  mprj/la_data_out[1] (net)                              1   0.2713 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4528 f
  la_data_out[1] (net) 
  la_data_out[1] (out)                                               -0.2570   1.8928   0.9500  -0.1436  -0.0623 &   5.3905 f
  data arrival time                                                                                                  5.3905

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2988 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2988 

  slack (with derating applied) (MET)                                                                     7.2905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5893 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.3952 &   2.3608 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0890   0.9500            0.5344 &   2.8952 f
  mprj/o_q[32] (net)                                     1   0.0070 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0890   0.9500   0.0000   0.0001 &   2.8953 f
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1968   0.9500            1.3566 &   4.2518 f
  mprj/o_q_dly[32] (net)                                 2   0.0155 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1968   0.9500   0.0000   0.0002 &   4.2520 f
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8765   0.9500            1.1648 &   5.4168 f
  mprj/la_data_out[0] (net)                              1   0.2705 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4168 f
  la_data_out[0] (net) 
  la_data_out[0] (out)                                               -0.1900   1.8886   0.9500  -0.1086  -0.0257 &   5.3911 f
  data arrival time                                                                                                  5.3911

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3911
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2911

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2952 

  slack (with derating applied) (MET)                                                                     7.2911 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5862 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6185 &   2.5841 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0810   0.9500            0.5281 &   3.1122 f
  mprj/o_q[53] (net)                                     1   0.0057 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0810   0.9500   0.0000   0.0000 &   3.1123 f
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1893   0.9500            1.3475 &   4.4598 f
  mprj/o_q_dly[53] (net)                                 2   0.0142 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0568   0.1893   0.9500  -0.0065  -0.0067 &   4.4531 f
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5093   0.9500            0.9762 &   5.4293 f
  mprj/la_data_out[21] (net)                             1   0.2187 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4293 f
  la_data_out[21] (net) 
  la_data_out[21] (out)                                              -0.1378   1.5172   0.9500  -0.0877  -0.0321 &   5.3972 f
  data arrival time                                                                                                  5.3972

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2940 

  slack (with derating applied) (MET)                                                                     7.2972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5912 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4252 &   2.3908 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0658   0.9500            0.5162 &   2.9071 f
  mprj/o_q[145] (net)                                    1   0.0033 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0658   0.9500   0.0000   0.0000 &   2.9071 f
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1656   0.9500            1.3221 &   4.2292 f
  mprj/o_q_dly[145] (net)                                2   0.0104 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1656   0.9500   0.0000   0.0001 &   4.2293 f
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0938   0.9500            1.2751 &   5.5045 f
  mprj/io_oeb[8] (net)                                   1   0.3024 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5045 f
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                    -0.3082   2.1059   0.9500  -0.1934  -0.1072 &   5.3973 f
  data arrival time                                                                                                  5.3973

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3044 

  slack (with derating applied) (MET)                                                                     7.2973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6017 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4152 &   2.3808 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0722   0.9500            0.5213 &   2.9021 f
  mprj/o_q[150] (net)                                    1   0.0043 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0722   0.9500   0.0000   0.0000 &   2.9021 f
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2338   0.9500            1.3831 &   4.2851 f
  mprj/o_q_dly[150] (net)                                2   0.0217 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2338   0.9500   0.0000   0.0003 &   4.2855 f
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6169   0.9500            1.0360 &   5.3214 f
  mprj/io_oeb[13] (net)                                  1   0.2331 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3214 f
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   1.6291   0.9500   0.0000   0.0770 &   5.3984 f
  data arrival time                                                                                                  5.3984

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.3984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2841 

  slack (with derating applied) (MET)                                                                     7.2984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5826 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4069 &   2.3725 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0713   0.9500            0.5205 &   2.8931 f
  mprj/o_q[112] (net)                                    1   0.0042 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0713   0.9500   0.0000   0.0000 &   2.8931 f
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2847   0.9500            1.4227 &   4.3158 f
  mprj/o_q_dly[112] (net)                                2   0.0304 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2847   0.9500   0.0000   0.0006 &   4.3164 f
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.5426   0.9500            1.0126 &   5.3290 f
  mprj/io_out[13] (net)                                  1   0.2224 
  mprj/io_out[13] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3290 f
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   1.5536   0.9500   0.0000   0.0710 &   5.4000 f
  data arrival time                                                                                                  5.4000

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2842 

  slack (with derating applied) (MET)                                                                     7.3000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5842 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6168 &   2.5824 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0785   0.9500            0.5262 &   3.1086 f
  mprj/o_q[54] (net)                                     1   0.0053 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0195   0.0785   0.9500  -0.0022  -0.0022 &   3.1063 f
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1904   0.9500            1.3479 &   4.4542 f
  mprj/o_q_dly[54] (net)                                 2   0.0144 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0472   0.1904   0.9500  -0.0051  -0.0052 &   4.4490 f
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5390   0.9500            0.9915 &   5.4405 f
  mprj/la_data_out[22] (net)                             1   0.2228 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4405 f
  la_data_out[22] (net) 
  la_data_out[22] (out)                                              -0.1425   1.5475   0.9500  -0.0932  -0.0350 &   5.4055 f
  data arrival time                                                                                                  5.4055

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4055
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2951 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2951 

  slack (with derating applied) (MET)                                                                     7.3055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6006 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4957 &   2.4613 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0803   0.9500            0.5276 &   2.9889 f
  mprj/o_q[121] (net)                                    1   0.0056 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0803   0.9500   0.0000   0.0001 &   2.9889 f
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2296   0.9500            1.3821 &   4.3710 f
  mprj/o_q_dly[121] (net)                                2   0.0209 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.1422   0.2296   0.9500  -0.0204  -0.0212 &   4.3498 f
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7275   0.9500            1.1025 &   5.4523 f
  mprj/io_out[22] (net)                                  1   0.2496 
  mprj/io_out[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4523 f
  io_out[22] (net) 
  io_out[22] (out)                                                   -0.1944   1.7366   0.9500  -0.1114  -0.0437 &   5.4086 f
  data arrival time                                                                                                  5.4086

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2985 

  slack (with derating applied) (MET)                                                                     7.3086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6071 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5474 &   2.5130 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1028   0.9500            0.5449 &   3.0578 f
  mprj/o_q[58] (net)                                     1   0.0093 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1028   0.9500   0.0000   0.0001 &   3.0579 f
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1674   0.9500            1.3344 &   4.3924 f
  mprj/o_q_dly[58] (net)                                 2   0.0107 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1674   0.9500   0.0000   0.0001 &   4.3925 f
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6289   0.9500            1.0316 &   5.4241 f
  mprj/la_data_out[26] (net)                             1   0.2352 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4241 f
  la_data_out[26] (net) 
  la_data_out[26] (out)                                              -0.1303   1.6378   0.9500  -0.0778  -0.0144 &   5.4097 f
  data arrival time                                                                                                  5.4097

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4097
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2929 

  slack (with derating applied) (MET)                                                                     7.3097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6026 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5895 &   2.5551 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0709   0.9500            0.5202 &   3.0754 f
  mprj/o_q[62] (net)                                     1   0.0041 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0709   0.9500   0.0000   0.0000 &   3.0754 f
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1666   0.9500            1.3245 &   4.3999 f
  mprj/o_q_dly[62] (net)                                 2   0.0106 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1666   0.9500   0.0000   0.0001 &   4.4000 f
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6330   0.9500            1.0267 &   5.4267 f
  mprj/la_data_out[30] (net)                             1   0.2351 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4267 f
  la_data_out[30] (net) 
  la_data_out[30] (out)                                              -0.1338   1.6439   0.9500  -0.0764  -0.0073 &   5.4194 f
  data arrival time                                                                                                  5.4194

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4194
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3194

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2933 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2933 

  slack (with derating applied) (MET)                                                                     7.3194 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6127 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4225 &   2.3881 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0739   0.9500            0.5226 &   2.9107 f
  mprj/o_q[151] (net)                                    1   0.0046 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0739   0.9500   0.0000   0.0001 &   2.9107 f
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2199   0.9500            1.3726 &   4.2833 f
  mprj/o_q_dly[151] (net)                                2   0.0193 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2199   0.9500   0.0000   0.0003 &   4.2836 f
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8648   0.9500            1.1535 &   5.4371 f
  mprj/io_oeb[14] (net)                                  1   0.2674 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4371 f
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                   -0.1753   1.8822   0.9500  -0.0989  -0.0068 &   5.4304 f
  data arrival time                                                                                                  5.4304

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3304

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2962 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2962 

  slack (with derating applied) (MET)                                                                     7.3304 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6266 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5469 &   2.5125 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1557   0.9500            0.5829 &   3.0955 f
  mprj/o_q[57] (net)                                     2   0.0183 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0361   0.1557   0.9500  -0.0041  -0.0040 &   3.0914 f
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2316   0.9500            1.4084 &   4.4998 f
  mprj/o_q_dly[57] (net)                                 2   0.0213 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.1075   0.2316   0.9500  -0.0114  -0.0117 &   4.4882 f
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1953   0.9500            1.3583 &   5.8465 f
  mprj/la_data_out[25] (net)                             1   0.3182 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8465 f
  la_data_out[25] (net) 
  la_data_out[25] (out)                                              -0.8301   2.2056   0.9500  -0.4681  -0.4056 &   5.4409 f
  data arrival time                                                                                                  5.4409

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3409

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3373 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3373 

  slack (with derating applied) (MET)                                                                     7.3409 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6782 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6154 &   2.5810 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0729   0.9500            0.5219 &   3.1029 f
  mprj/o_q[65] (net)                                     1   0.0044 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0729   0.9500   0.0000   0.0000 &   3.1029 f
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2131   0.9500            1.3664 &   4.4693 f
  mprj/o_q_dly[65] (net)                                 2   0.0181 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0385   0.2131   0.9500  -0.0049  -0.0049 &   4.4645 f
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8182   0.9500            1.1465 &   5.6110 f
  mprj/la_data_out[33] (net)                             1   0.2628 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6110 f
  la_data_out[33] (net) 
  la_data_out[33] (out)                                              -0.3720   1.8282   0.9500  -0.2215  -0.1550 &   5.4560 f
  data arrival time                                                                                                  5.4560

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4560
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3560

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3110 

  slack (with derating applied) (MET)                                                                     7.3560 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6670 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4240 &   2.3896 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1315   0.9500            0.5655 &   2.9551 f
  mprj/o_q[113] (net)                                    2   0.0142 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1315   0.9500   0.0000   0.0002 &   2.9553 f
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1980   0.9500            1.3716 &   4.3269 f
  mprj/o_q_dly[113] (net)                                2   0.0157 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1980   0.9500   0.0000   0.0002 &   4.3271 f
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6703   0.9500            1.0560 &   5.3830 f
  mprj/io_out[14] (net)                                  1   0.2357 
  mprj/io_out[14] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3830 f
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   1.6822   0.9500   0.0000   0.0783 &   5.4614 f
  data arrival time                                                                                                  5.4614

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2874 

  slack (with derating applied) (MET)                                                                     7.3614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6488 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4959 &   2.4615 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0796   0.9500            0.5271 &   2.9885 f
  mprj/o_q[159] (net)                                    1   0.0055 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0796   0.9500   0.0000   0.0001 &   2.9886 f
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1997   0.9500            1.3564 &   4.3450 f
  mprj/o_q_dly[159] (net)                                2   0.0160 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1997   0.9500   0.0000   0.0002 &   4.3452 f
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6537   0.9500            1.0473 &   5.3925 f
  mprj/io_oeb[22] (net)                                  1   0.2333 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.3925 f
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                   -0.0506   1.6654   0.9500  -0.0042   0.0731 &   5.4656 f
  data arrival time                                                                                                  5.4656

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4656
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2881 

  slack (with derating applied) (MET)                                                                     7.3656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6537 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5083 &   2.4739 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0698   0.9500            0.5193 &   2.9932 f
  mprj/o_q[127] (net)                                    1   0.0039 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0698   0.9500   0.0000   0.0000 &   2.9933 f
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1751   0.9500            1.3317 &   4.3250 f
  mprj/o_q_dly[127] (net)                                2   0.0119 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0360   0.1751   0.9500  -0.0039  -0.0040 &   4.3209 f
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2156   0.9500            1.3438 &   5.6648 f
  mprj/io_out[28] (net)                                  1   0.3202 
  mprj/io_out[28] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6648 f
  io_out[28] (net) 
  io_out[28] (out)                                                   -0.4924   2.2281   0.9500  -0.2783  -0.1904 &   5.4744 f
  data arrival time                                                                                                  5.4744

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3178 

  slack (with derating applied) (MET)                                                                     7.3744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6922 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5896 &   2.5552 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0833   0.9500            0.5299 &   3.0851 f
  mprj/o_q[61] (net)                                     1   0.0061 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0833   0.9500   0.0000   0.0001 &   3.0852 f
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1684   0.9500            1.3296 &   4.4147 f
  mprj/o_q_dly[61] (net)                                 2   0.0108 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1684   0.9500   0.0000   0.0001 &   4.4148 f
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.5974   0.9500            1.0149 &   5.4297 f
  mprj/la_data_out[29] (net)                             1   0.2292 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.4297 f
  la_data_out[29] (net) 
  la_data_out[29] (out)                                              -0.0716   1.6072   0.9500  -0.0184   0.0499 &   5.4796 f
  data arrival time                                                                                                  5.4796

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2903 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2903 

  slack (with derating applied) (MET)                                                                     7.3796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6699 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4983 &   2.4639 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0809   0.9500            0.5281 &   2.9920 f
  mprj/o_q[163] (net)                                    1   0.0057 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0809   0.9500   0.0000   0.0001 &   2.9920 f
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2171   0.9500            1.3723 &   4.3643 f
  mprj/o_q_dly[163] (net)                                2   0.0188 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0317   0.2171   0.9500  -0.0038  -0.0037 &   4.3606 f
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6721   0.9500            1.0651 &   5.4258 f
  mprj/io_oeb[26] (net)                                  1   0.2365 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4258 f
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                   -0.1209   1.6825   0.9500  -0.0099   0.0647 &   5.4905 f
  data arrival time                                                                                                  5.4905

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.4905
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3905

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2904 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2904 

  slack (with derating applied) (MET)                                                                     7.3905 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6809 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.5482 &   2.5138 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1139   0.9500            0.5528 &   3.0666 f
  mprj/o_q[60] (net)                                     2   0.0112 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1139   0.9500   0.0000   0.0001 &   3.0668 f
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2256   0.9500            1.3894 &   4.4562 f
  mprj/o_q_dly[60] (net)                                 2   0.0203 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0152   0.2256   0.9500  -0.0016  -0.0014 &   4.4548 f
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7586   0.9500            1.1089 &   5.5637 f
  mprj/la_data_out[28] (net)                             1   0.2532 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5637 f
  la_data_out[28] (net) 
  la_data_out[28] (out)                                              -0.2321   1.7702   0.9500  -0.1311  -0.0584 &   5.5052 f
  data arrival time                                                                                                  5.5052

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3037 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3037 

  slack (with derating applied) (MET)                                                                     7.4052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7089 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6164 &   2.5820 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1010   0.9500            0.5435 &   3.1255 f
  mprj/o_q[68] (net)                                     2   0.0090 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1010   0.9500   0.0000   0.0001 &   3.1256 f
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2661   0.9500            1.4168 &   4.5424 f
  mprj/o_q_dly[68] (net)                                 2   0.0272 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2661   0.9500   0.0000   0.0004 &   4.5428 f
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.2784   0.9500            1.4095 &   5.9523 f
  mprj/la_data_out[36] (net)                             1   0.3300 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9523 f
  la_data_out[36] (net) 
  la_data_out[36] (out)                                              -0.8587   2.2895   0.9500  -0.4896  -0.4192 &   5.5332 f
  data arrival time                                                                                                  5.5332

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5332
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4332

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3428 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3428 

  slack (with derating applied) (MET)                                                                     7.4332 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7759 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4897 &   2.4553 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0841   0.9500            0.5306 &   2.9859 f
  mprj/o_q[162] (net)                                    1   0.0062 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0841   0.9500   0.0000   0.0000 &   2.9860 f
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2888   0.9500            1.4297 &   4.4156 f
  mprj/o_q_dly[162] (net)                                2   0.0311 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0537   0.2888   0.9500  -0.0064  -0.0060 &   4.4096 f
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.6157   0.9500            1.0501 &   5.4597 f
  mprj/io_oeb[25] (net)                                  1   0.2329 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4597 f
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   1.6286   0.9500   0.0000   0.0789 &   5.5386 f
  data arrival time                                                                                                  5.5386

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5386
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2922 

  slack (with derating applied) (MET)                                                                     7.4386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7308 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6069 &   2.5725 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0685   0.9500            0.5184 &   3.0909 f
  mprj/o_q[63] (net)                                     1   0.0037 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0685   0.9500   0.0000   0.0000 &   3.0909 f
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1632   0.9500            1.3208 &   4.4117 f
  mprj/o_q_dly[63] (net)                                 2   0.0100 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1632   0.9500   0.0000   0.0001 &   4.4118 f
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9073   0.9500            1.1823 &   5.5941 f
  mprj/la_data_out[31] (net)                             1   0.2760 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5941 f
  la_data_out[31] (net) 
  la_data_out[31] (out)                                              -0.2058   1.9168   0.9500  -0.1198  -0.0480 &   5.5462 f
  data arrival time                                                                                                  5.5462

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5462
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4462

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3045 

  slack (with derating applied) (MET)                                                                     7.4462 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7507 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4291 &   2.3947 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0749   0.9500            0.5234 &   2.9181 f
  mprj/o_q[144] (net)                                    1   0.0048 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0749   0.9500   0.0000   0.0001 &   2.9181 f
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1285   0.9500            1.2907 &   4.2088 f
  mprj/o_q_dly[144] (net)                                1   0.0051 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1285   0.9500   0.0000   0.0001 &   4.2089 f
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0647   0.9500            1.2372 &   5.4460 f
  mprj/io_oeb[7] (net)                                   1   0.2966 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4460 f
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   2.0816   0.9500   0.0000   0.1076 &   5.5537 f
  data arrival time                                                                                                  5.5537

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4537

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2923 

  slack (with derating applied) (MET)                                                                     7.4537 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7460 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6166 &   2.5822 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0877   0.9500            0.5334 &   3.1156 f
  mprj/o_q[64] (net)                                     1   0.0068 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0877   0.9500   0.0000   0.0001 &   3.1157 f
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2502   0.9500            1.4004 &   4.5161 f
  mprj/o_q_dly[64] (net)                                 2   0.0245 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2502   0.9500   0.0000   0.0005 &   4.5165 f
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7866   0.9500            1.1317 &   5.6482 f
  mprj/la_data_out[32] (net)                             1   0.2574 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6482 f
  la_data_out[32] (net) 
  la_data_out[32] (out)                                              -0.2338   1.7984   0.9500  -0.1562  -0.0813 &   5.5669 f
  data arrival time                                                                                                  5.5669

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3094 

  slack (with derating applied) (MET)                                                                     7.4669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7764 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4706 &   2.4362 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0859   0.9500            0.5320 &   2.9682 f
  mprj/o_q[122] (net)                                    1   0.0065 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0079   0.0859   0.9500  -0.0009  -0.0009 &   2.9673 f
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2444   0.9500            1.3954 &   4.3626 f
  mprj/o_q_dly[122] (net)                                2   0.0235 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0384   0.2444   0.9500  -0.0040  -0.0038 &   4.3588 f
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2671   0.9500            1.3754 &   5.7342 f
  mprj/io_out[23] (net)                                  1   0.3257 
  mprj/io_out[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7342 f
  io_out[23] (net) 
  io_out[23] (out)                                                   -0.4867   2.2854   0.9500  -0.2691  -0.1668 &   5.5674 f
  data arrival time                                                                                                  5.5674

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5674
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3219 

  slack (with derating applied) (MET)                                                                     7.4674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7893 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6134 &   2.5790 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0971   0.9500            0.5407 &   3.1197 f
  mprj/o_q[66] (net)                                     1   0.0083 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0971   0.9500   0.0000   0.0001 &   3.1198 f
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1857   0.9500            1.3490 &   4.4688 f
  mprj/o_q_dly[66] (net)                                 2   0.0137 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1857   0.9500   0.0000   0.0001 &   4.4689 f
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.6566   0.9500            1.0465 &   5.5154 f
  mprj/la_data_out[34] (net)                             1   0.2387 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5154 f
  la_data_out[34] (net) 
  la_data_out[34] (out)                                              -0.0804   1.6669   0.9500  -0.0145   0.0590 &   5.5744 f
  data arrival time                                                                                                  5.5744

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5744
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2949 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2949 

  slack (with derating applied) (MET)                                                                     7.4744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7694 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4254 &   2.3910 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0648   0.9500            0.5155 &   2.9065 f
  mprj/o_q[106] (net)                                    1   0.0031 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0648   0.9500   0.0000   0.0000 &   2.9065 f
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1545   0.9500            1.3120 &   4.2185 f
  mprj/o_q_dly[106] (net)                                2   0.0086 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1545   0.9500   0.0000   0.0001 &   4.2185 f
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.0713   0.9500            1.2467 &   5.4652 f
  mprj/io_out[7] (net)                                   1   0.2974 
  mprj/io_out[7] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.4652 f
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   2.0889   0.9500   0.0000   0.1099 &   5.5751 f
  data arrival time                                                                                                  5.5751

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4751

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2934 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2934 

  slack (with derating applied) (MET)                                                                     7.4751 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7686 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4958 &   2.4614 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0655   0.9500            0.5160 &   2.9774 f
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0655   0.9500   0.0000   0.0000 &   2.9775 f
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1947   0.9500            1.3479 &   4.3254 f
  mprj/o_q_dly[160] (net)                                2   0.0151 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0133   0.1947   0.9500  -0.0014  -0.0014 &   4.3240 f
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.9226   0.9500            1.1834 &   5.5074 f
  mprj/io_oeb[23] (net)                                  1   0.2764 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5074 f
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                   -0.1127   1.9384   0.9500  -0.0247   0.0732 &   5.5806 f
  data arrival time                                                                                                  5.5806

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2965 

  slack (with derating applied) (MET)                                                                     7.4806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7770 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6174 &   2.5830 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0960   0.9500            0.5399 &   3.1229 f
  mprj/o_q[71] (net)                                     2   0.0081 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0960   0.9500   0.0000   0.0001 &   3.1230 f
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3146   0.9500            1.4533 &   4.5763 f
  mprj/o_q_dly[71] (net)                                 2   0.0355 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0519   0.3146   0.9500  -0.0074  -0.0071 &   4.5691 f
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8275   0.9500            1.1798 &   5.7490 f
  mprj/la_data_out[39] (net)                             1   0.2641 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7490 f
  la_data_out[39] (net) 
  la_data_out[39] (out)                                              -0.3921   1.8376   0.9500  -0.2268  -0.1590 &   5.5900 f
  data arrival time                                                                                                  5.5900

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5900
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3189 

  slack (with derating applied) (MET)                                                                     7.4900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8089 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4667 &   2.4323 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0801   0.9500            0.5274 &   2.9597 f
  mprj/o_q[161] (net)                                    1   0.0056 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0801   0.9500   0.0000   0.0001 &   2.9598 f
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2601   0.9500            1.4060 &   4.3658 f
  mprj/o_q_dly[161] (net)                                2   0.0262 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2601   0.9500   0.0000   0.0004 &   4.3662 f
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7942   0.9500            1.1333 &   5.4995 f
  mprj/io_oeb[24] (net)                                  1   0.2576 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4995 f
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.0000   1.8089   0.9500   0.0000   0.0907 &   5.5903 f
  data arrival time                                                                                                  5.5903

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5903
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2942 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2942 

  slack (with derating applied) (MET)                                                                     7.4903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7845 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6189 &   2.5845 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0991   0.9500            0.5422 &   3.1267 f
  mprj/o_q[75] (net)                                     2   0.0086 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0991   0.9500   0.0000   0.0001 &   3.1268 f
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2358   0.9500            1.3924 &   4.5192 f
  mprj/o_q_dly[75] (net)                                 2   0.0220 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2358   0.9500   0.0000   0.0003 &   4.5195 f
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7858   0.9500            1.1279 &   5.6474 f
  mprj/la_data_out[43] (net)                             1   0.2574 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6474 f
  la_data_out[43] (net) 
  la_data_out[43] (out)                                              -0.2341   1.7975   0.9500  -0.1329  -0.0566 &   5.5908 f
  data arrival time                                                                                                  5.5908

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.5908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4908

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3082 

  slack (with derating applied) (MET)                                                                     7.4908 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7990 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4722 &   2.4378 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0849   0.9500            0.5312 &   2.9690 f
  mprj/o_q[123] (net)                                    1   0.0063 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0849   0.9500   0.0000   0.0001 &   2.9691 f
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2674   0.9500            1.4131 &   4.3821 f
  mprj/o_q_dly[123] (net)                                2   0.0274 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0273   0.2674   0.9500  -0.0029  -0.0025 &   4.3796 f
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.7825   0.9500            1.1324 &   5.5120 f
  mprj/io_out[24] (net)                                  1   0.2548 
  mprj/io_out[24] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.5120 f
  io_out[24] (net) 
  io_out[24] (out)                                                    0.0000   1.7977   0.9500   0.0000   0.0922 &   5.6041 f
  data arrival time                                                                                                  5.6041

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2953 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2953 

  slack (with derating applied) (MET)                                                                     7.5041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.7994 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5056 &   2.4712 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0703   0.9500            0.5197 &   2.9910 f
  mprj/o_q[166] (net)                                    1   0.0040 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0703   0.9500   0.0000   0.0000 &   2.9910 f
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1943   0.9500            1.3489 &   4.3399 f
  mprj/o_q_dly[166] (net)                                2   0.0151 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1943   0.9500   0.0000   0.0001 &   4.3401 f
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           1.8961   0.9500            1.1567 &   5.4968 f
  mprj/io_oeb[29] (net)                                  1   0.2712 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.4968 f
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   1.9149   0.9500   0.0000   0.1084 &   5.6052 f
  data arrival time                                                                                                  5.6052

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6052
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2950 

  slack (with derating applied) (MET)                                                                     7.5052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8002 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6214 &   2.5870 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0887   0.9500            0.5342 &   3.1212 f
  mprj/o_q[78] (net)                                     1   0.0070 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0887   0.9500   0.0000   0.0001 &   3.1213 f
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2193   0.9500            1.3765 &   4.4978 f
  mprj/o_q_dly[78] (net)                                 2   0.0192 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0258   0.2193   0.9500  -0.0028  -0.0027 &   4.4951 f
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9013   0.9500            1.1864 &   5.6814 f
  mprj/la_data_out[46] (net)                             1   0.2743 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6814 f
  la_data_out[46] (net) 
  la_data_out[46] (out)                                              -0.2607   1.9132   0.9500  -0.1534  -0.0730 &   5.6084 f
  data arrival time                                                                                                  5.6084

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5084

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3116 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3116 

  slack (with derating applied) (MET)                                                                     7.5084 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8200 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6163 &   2.5819 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0791   0.9500            0.5267 &   3.1086 f
  mprj/o_q[67] (net)                                     1   0.0054 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0791   0.9500   0.0000   0.0001 &   3.1087 f
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2449   0.9500            1.3937 &   4.5024 f
  mprj/o_q_dly[67] (net)                                 2   0.0236 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0103   0.2449   0.9500  -0.0010  -0.0007 &   4.5018 f
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7099   0.9500            1.0992 &   5.6010 f
  mprj/la_data_out[35] (net)                             1   0.2424 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6010 f
  la_data_out[35] (net) 
  la_data_out[35] (out)                                              -0.1838   1.7190   0.9500  -0.0600   0.0083 &   5.6093 f
  data arrival time                                                                                                  5.6093

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3016 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3016 

  slack (with derating applied) (MET)                                                                     7.5093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8110 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4301 &   2.3957 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0726   0.9500            0.5216 &   2.9172 f
  mprj/o_q[143] (net)                                    1   0.0044 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0726   0.9500   0.0000   0.0000 &   2.9173 f
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1620   0.9500            1.3209 &   4.2381 f
  mprj/o_q_dly[143] (net)                                2   0.0098 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1620   0.9500   0.0000   0.0001 &   4.2382 f
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1133   0.9500            1.2689 &   5.5071 f
  mprj/io_oeb[6] (net)                                   1   0.3034 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5071 f
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   2.1326   0.9500   0.0000   0.1176 &   5.6247 f
  data arrival time                                                                                                  5.6247

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5247

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2960 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2960 

  slack (with derating applied) (MET)                                                                     7.5247 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8207 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4245 &   2.3901 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0990   0.9500            0.5421 &   2.9322 f
  mprj/o_q[142] (net)                                    1   0.0086 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0051   0.0990   0.9500  -0.0006  -0.0006 &   2.9316 f
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2297   0.9500            1.3876 &   4.3192 f
  mprj/o_q_dly[142] (net)                                2   0.0210 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0762   0.2297   0.9500  -0.0086  -0.0088 &   4.3104 f
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4066   0.9500            1.4088 &   5.7192 f
  mprj/io_oeb[5] (net)                                   1   0.3418 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7192 f
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                    -0.3925   2.4288   0.9500  -0.2316  -0.0848 &   5.6343 f
  data arrival time                                                                                                  5.6343

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5343

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3219 

  slack (with derating applied) (MET)                                                                     7.5343 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8562 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4292 &   2.3948 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0907   0.9500            0.5357 &   2.9305 f
  mprj/o_q[102] (net)                                    1   0.0073 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0275   0.0907   0.9500  -0.0032  -0.0033 &   2.9272 f
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1682   0.9500            1.3315 &   4.2587 f
  mprj/o_q_dly[102] (net)                                2   0.0108 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1682   0.9500   0.0000   0.0001 &   4.2589 f
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5820   0.9500            1.4947 &   5.7536 f
  mprj/io_out[3] (net)                                   1   0.3683 
  mprj/io_out[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7536 f
  io_out[3] (net) 
  io_out[3] (out)                                                    -0.4647   2.6026   0.9500  -0.2730  -0.1186 &   5.6349 f
  data arrival time                                                                                                  5.6349

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6349
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3257 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3257 

  slack (with derating applied) (MET)                                                                     7.5349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8606 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4291 &   2.3947 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0767   0.9500            0.5248 &   2.9195 f
  mprj/o_q[140] (net)                                    1   0.0050 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0767   0.9500   0.0000   0.0001 &   2.9196 f
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1822   0.9500            1.3400 &   4.2595 f
  mprj/o_q_dly[140] (net)                                2   0.0131 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1822   0.9500   0.0000   0.0001 &   4.2597 f
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5928   0.9500            1.5135 &   5.7732 f
  mprj/io_oeb[3] (net)                                   1   0.3717 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7732 f
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                    -0.4699   2.6222   0.9500  -0.2823  -0.1307 &   5.6425 f
  data arrival time                                                                                                  5.6425

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6425
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5425

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3267 

  slack (with derating applied) (MET)                                                                     7.5425 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8691 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6189 &   2.5845 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1029   0.9500            0.5449 &   3.1294 f
  mprj/o_q[74] (net)                                     2   0.0093 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1029   0.9500   0.0000   0.0001 &   3.1295 f
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2696   0.9500            1.4201 &   4.5496 f
  mprj/o_q_dly[74] (net)                                 2   0.0278 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2696   0.9500   0.0000   0.0005 &   4.5501 f
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7400   0.9500            1.1167 &   5.6668 f
  mprj/la_data_out[42] (net)                             1   0.2495 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6668 f
  la_data_out[42] (net) 
  la_data_out[42] (out)                                              -0.2123   1.7513   0.9500  -0.0959  -0.0203 &   5.6465 f
  data arrival time                                                                                                  5.6465

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6465
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3073 

  slack (with derating applied) (MET)                                                                     7.5465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8538 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6230 &   2.5886 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0749   0.9500            0.5234 &   3.1120 f
  mprj/o_q[81] (net)                                     1   0.0048 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0749   0.9500   0.0000   0.0001 &   3.1121 f
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2470   0.9500            1.3941 &   4.5062 f
  mprj/o_q_dly[81] (net)                                 2   0.0239 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0108   0.2470   0.9500  -0.0012  -0.0009 &   4.5053 f
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0956   0.9500            1.3030 &   5.8083 f
  mprj/la_data_out[49] (net)                             1   0.3031 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8083 f
  la_data_out[49] (net) 
  la_data_out[49] (out)                                              -0.4174   2.1074   0.9500  -0.2413  -0.1596 &   5.6487 f
  data arrival time                                                                                                  5.6487

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5487

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3228 

  slack (with derating applied) (MET)                                                                     7.5487 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8716 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6233 &   2.5889 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1035   0.9500            0.5454 &   3.1342 f
  mprj/o_q[82] (net)                                     2   0.0094 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1035   0.9500   0.0000   0.0001 &   3.1343 f
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2348   0.9500            1.3931 &   4.5274 f
  mprj/o_q_dly[82] (net)                                 2   0.0218 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2348   0.9500   0.0000   0.0003 &   4.5278 f
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0755   0.9500            1.2933 &   5.8211 f
  mprj/la_data_out[50] (net)                             1   0.3007 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8211 f
  la_data_out[50] (net) 
  la_data_out[50] (out)                                              -0.4033   2.0863   0.9500  -0.2414  -0.1633 &   5.6577 f
  data arrival time                                                                                                  5.6577

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6577
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3232 

  slack (with derating applied) (MET)                                                                     7.5577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8809 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6222 &   2.5878 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0981   0.9500            0.5415 &   3.1293 f
  mprj/o_q[76] (net)                                     2   0.0085 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0981   0.9500   0.0000   0.0001 &   3.1294 f
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2565   0.9500            1.4084 &   4.5378 f
  mprj/o_q_dly[76] (net)                                 2   0.0256 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2565   0.9500   0.0000   0.0004 &   4.5381 f
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8318   0.9500            1.1615 &   5.6996 f
  mprj/la_data_out[44] (net)                             1   0.2643 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6996 f
  la_data_out[44] (net) 
  la_data_out[44] (out)                                              -0.2034   1.8428   0.9500  -0.1165  -0.0398 &   5.6598 f
  data arrival time                                                                                                  5.6598

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6598
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5598

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3101 

  slack (with derating applied) (MET)                                                                     7.5598 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8700 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6223 &   2.5879 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0738   0.9500            0.5225 &   3.1104 f
  mprj/o_q[80] (net)                                     1   0.0046 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0738   0.9500   0.0000   0.0000 &   3.1105 f
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2286   0.9500            1.3795 &   4.4899 f
  mprj/o_q_dly[80] (net)                                 2   0.0208 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2286   0.9500   0.0000   0.0003 &   4.4902 f
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7146   0.9500            1.0906 &   5.5808 f
  mprj/la_data_out[48] (net)                             1   0.2454 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.5808 f
  la_data_out[48] (net) 
  la_data_out[48] (out)                                              -0.0362   1.7271   0.9500  -0.0030   0.0791 &   5.6599 f
  data arrival time                                                                                                  5.6599

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2982 

  slack (with derating applied) (MET)                                                                     7.5599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8581 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6221 &   2.5877 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0809   0.9500            0.5281 &   3.1158 f
  mprj/o_q[79] (net)                                     1   0.0057 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0809   0.9500   0.0000   0.0001 &   3.1159 f
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2783   0.9500            1.4205 &   4.5364 f
  mprj/o_q_dly[79] (net)                                 2   0.0293 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0410   0.2783   0.9500  -0.0052  -0.0050 &   4.5314 f
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8716   0.9500            1.1893 &   5.7206 f
  mprj/la_data_out[47] (net)                             1   0.2702 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7206 f
  la_data_out[47] (net) 
  la_data_out[47] (out)                                              -0.2227   1.8828   0.9500  -0.1345  -0.0564 &   5.6643 f
  data arrival time                                                                                                  5.6643

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3128 

  slack (with derating applied) (MET)                                                                     7.5643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8771 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4197 &   2.3853 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1651   0.9500            0.5893 &   2.9745 f
  mprj/o_q[105] (net)                                    2   0.0199 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1651   0.9500   0.0000   0.0002 &   2.9747 f
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1218   0.9500            1.3142 &   4.2889 f
  mprj/o_q_dly[105] (net)                                1   0.0042 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1218   0.9500   0.0000   0.0000 &   4.2889 f
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1184   0.9500            1.2574 &   5.5463 f
  mprj/io_out[6] (net)                                   1   0.3038 
  mprj/io_out[6] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5463 f
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   2.1384   0.9500   0.0000   0.1191 &   5.6654 f
  data arrival time                                                                                                  5.6654

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6654
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.2982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.2982 

  slack (with derating applied) (MET)                                                                     7.5654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8636 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6179 &   2.5835 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1103   0.9500            0.5502 &   3.1337 f
  mprj/o_q[73] (net)                                     2   0.0106 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1103   0.9500   0.0000   0.0001 &   3.1338 f
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2716   0.9500            1.4243 &   4.5581 f
  mprj/o_q_dly[73] (net)                                 2   0.0282 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2716   0.9500   0.0000   0.0005 &   4.5586 f
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7648   0.9500            1.1339 &   5.6926 f
  mprj/la_data_out[41] (net)                             1   0.2535 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6926 f
  la_data_out[41] (net) 
  la_data_out[41] (out)                                              -0.1527   1.7756   0.9500  -0.0887  -0.0141 &   5.6785 f
  data arrival time                                                                                                  5.6785

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6785
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3082 

  slack (with derating applied) (MET)                                                                     7.5785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8867 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6601 &   2.6257 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1048   0.9500            0.5463 &   3.1720 f
  mprj/o_q[86] (net)                                     1   0.0096 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0334   0.1048   0.9500  -0.0038  -0.0038 &   3.1681 f
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2097   0.9500            1.3729 &   4.5410 f
  mprj/o_q_dly[86] (net)                                 2   0.0176 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2097   0.9500   0.0000   0.0002 &   4.5412 f
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9845   0.9500            1.2287 &   5.7698 f
  mprj/la_data_out[54] (net)                             1   0.2866 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7698 f
  la_data_out[54] (net) 
  la_data_out[54] (out)                                              -0.2865   1.9970   0.9500  -0.1668  -0.0819 &   5.6879 f
  data arrival time                                                                                                  5.6879

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6879
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3173 

  slack (with derating applied) (MET)                                                                     7.5879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9052 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6602 &   2.6258 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0992   0.9500            0.5422 &   3.1681 f
  mprj/o_q[88] (net)                                     2   0.0087 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0992   0.9500   0.0000   0.0001 &   3.1682 f
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2722   0.9500            1.4210 &   4.5892 f
  mprj/o_q_dly[88] (net)                                 2   0.0282 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0756   0.2722   0.9500  -0.0079  -0.0079 &   4.5813 f
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8269   0.9500            1.1578 &   5.7391 f
  mprj/la_data_out[56] (net)                             1   0.2627 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7391 f
  la_data_out[56] (net) 
  la_data_out[56] (out)                                              -0.2314   1.8407   0.9500  -0.1331  -0.0502 &   5.6889 f
  data arrival time                                                                                                  5.6889

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3143 

  slack (with derating applied) (MET)                                                                     7.5889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9031 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6180 &   2.5836 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1138   0.9500            0.5527 &   3.1364 f
  mprj/o_q[72] (net)                                     2   0.0111 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1138   0.9500   0.0000   0.0001 &   3.1365 f
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3278   0.9500            1.4685 &   4.6050 f
  mprj/o_q_dly[72] (net)                                 2   0.0378 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3278   0.9500   0.0000   0.0008 &   4.6058 f
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8693   0.9500            1.1971 &   5.8029 f
  mprj/la_data_out[40] (net)                             1   0.2694 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8029 f
  la_data_out[40] (net) 
  la_data_out[40] (out)                                              -0.3426   1.8818   0.9500  -0.1892  -0.1113 &   5.6916 f
  data arrival time                                                                                                  5.6916

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.6916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3195 

  slack (with derating applied) (MET)                                                                     7.5916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9111 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6144 &   2.5800 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1027   0.9500            0.5447 &   3.1247 f
  mprj/o_q[69] (net)                                     2   0.0092 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1027   0.9500   0.0000   0.0001 &   3.1248 f
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2549   0.9500            1.4086 &   4.5334 f
  mprj/o_q_dly[69] (net)                                 2   0.0253 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2549   0.9500   0.0000   0.0004 &   4.5338 f
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.7981   0.9500            1.1430 &   5.6767 f
  mprj/la_data_out[37] (net)                             1   0.2594 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.6767 f
  la_data_out[37] (net) 
  la_data_out[37] (out)                                              -0.1891   1.8090   0.9500  -0.0548   0.0237 &   5.7004 f
  data arrival time                                                                                                  5.7004

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6004

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3058 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3058 

  slack (with derating applied) (MET)                                                                     7.6004 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9062 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6189 &   2.5845 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0944   0.9500            0.5387 &   3.1232 f
  mprj/o_q[77] (net)                                     1   0.0079 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0944   0.9500   0.0000   0.0001 &   3.1233 f
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2507   0.9500            1.4028 &   4.5260 f
  mprj/o_q_dly[77] (net)                                 2   0.0246 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0052   0.2507   0.9500  -0.0006  -0.0003 &   4.5257 f
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9737   0.9500            1.2391 &   5.7648 f
  mprj/la_data_out[45] (net)                             1   0.2854 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7648 f
  la_data_out[45] (net) 
  la_data_out[45] (out)                                              -0.2406   1.9847   0.9500  -0.1439  -0.0642 &   5.7006 f
  data arrival time                                                                                                  5.7006

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3153 

  slack (with derating applied) (MET)                                                                     7.6006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9159 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.4299 &   2.3955 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1144   0.9500            0.5532 &   2.9487 f
  mprj/o_q[99] (net)                                     2   0.0113 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1144   0.9500   0.0000   0.0001 &   2.9488 f
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1276   0.9500            1.3020 &   4.2508 f
  mprj/o_q_dly[99] (net)                                 1   0.0050 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1276   0.9500   0.0000   0.0001 &   4.2509 f
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            3.4643   0.9500            1.9058 &   6.1566 f
  mprj/io_out[0] (net)                                   1   0.4922 
  mprj/io_out[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.1566 f
  io_out[0] (net) 
  io_out[0] (out)                                                    -1.2745   3.4985   0.9500  -0.6832  -0.4555 &   5.7011 f
  data arrival time                                                                                                  5.7011

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7011
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6011

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3720 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3720 

  slack (with derating applied) (MET)                                                                     7.6011 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9731 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5191 &   2.4847 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0930   0.9500            0.5376 &   3.0223 f
  mprj/o_q[132] (net)                                    1   0.0076 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0057   0.0930   0.9500  -0.0007  -0.0007 &   3.0216 f
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1826   0.9500            1.3450 &   4.3666 f
  mprj/o_q_dly[132] (net)                                2   0.0132 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0354   0.1826   0.9500  -0.0039  -0.0039 &   4.3627 f
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8753   0.9500            1.6487 &   6.0113 f
  mprj/io_out[33] (net)                                  1   0.4125 
  mprj/io_out[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0113 f
  io_out[33] (net) 
  io_out[33] (out)                                                   -0.7797   2.8980   0.9500  -0.4575  -0.2915 &   5.7199 f
  data arrival time                                                                                                  5.7199

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6199

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3497 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3497 

  slack (with derating applied) (MET)                                                                     7.6199 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9696 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6596 &   2.6252 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1240   0.9500            0.5601 &   3.1853 f
  mprj/o_q[84] (net)                                     2   0.0129 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0694   0.1240   0.9500  -0.0218  -0.0227 &   3.1626 f
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2232   0.9500            1.3910 &   4.5536 f
  mprj/o_q_dly[84] (net)                                 2   0.0198 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0371   0.2232   0.9500  -0.0038  -0.0038 &   4.5498 f
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0000   0.9500            1.2440 &   5.7938 f
  mprj/la_data_out[52] (net)                             1   0.2891 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7938 f
  la_data_out[52] (net) 
  la_data_out[52] (out)                                              -0.2543   2.0119   0.9500  -0.1491  -0.0652 &   5.7286 f
  data arrival time                                                                                                  5.7286

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7286
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6286

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3199 

  slack (with derating applied) (MET)                                                                     7.6286 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9485 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5164 &   2.4820 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0807   0.9500            0.5279 &   3.0099 f
  mprj/o_q[168] (net)                                    1   0.0057 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0196   0.0807   0.9500  -0.0021  -0.0021 &   3.0078 f
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1820   0.9500            1.3410 &   4.3488 f
  mprj/o_q_dly[168] (net)                                2   0.0131 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1820   0.9500   0.0000   0.0001 &   4.3489 f
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5498   0.9500            1.4959 &   5.8448 f
  mprj/io_oeb[31] (net)                                  1   0.3658 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.8448 f
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                   -0.4147   2.5759   0.9500  -0.2449  -0.1026 &   5.7421 f
  data arrival time                                                                                                  5.7421

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6421

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3282 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3282 

  slack (with derating applied) (MET)                                                                     7.6421 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9704 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6182 &   2.5838 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1102   0.9500            0.5501 &   3.1339 f
  mprj/o_q[70] (net)                                     2   0.0105 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1102   0.9500   0.0000   0.0001 &   3.1341 f
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2874   0.9500            1.4367 &   4.5707 f
  mprj/o_q_dly[70] (net)                                 2   0.0309 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2874   0.9500   0.0000   0.0007 &   4.5714 f
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8107   0.9500            1.1572 &   5.7286 f
  mprj/la_data_out[38] (net)                             1   0.2611 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7286 f
  la_data_out[38] (net) 
  la_data_out[38] (out)                                              -0.1973   1.8221   0.9500  -0.0644   0.0153 &   5.7438 f
  data arrival time                                                                                                  5.7438

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3091 

  slack (with derating applied) (MET)                                                                     7.6438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9529 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5161 &   2.4817 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0770   0.9500            0.5250 &   3.0068 f
  mprj/o_q[129] (net)                                    1   0.0051 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0235   0.0770   0.9500  -0.0025  -0.0026 &   3.0042 f
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1923   0.9500            1.3490 &   4.3533 f
  mprj/o_q_dly[129] (net)                                2   0.0147 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0528   0.1923   0.9500  -0.0058  -0.0060 &   4.3473 f
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1473   0.9500            1.2907 &   5.6380 f
  mprj/io_out[30] (net)                                  1   0.3078 
  mprj/io_out[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6380 f
  io_out[30] (net) 
  io_out[30] (out)                                                   -0.1297   2.1683   0.9500  -0.0138   0.1079 &   5.7458 f
  data arrival time                                                                                                  5.7458

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3047 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3047 

  slack (with derating applied) (MET)                                                                     7.6458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9505 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6598 &   2.6254 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1032   0.9500            0.5451 &   3.1706 f
  mprj/o_q[85] (net)                                     2   0.0093 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1032   0.9500   0.0000   0.0001 &   3.1707 f
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2501   0.9500            1.4050 &   4.5756 f
  mprj/o_q_dly[85] (net)                                 2   0.0244 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0265   0.2501   0.9500  -0.0027  -0.0026 &   4.5730 f
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9245   0.9500            1.2047 &   5.7777 f
  mprj/la_data_out[53] (net)                             1   0.2775 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7777 f
  la_data_out[53] (net) 
  la_data_out[53] (out)                                              -0.1908   1.9377   0.9500  -0.1146  -0.0268 &   5.7509 f
  data arrival time                                                                                                  5.7509

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7509
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3150 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3150 

  slack (with derating applied) (MET)                                                                     7.6509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9660 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4248 &   2.3904 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0848   0.9500            0.5312 &   2.9216 f
  mprj/o_q[104] (net)                                    1   0.0063 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0848   0.9500   0.0000   0.0001 &   2.9216 f
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2471   0.9500            1.3971 &   4.3187 f
  mprj/o_q_dly[104] (net)                                2   0.0239 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0759   0.2471   0.9500  -0.0082  -0.0083 &   4.3104 f
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.1910   0.9500            1.3259 &   5.6363 f
  mprj/io_out[5] (net)                                   1   0.3140 
  mprj/io_out[5] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6363 f
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   2.2146   0.9500   0.0000   0.1323 &   5.7686 f
  data arrival time                                                                                                  5.7686

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3045 

  slack (with derating applied) (MET)                                                                     7.6686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9730 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4254 &   2.3910 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0870   0.9500            0.5328 &   2.9238 f
  mprj/o_q[141] (net)                                    1   0.0067 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0870   0.9500   0.0000   0.0001 &   2.9239 f
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1991   0.9500            1.3580 &   4.2819 f
  mprj/o_q_dly[141] (net)                                2   0.0159 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1991   0.9500   0.0000   0.0001 &   4.2820 f
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7963   0.9500            1.6263 &   5.9083 f
  mprj/io_oeb[4] (net)                                   1   0.4034 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9083 f
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                    -0.5066   2.8266   0.9500  -0.2947  -0.1361 &   5.7722 f
  data arrival time                                                                                                  5.7722

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3348 

  slack (with derating applied) (MET)                                                                     7.6722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0070 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6361 &   2.6017 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1115   0.9500            0.5511 &   3.1528 f
  mprj/o_q[98] (net)                                     2   0.0108 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1115   0.9500   0.0000   0.0001 &   3.1529 f
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.1729   0.9500            1.3424 &   4.4953 f
  mprj/o_q_dly[98] (net)                                 2   0.0116 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.1729   0.9500   0.0000   0.0001 &   4.4954 f
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9474   0.9500            1.1858 &   5.6811 f
  mprj/irq[2] (net)                                      1   0.2795 
  mprj/irq[2] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.6811 f
  user_irq[2] (net) 
  user_irq[2] (out)                                                  -0.1512   1.9645   0.9500  -0.0124   0.0914 &   5.7726 f
  data arrival time                                                                                                  5.7726

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3051 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3051 

  slack (with derating applied) (MET)                                                                     7.6726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9777 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5163 &   2.4819 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0702   0.9500            0.5197 &   3.0016 f
  mprj/o_q[167] (net)                                    1   0.0040 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0702   0.9500   0.0000   0.0000 &   3.0016 f
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1780   0.9500            1.3344 &   4.3360 f
  mprj/o_q_dly[167] (net)                                2   0.0124 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1780   0.9500   0.0000   0.0001 &   4.3361 f
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2103   0.9500            1.3223 &   5.6584 f
  mprj/io_oeb[30] (net)                                  1   0.3172 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6584 f
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.0000   2.2310   0.9500   0.0000   0.1249 &   5.7833 f
  data arrival time                                                                                                  5.7833

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3044 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3044 

  slack (with derating applied) (MET)                                                                     7.6833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9877 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6605 &   2.6261 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1072   0.9500            0.5480 &   3.1741 f
  mprj/o_q[87] (net)                                     2   0.0100 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1072   0.9500   0.0000   0.0001 &   3.1742 f
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2464   0.9500            1.4034 &   4.5776 f
  mprj/o_q_dly[87] (net)                                 2   0.0238 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2464   0.9500   0.0000   0.0003 &   4.5779 f
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8682   0.9500            1.1718 &   5.7497 f
  mprj/la_data_out[55] (net)                             1   0.2687 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7497 f
  la_data_out[55] (net) 
  la_data_out[55] (out)                                              -0.1900   1.8824   0.9500  -0.0508   0.0398 &   5.7895 f
  data arrival time                                                                                                  5.7895

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3101 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3101 

  slack (with derating applied) (MET)                                                                     7.6895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9995 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4247 &   2.3903 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1019   0.9500            0.5442 &   2.9345 f
  mprj/o_q[103] (net)                                    2   0.0091 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1019   0.9500   0.0000   0.0001 &   2.9346 f
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2106   0.9500            1.3727 &   4.3074 f
  mprj/o_q_dly[103] (net)                                2   0.0178 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2106   0.9500   0.0000   0.0002 &   4.3076 f
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2718   0.9500            1.3356 &   5.6432 f
  mprj/io_out[4] (net)                                   1   0.3228 
  mprj/io_out[4] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6432 f
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   2.2935   0.9500   0.0000   0.1555 &   5.7987 f
  data arrival time                                                                                                  5.7987

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.7987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3052 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3052 

  slack (with derating applied) (MET)                                                                     7.6987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0039 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6595 &   2.6251 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1501   0.9500            0.5789 &   3.2041 f
  mprj/o_q[91] (net)                                     2   0.0174 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0722   0.1501   0.9500  -0.0279  -0.0292 &   3.1749 f
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2682   0.9500            1.4352 &   4.6101 f
  mprj/o_q_dly[91] (net)                                 2   0.0276 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0797   0.2682   0.9500  -0.0108  -0.0109 &   4.5992 f
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.8941   0.9500            1.1924 &   5.7916 f
  mprj/la_data_out[59] (net)                             1   0.2725 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.7916 f
  la_data_out[59] (net) 
  la_data_out[59] (out)                                              -0.2094   1.9085   0.9500  -0.0760   0.0142 &   5.8058 f
  data arrival time                                                                                                  5.8058

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3176 

  slack (with derating applied) (MET)                                                                     7.7058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0234 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6598 &   2.6254 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0760   0.9500            0.5243 &   3.1497 f
  mprj/o_q[97] (net)                                     1   0.0049 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0760   0.9500   0.0000   0.0001 &   3.1497 f
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2149   0.9500            1.3690 &   4.5187 f
  mprj/o_q_dly[97] (net)                                 2   0.0184 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2149   0.9500   0.0000   0.0002 &   4.5189 f
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0349   0.9500            1.2461 &   5.7650 f
  mprj/irq[1] (net)                                      1   0.2925 
  mprj/irq[1] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.7650 f
  user_irq[1] (net) 
  user_irq[1] (out)                                                  -0.1356   2.0524   0.9500  -0.0600   0.0458 &   5.8108 f
  data arrival time                                                                                                  5.8108

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8108
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3121 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3121 

  slack (with derating applied) (MET)                                                                     7.7108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0230 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6608 &   2.6264 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1108   0.9500            0.5506 &   3.1770 f
  mprj/o_q[89] (net)                                     2   0.0106 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1108   0.9500   0.0000   0.0001 &   3.1771 f
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2859   0.9500            1.4356 &   4.6127 f
  mprj/o_q_dly[89] (net)                                 2   0.0306 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0331   0.2859   0.9500  -0.0035  -0.0031 &   4.6096 f
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.0832   0.9500            1.3045 &   5.9141 f
  mprj/la_data_out[57] (net)                             1   0.3011 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9141 f
  la_data_out[57] (net) 
  la_data_out[57] (out)                                              -0.3028   2.0958   0.9500  -0.1873  -0.0996 &   5.8145 f
  data arrival time                                                                                                  5.8145

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3261 

  slack (with derating applied) (MET)                                                                     7.7145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0406 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5102 &   2.4758 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0790   0.9500            0.5266 &   3.0025 f
  mprj/o_q[130] (net)                                    1   0.0054 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0127   0.0790   0.9500  -0.0013  -0.0014 &   3.0011 f
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1843   0.9500            1.3426 &   4.3437 f
  mprj/o_q_dly[130] (net)                                2   0.0134 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0572   0.1843   0.9500  -0.0063  -0.0065 &   4.3372 f
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.2617   0.9500            1.3445 &   5.6817 f
  mprj/io_out[31] (net)                                  1   0.3241 
  mprj/io_out[31] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.6817 f
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   2.2861   0.9500   0.0000   0.1372 &   5.8189 f
  data arrival time                                                                                                  5.8189

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7189

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3071 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3071 

  slack (with derating applied) (MET)                                                                     7.7189 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0260 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6600 &   2.6256 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1050   0.9500            0.5464 &   3.1720 f
  mprj/o_q[95] (net)                                     2   0.0096 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0137   0.1050   0.9500  -0.0014  -0.0014 &   3.1706 f
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2909   0.9500            1.4376 &   4.6081 f
  mprj/o_q_dly[95] (net)                                 2   0.0315 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0396   0.2909   0.9500  -0.0126  -0.0127 &   4.5954 f
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.4404   0.9500            1.4755 &   6.0709 f
  mprj/la_data_out[63] (net)                             1   0.3505 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   0.9500            0.0000 &   6.0709 f
  la_data_out[63] (net) 
  la_data_out[63] (out)                                              -0.6056   2.4625   0.9500  -0.3552  -0.2375 &   5.8334 f
  data arrival time                                                                                                  5.8334

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3459 

  slack (with derating applied) (MET)                                                                     7.7334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0793 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6600 &   2.6256 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.0928   0.9500            0.5374 &   3.1630 f
  mprj/o_q[96] (net)                                     1   0.0076 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.0928   0.9500   0.0000   0.0001 &   3.1631 f
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2623   0.9500            1.4114 &   4.5745 f
  mprj/o_q_dly[96] (net)                                 2   0.0266 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2623   0.9500   0.0000   0.0004 &   4.5749 f
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1613   0.9500            1.3330 &   5.9080 f
  mprj/irq[0] (net)                                      1   0.3116 
  mprj/irq[0] (user_proj_example)                                              0.0000   0.9500            0.0000 &   5.9080 f
  user_irq[0] (net) 
  user_irq[0] (out)                                                  -0.2792   2.1767   0.9500  -0.1678  -0.0657 &   5.8422 f
  data arrival time                                                                                                  5.8422

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8422
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7422

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3251 

  slack (with derating applied) (MET)                                                                     7.7422 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0674 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6590 &   2.6246 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1476   0.9500            0.5771 &   3.2017 f
  mprj/o_q[92] (net)                                     2   0.0169 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0089   0.1476   0.9500  -0.0011  -0.0010 &   3.2007 f
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2954   0.9500            1.4557 &   4.6564 f
  mprj/o_q_dly[92] (net)                                 2   0.0322 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0632   0.2954   0.9500  -0.0167  -0.0170 &   4.6394 f
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9965   0.9500            1.2561 &   5.8955 f
  mprj/la_data_out[60] (net)                             1   0.2880 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8955 f
  la_data_out[60] (net) 
  la_data_out[60] (out)                                              -0.2356   2.0101   0.9500  -0.1423  -0.0517 &   5.8438 f
  data arrival time                                                                                                  5.8438

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3244 

  slack (with derating applied) (MET)                                                                     7.7438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0683 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6596 &   2.6252 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1297   0.9500            0.5642 &   3.1894 f
  mprj/o_q[93] (net)                                     2   0.0139 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0121   0.1297   0.9500  -0.0010  -0.0009 &   3.1885 f
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2849   0.9500            1.4413 &   4.6298 f
  mprj/o_q_dly[93] (net)                                 2   0.0304 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0017   0.2849   0.9500  -0.0002   0.0004 &   4.6302 f
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1004   0.9500            1.3081 &   5.9382 f
  mprj/la_data_out[61] (net)                             1   0.3031 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9382 f
  la_data_out[61] (net) 
  la_data_out[61] (out)                                              -0.3177   2.1148   0.9500  -0.1858  -0.0912 &   5.8470 f
  data arrival time                                                                                                  5.8470

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8470
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7470

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3274 

  slack (with derating applied) (MET)                                                                     7.7470 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0744 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4294 &   2.3950 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1127   0.9500            0.5519 &   2.9470 f
  mprj/o_q[101] (net)                                    2   0.0110 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1127   0.9500   0.0000   0.0001 &   2.9471 f
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1208   0.9500            1.2951 &   4.2422 f
  mprj/o_q_dly[101] (net)                                1   0.0041 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1208   0.9500   0.0000   0.0000 &   4.2423 f
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5069   0.9500            1.4299 &   5.6721 f
  mprj/io_out[2] (net)                                   1   0.3562 
  mprj/io_out[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6721 f
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000   2.5310   0.9500   0.0000   0.1763 &   5.8484 f
  data arrival time                                                                                                  5.8484

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7484

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3078 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3078 

  slack (with derating applied) (MET)                                                                     7.7484 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0562 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6609 &   2.6265 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1022   0.9500            0.5444 &   3.1709 f
  mprj/o_q[90] (net)                                     2   0.0092 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.1022   0.9500   0.0000   0.0001 &   3.1710 f
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2978   0.9500            1.4420 &   4.6130 f
  mprj/o_q_dly[90] (net)                                 2   0.0326 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0168   0.2978   0.9500  -0.0025  -0.0020 &   4.6109 f
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            1.9808   0.9500            1.2466 &   5.8575 f
  mprj/la_data_out[58] (net)                             1   0.2851 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.8575 f
  la_data_out[58] (net) 
  la_data_out[58] (out)                                              -0.2354   1.9956   0.9500  -0.0998  -0.0065 &   5.8510 f
  data arrival time                                                                                                  5.8510

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3187 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3187 

  slack (with derating applied) (MET)                                                                     7.7510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0697 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4297 &   2.3953 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1262   0.9500            0.5617 &   2.9569 f
  mprj/o_q[139] (net)                                    2   0.0133 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1262   0.9500   0.0000   0.0002 &   2.9571 f
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1145   0.9500            1.2939 &   4.2510 f
  mprj/o_q_dly[139] (net)                                1   0.0032 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1145   0.9500   0.0000   0.0000 &   4.2510 f
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5095   0.9500            1.4287 &   5.6798 f
  mprj/io_oeb[2] (net)                                   1   0.3565 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.6798 f
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000   2.5336   0.9500   0.0000   0.1757 &   5.8555 f
  data arrival time                                                                                                  5.8555

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8555
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7555

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3082 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3082 

  slack (with derating applied) (MET)                                                                     7.7555 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0636 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5164 &   2.4820 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0917   0.9500            0.5366 &   3.0186 f
  mprj/o_q[131] (net)                                    1   0.0074 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0917   0.9500   0.0000   0.0001 &   3.0186 f
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1746   0.9500            1.3376 &   4.3562 f
  mprj/o_q_dly[131] (net)                                2   0.0119 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0356   0.1746   0.9500  -0.0036  -0.0036 &   4.3526 f
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.3719   0.9500            1.3982 &   5.7507 f
  mprj/io_out[32] (net)                                  1   0.3400 
  mprj/io_out[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7507 f
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000   2.3984   0.9500   0.0000   0.1483 &   5.8990 f
  data arrival time                                                                                                  5.8990

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.8990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7990

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3109 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3109 

  slack (with derating applied) (MET)                                                                     7.7990 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1099 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5163 &   2.4819 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0899   0.9500            0.5351 &   3.0171 f
  mprj/o_q[169] (net)                                    1   0.0071 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0208   0.0899   0.9500  -0.0023  -0.0023 &   3.0147 f
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1696   0.9500            1.3325 &   4.3473 f
  mprj/o_q_dly[169] (net)                                2   0.0110 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0540   0.1696   0.9500  -0.0059  -0.0061 &   4.3412 f
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.4276   0.9500            1.4131 &   5.7543 f
  mprj/io_oeb[32] (net)                                  1   0.3459 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7543 f
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                   -0.0585   2.4478   0.9500  -0.0048   0.1532 &   5.9076 f
  data arrival time                                                                                                  5.9076

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3123 

  slack (with derating applied) (MET)                                                                     7.8076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1198 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000   4.0003   0.9500   0.0000   0.6591 &   2.6247 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.1527   0.9500            0.5808 &   3.2055 f
  mprj/o_q[94] (net)                                     2   0.0178 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 -0.0137   0.1527   0.9500  -0.0016  -0.0015 &   3.2041 f
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3079   0.9500            1.4672 &   4.6712 f
  mprj/o_q_dly[94] (net)                                 2   0.0344 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  -0.0150   0.3079   0.9500  -0.0024  -0.0018 &   4.6694 f
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            2.1088   0.9500            1.3181 &   5.9875 f
  mprj/la_data_out[62] (net)                             1   0.3043 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   0.9500            0.0000 &   5.9875 f
  la_data_out[62] (net) 
  la_data_out[62] (out)                                              -0.2850   2.1235   0.9500  -0.1701  -0.0730 &   5.9145 f
  data arrival time                                                                                                  5.9145

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9145
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3296 

  slack (with derating applied) (MET)                                                                     7.8145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1441 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5238 &   2.4894 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1183   0.9500            0.5560 &   3.0454 f
  mprj/o_q[174] (net)                                    2   0.0119 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1183   0.9500   0.0000   0.0001 &   3.0456 f
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1155   0.9500            1.2921 &   4.3377 f
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1155   0.9500   0.0000   0.0000 &   4.3377 f
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.5543   0.9500            1.9100 &   6.2478 f
  mprj/io_oeb[37] (net)                                  1   0.5016 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.2478 f
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                   -1.1162   3.6034   0.9500  -0.6017  -0.3186 &   5.9291 f
  data arrival time                                                                                                  5.9291

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3754 

  slack (with derating applied) (MET)                                                                     7.8291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2045 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4301 &   2.3957 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1081   0.9500            0.5486 &   2.9443 f
  mprj/o_q[100] (net)                                    2   0.0102 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0052   0.1081   0.9500  -0.0005  -0.0004 &   2.9439 f
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1249   0.9500            1.2973 &   4.2412 f
  mprj/o_q_dly[100] (net)                                1   0.0046 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1249   0.9500   0.0000   0.0000 &   4.2413 f
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6453   0.9500            1.4925 &   5.7337 f
  mprj/io_out[1] (net)                                   1   0.3772 
  mprj/io_out[1] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.7337 f
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000   2.6740   0.9500   0.0000   0.1988 &   5.9325 f
  data arrival time                                                                                                  5.9325

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9325
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3123 

  slack (with derating applied) (MET)                                                                     7.8325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1448 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5171 &   2.4827 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0664   0.9500            0.5167 &   2.9994 f
  mprj/o_q[170] (net)                                    1   0.0034 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.0664   0.9500   0.0000   0.0000 &   2.9995 f
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1755   0.9500            1.3311 &   4.3306 f
  mprj/o_q_dly[170] (net)                                2   0.0120 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0417   0.1755   0.9500  -0.0043  -0.0044 &   4.3262 f
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.5496   0.9500            1.4719 &   5.7980 f
  mprj/io_oeb[33] (net)                                  1   0.3629 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.7980 f
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                   -0.2340   2.5729   0.9500  -0.0383   0.1346 &   5.9326 f
  data arrival time                                                                                                  5.9326

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8326

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3167 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3167 

  slack (with derating applied) (MET)                                                                     7.8326 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1493 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.4300 &   2.3956 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1328   0.9500            0.5665 &   2.9621 f
  mprj/o_q[137] (net)                                    2   0.0144 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0144   0.1328   0.9500  -0.0013  -0.0012 &   2.9608 f
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1337   0.9500            1.3140 &   4.2749 f
  mprj/o_q_dly[137] (net)                                1   0.0058 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1337   0.9500   0.0000   0.0001 &   4.2749 f
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7901   0.9500            1.5689 &   5.8438 f
  mprj/io_oeb[0] (net)                                   1   0.3966 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8438 f
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                    -0.2237   2.8198   0.9500  -0.0885   0.1182 &   5.9620 f
  data arrival time                                                                                                  5.9620

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -5.9620
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8620

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3232 

  slack (with derating applied) (MET)                                                                     7.8620 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1852 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5210 &   2.4866 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1011   0.9500            0.5436 &   3.0302 f
  mprj/o_q[171] (net)                                    2   0.0090 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1011   0.9500   0.0000   0.0001 &   3.0302 f
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1867   0.9500            1.3511 &   4.3813 f
  mprj/o_q_dly[171] (net)                                2   0.0138 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1867   0.9500   0.0000   0.0001 &   4.3814 f
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.6705   0.9500            1.5305 &   5.9119 f
  mprj/io_oeb[34] (net)                                  1   0.3796 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9119 f
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.0000   2.6973   0.9500   0.0000   0.1932 &   6.1051 f
  data arrival time                                                                                                  6.1051

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1051
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0051

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3213 

  slack (with derating applied) (MET)                                                                     8.0051 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3265 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5239 &   2.4895 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1068   0.9500            0.5477 &   3.0372 f
  mprj/o_q[136] (net)                                    2   0.0100 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1068   0.9500   0.0000   0.0001 &   3.0373 f
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1414   0.9500            1.3122 &   4.3495 f
  mprj/o_q_dly[136] (net)                                1   0.0068 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1414   0.9500   0.0000   0.0001 &   4.3496 f
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.2001   0.9500            1.7782 &   6.1279 f
  mprj/io_out[37] (net)                                  1   0.4552 
  mprj/io_out[37] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1279 f
  io_out[37] (net) 
  io_out[37] (out)                                                   -0.4620   3.2360   0.9500  -0.2607  -0.0203 &   6.1076 f
  data arrival time                                                                                                  6.1076

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3489 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3489 

  slack (with derating applied) (MET)                                                                     8.0076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3565 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5240 &   2.4896 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1516   0.9500            0.5800 &   3.0696 f
  mprj/o_q[134] (net)                                    2   0.0176 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0166   0.1516   0.9500  -0.0016  -0.0014 &   3.0682 f
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1573   0.9500            1.3423 &   4.4104 f
  mprj/o_q_dly[134] (net)                                2   0.0090 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1573   0.9500   0.0000   0.0001 &   4.4105 f
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.7613   0.9500            1.5667 &   5.9772 f
  mprj/io_out[35] (net)                                  1   0.3946 
  mprj/io_out[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9772 f
  io_out[35] (net) 
  io_out[35] (out)                                                   -0.1692   2.7901   0.9500  -0.0437   0.1594 &   6.1366 f
  data arrival time                                                                                                  6.1366

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0366

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3277 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3277 

  slack (with derating applied) (MET)                                                                     8.0366 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3644 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5229 &   2.4885 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1010   0.9500            0.5435 &   3.0320 f
  mprj/o_q[133] (net)                                    2   0.0090 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.1010   0.9500   0.0000   0.0001 &   3.0321 f
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1981   0.9500            1.3612 &   4.3933 f
  mprj/o_q_dly[133] (net)                                2   0.0157 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0722   0.1981   0.9500  -0.0077  -0.0079 &   4.3854 f
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.8001   0.9500            1.5972 &   5.9826 f
  mprj/io_out[34] (net)                                  1   0.4001 
  mprj/io_out[34] (user_proj_example)                                          0.0000   0.9500            0.0000 &   5.9826 f
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000   2.8293   0.9500   0.0000   0.2042 &   6.1869 f
  data arrival time                                                                                                  6.1869

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.1869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3264 

  slack (with derating applied) (MET)                                                                     8.0869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4133 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5239 &   2.4895 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1615   0.9500            0.5869 &   3.0764 f
  mprj/o_q[173] (net)                                    2   0.0193 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0832   0.1615   0.9500  -0.0342  -0.0357 &   3.0408 f
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1815   0.9500            1.3672 &   4.4079 f
  mprj/o_q_dly[173] (net)                                2   0.0130 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1815   0.9500   0.0000   0.0001 &   4.4081 f
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           2.9356   0.9500            1.6478 &   6.0559 f
  mprj/io_oeb[36] (net)                                  1   0.4183 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.0559 f
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                   -0.1417   2.9716   0.9500  -0.0116   0.2259 &   6.2818 f
  data arrival time                                                                                                  6.2818

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.2818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3354 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3354 

  slack (with derating applied) (MET)                                                                     8.1818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5172 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5238 &   2.4894 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.1346   0.9500            0.5677 &   3.0572 f
  mprj/o_q[135] (net)                                    2   0.0147 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0541   0.1346   0.9500  -0.0086  -0.0088 &   3.0483 f
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1563   0.9500            1.3355 &   4.3838 f
  mprj/o_q_dly[135] (net)                                1   0.0089 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                 -0.0439   0.1563   0.9500  -0.0048  -0.0050 &   4.3789 f
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1161   0.9500            1.7512 &   6.1301 f
  mprj/io_out[36] (net)                                  1   0.4444 
  mprj/io_out[36] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1301 f
  io_out[36] (net) 
  io_out[36] (out)                                                   -0.2832   3.1483   0.9500  -0.0447   0.1900 &   6.3202 f
  data arrival time                                                                                                  6.3202

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3202
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2202

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3388 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3388 

  slack (with derating applied) (MET)                                                                     8.2202 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5589 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2679 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0000   0.1521   0.9500   0.0000   0.0712 &   0.0712 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                        4.0003   0.9500            1.8944 &   1.9656 r
  mprj/clk (net)                                       826   2.7599 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000   4.0003   0.9500   0.0000   0.5234 &   2.4890 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.0872   0.9500            0.5330 &   3.0220 f
  mprj/o_q[172] (net)                                    1   0.0067 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                -0.0145   0.0872   0.9500  -0.0016  -0.0016 &   3.0204 f
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.1582   0.9500            1.3216 &   4.3420 f
  mprj/o_q_dly[172] (net)                                2   0.0092 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.1582   0.9500   0.0000   0.0001 &   4.3421 f
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           3.1893   0.9500            1.7956 &   6.1378 f
  mprj/io_oeb[35] (net)                                  1   0.4553 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.1378 f
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000   3.2175   0.9500   0.0000   0.2269 &   6.3646 f
  data arrival time                                                                                                  6.3646

  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  clock reconvergence pessimism                                                                           0.0000     0.0000
  clock uncertainty                                                                                       0.1000     0.1000
  output external delay                                                                                  -2.0000    -1.9000
  data required time                                                                                                -1.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                -1.9000
  data arrival time                                                                                                 -6.3646
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2646

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.0000 
  total derate : arrival time                                                                             0.3352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3352 

  slack (with derating applied) (MET)                                                                     8.2646 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5998 



1
