// Seed: 3631550078
module module_0 (
    input tri id_0,
    input wor id_1,
    input tri1 id_2
    , id_14, id_15,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    input supply1 id_10,
    output wand id_11,
    input wire id_12
);
  assign id_14 = id_10;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input uwire id_2,
    input wire id_3,
    input wand id_4,
    output supply0 id_5,
    output wire id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9,
    input tri0 id_10,
    inout logic id_11
    , id_16,
    output tri0 id_12,
    output logic id_13,
    input tri0 id_14
);
  always begin
    id_0 <= id_11;
    id_16 = 1;
    assert (id_14);
    id_13 <= 1;
    $display;
  end
  id_17(
      .id_0(id_10), .id_1(id_11), .id_2(1'h0)
  );
  assign id_12 = id_2;
  module_0(
      id_4, id_8, id_3, id_5, id_1, id_5, id_6, id_1, id_2, id_7, id_4, id_9, id_10
  );
  wor id_18;
  assign id_18 = 1;
  real id_19;
  wire id_20;
  assign id_9 = id_4;
endmodule
