Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep  4 07:09:11 2024
| Host         : DESKTOP-0SNREP6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zsys_wrapper_timing_summary_routed.rpt -pb zsys_wrapper_timing_summary_routed.pb -rpx zsys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zsys_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.352        0.000                      0                15958        0.017        0.000                      0                15851        0.538        0.000                       0                  7350  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
zsys_i/clk_wiz_0/inst/clk_in1            {0.000 5.000}        10.000          100.000         
  clk_100MHz_zsys_clk_wiz_0_0_1          {0.000 3.125}        6.250           160.000         
  clk_12MHz_zsys_clk_wiz_0_0_1           {0.000 40.625}       81.250          12.308          
  clk_200MHz_zsys_clk_wiz_0_0_1          {0.000 2.500}        5.000           200.000         
  clkfbout_zsys_clk_wiz_0_0_1            {0.000 5.000}        10.000          100.000         
zsys_i/video_out/clk_wiz_1/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_371MHz_zsys_clk_wiz_1_0            {0.000 1.347}        2.694           371.250         
  clk_74MHz_zsys_clk_wiz_1_0             {0.000 6.734}        13.468          74.250          
  clkfbout_zsys_clk_wiz_1_0              {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                                 7.845        0.000                       0                     1  
zsys_i/clk_wiz_0/inst/clk_in1                                                                                                                                                              3.000        0.000                       0                     1  
  clk_100MHz_zsys_clk_wiz_0_0_1                0.352        0.000                      0                10975        0.017        0.000                      0                10975        0.625        0.000                       0                  4741  
  clk_12MHz_zsys_clk_wiz_0_0_1                78.017        0.000                      0                   45        0.041        0.000                      0                   45       39.375        0.000                       0                    31  
  clk_200MHz_zsys_clk_wiz_0_0_1                                                                                                                                                            2.845        0.000                       0                     2  
  clkfbout_zsys_clk_wiz_0_0_1                                                                                                                                                              7.845        0.000                       0                     3  
zsys_i/video_out/clk_wiz_1/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_371MHz_zsys_clk_wiz_1_0                                                                                                                                                              0.538        0.000                       0                    10  
  clk_74MHz_zsys_clk_wiz_1_0                   1.325        0.000                      0                 4754        0.030        0.000                      0                 4754        5.754        0.000                       0                  2557  
  clkfbout_zsys_clk_wiz_1_0                                                                                                                                                               47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_12MHz_zsys_clk_wiz_0_0_1   clk_100MHz_zsys_clk_wiz_0_0_1        2.990        0.000                      0                   11        0.176        0.000                      0                   11  
clk_74MHz_zsys_clk_wiz_1_0     clk_100MHz_zsys_clk_wiz_0_0_1       11.724        0.000                      0                   44                                                                        
clk_100MHz_zsys_clk_wiz_0_0_1  clk_12MHz_zsys_clk_wiz_0_0_1         2.045        0.000                      0                   36        0.067        0.000                      0                   36  
clk_100MHz_zsys_clk_wiz_0_0_1  clk_74MHz_zsys_clk_wiz_1_0           4.840        0.000                      0                   63                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_100MHz_zsys_clk_wiz_0_0_1  clk_100MHz_zsys_clk_wiz_0_0_1        2.386        0.000                      0                   44        0.531        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zsys_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  zsys_i/clk_wiz_0/inst/clk_in1
  To Clock:  zsys_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zsys_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zsys_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_zsys_clk_wiz_0_0_1
  To Clock:  clk_100MHz_zsys_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.102ns (20.826%)  route 4.189ns (79.174%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.942     6.954    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][12]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.373     7.307    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][12]
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.102ns (20.826%)  route 4.189ns (79.174%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.942     6.954    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][18]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.373     7.307    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][18]
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.102ns (20.826%)  route 4.189ns (79.174%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.942     6.954    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][20]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.373     7.307    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][20]
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.291ns  (logic 1.102ns (20.826%)  route 4.189ns (79.174%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.942     6.954    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X20Y36         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][21]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X20Y36         FDRE (Setup_fdre_C_CE)      -0.373     7.307    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][21]
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -6.954    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.102ns (20.972%)  route 4.153ns (79.028%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.906     6.918    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][16]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.409     7.271    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][16]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.102ns (20.972%)  route 4.153ns (79.028%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.906     6.918    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][17]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.409     7.271    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][17]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.102ns (20.972%)  route 4.153ns (79.028%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.906     6.918    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.409     7.271    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.102ns (20.972%)  route 4.153ns (79.028%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.906     6.918    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][23]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.409     7.271    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][23]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 1.102ns (20.972%)  route 4.153ns (79.028%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.667     5.145    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X20Y30         LUT6 (Prop_lut6_I3_O)        0.124     5.269 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_2/O
                         net (fo=1, routed)           0.593     5.862    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[25]
    SLICE_X20Y31         LUT4 (Prop_lut4_I0_O)        0.150     6.012 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[25][31]_i_1/O
                         net (fo=32, routed)          0.906     6.918    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_24[0]
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X21Y35         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][3]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X21Y35         FDRE (Setup_fdre_C_CE)      -0.409     7.271    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][3]
  -------------------------------------------------------------------
                         required time                          7.271    
                         arrival time                          -6.918    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.076ns (19.789%)  route 4.361ns (80.211%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 7.750 - 6.250 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.660     1.663    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.456     2.119 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]_rep__1/Q
                         net (fo=99, routed)          1.019     3.138    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
    SLICE_X22Y29         LUT6 (Prop_lut6_I0_O)        0.124     3.262 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6/O
                         net (fo=1, routed)           0.162     3.424    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_6_n_0
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.124     3.548 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/load_enable_reg_d_i_3/O
                         net (fo=39, routed)          0.806     4.354    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/CLK_CORE_DRP_I/eqOp2_in
    SLICE_X23Y30         LUT2 (Prop_lut2_I0_O)        0.124     4.478 f  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[30][31]_i_4/O
                         net (fo=30, routed)          0.945     5.423    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7]_0
    SLICE_X18Y33         LUT6 (Prop_lut6_I3_O)        0.124     5.547 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[28][31]_i_2/O
                         net (fo=1, routed)           0.607     6.154    zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/CLK_CORE_DRP_I/ram_clk_config[28]
    SLICE_X18Y33         LUT4 (Prop_lut4_I0_O)        0.124     6.278 r  zsys_i/video_out/clk_wiz_1/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[28][31]_i_1/O
                         net (fo=32, routed)          0.822     7.100    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2][0]
    SLICE_X18Y34         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.497     7.750    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X18Y34         FDRE                                         r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]/C
                         clock pessimism              0.004     7.754    
                         clock uncertainty           -0.075     7.680    
    SLICE_X18Y34         FDRE (Setup_fdre_C_CE)      -0.205     7.475    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][0]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -7.100    
  -------------------------------------------------------------------
                         slack                                  0.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_LED/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.034%)  route 0.220ns (60.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.557     0.559    zsys_i/axi_gpio_LED/U0/s_axi_aclk
    SLICE_X23Y50         FDRE                                         r  zsys_i/axi_gpio_LED/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  zsys_i/axi_gpio_LED/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.220     0.920    zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X23Y49         FDRE                                         r  zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.831     0.833    zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism              0.000     0.833    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.070     0.903    zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.872%)  route 0.168ns (53.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.557     0.559    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X24Y52         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y52         FDRE (Prop_fdre_C_Q)         0.148     0.707 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][21]/Q
                         net (fo=1, routed)           0.168     0.874    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[21]
    SLICE_X22Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.831     0.833    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X22Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/C
                         clock pessimism              0.000     0.833    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.018     0.851    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.565%)  route 0.245ns (63.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.568     0.570    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X7Y5           FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     0.711 r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[3]/Q
                         net (fo=1, routed)           0.245     0.955    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.873     0.875    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.252     0.623    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[19])
                                                      0.296     0.919    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.565%)  route 0.245ns (63.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.571ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.569     0.571    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X7Y2           FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     0.712 r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[0]/Q
                         net (fo=1, routed)           0.245     0.956    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.873     0.875    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.252     0.623    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     0.919    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.423%)  route 0.167ns (56.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.566     0.568    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X17Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.128     0.696 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=1, routed)           0.167     0.862    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/ipif_proc_Addr_int[6]
    SLICE_X18Y52         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.829     0.831    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X18Y52         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                         clock pessimism              0.000     0.831    
    SLICE_X18Y52         FDRE (Hold_fdre_C_D)        -0.007     0.824    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zsys_i/axi_gpio_LED/U0/ip2bus_data_i_D1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.131%)  route 0.219ns (60.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.557     0.559    zsys_i/axi_gpio_LED/U0/s_axi_aclk
    SLICE_X23Y50         FDRE                                         r  zsys_i/axi_gpio_LED/U0/ip2bus_data_i_D1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  zsys_i/axi_gpio_LED/U0/ip2bus_data_i_D1_reg[31]/Q
                         net (fo=1, routed)           0.219     0.919    zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[0]
    SLICE_X23Y49         FDRE                                         r  zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.831     0.833    zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y49         FDRE                                         r  zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism              0.000     0.833    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.046     0.879    zsys_i/axi_gpio_LED/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.189%)  route 0.249ns (63.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.568     0.570    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X7Y5           FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     0.711 r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[7]/Q
                         net (fo=1, routed)           0.249     0.959    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.873     0.875    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.252     0.623    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     0.919    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.147%)  route 0.249ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.568     0.570    zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/m_axis_mm2s_aclk
    SLICE_X7Y5           FDRE                                         r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     0.711 r  zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_reg[22]/Q
                         net (fo=1, routed)           0.249     0.960    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[14]
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.873     0.875    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y2          RAMB36E1                                     r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.252     0.623    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     0.919    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.066%)  route 0.208ns (61.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.557     0.559    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/aclk
    SLICE_X23Y52         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y52         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[2][13]/Q
                         net (fo=1, routed)           0.208     0.895    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/out_data[13]
    SLICE_X22Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.831     0.833    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X22Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.000     0.833    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.017     0.850    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.928%)  route 0.221ns (61.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.566     0.568    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X17Y49         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=1, routed)           0.221     0.930    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/ipif_proc_Addr_int[5]
    SLICE_X20Y51         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.828     0.830    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/aclk
    SLICE_X20Y51         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                         clock pessimism              0.000     0.830    
    SLICE_X20Y51         FDRE (Hold_fdre_C_D)         0.052     0.882    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_zsys_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         6.250       1.251      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     XADC/DCLK           n/a            4.000         6.250       2.250      XADC_X0Y0        zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.576         6.250       3.674      RAMB18_X0Y30     zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/RDCLK
Min Period        n/a     FIFO18E1/WRCLK      n/a            2.576         6.250       3.674      RAMB18_X0Y30     zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data/WRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y0      zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y0      zsys_i/video_out/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/fg_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.250       3.674      RAMB36_X0Y2      zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.250       4.095      BUFGCTRL_X0Y16   zsys_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.250       5.250      SLICE_X37Y51     zsys_i/audio/i2s_to_pwm_0/U0/pwm_s_cnt_dir_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.625      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.625      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         3.125       1.875      SLICE_X24Y43     zsys_i/audio/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_6_11/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.625      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         3.125       0.626      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X0Y2       zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X0Y2       zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X0Y2       zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X0Y2       zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y47     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y47     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y47     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X20Y47     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz_zsys_clk_wiz_0_0_1
  To Clock:  clk_12MHz_zsys_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       78.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.017ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.743ns (27.857%)  route 1.924ns (72.143%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.095 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.997     3.092    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X20Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     3.416 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.927     4.343    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_D)       -0.285    82.360    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.360    
                         arrival time                          -4.343    
  -------------------------------------------------------------------
                         slack                                 78.017    

Slack (MET) :             78.053ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.715ns (25.023%)  route 2.142ns (74.977%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.095 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.997     3.092    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X20Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     3.388 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           1.145     4.533    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_D)       -0.058    82.587    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.587    
                         arrival time                          -4.533    
  -------------------------------------------------------------------
                         slack                                 78.053    

Slack (MET) :             78.064ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.744ns (28.073%)  route 1.906ns (71.927%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.095 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.001     3.096    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X20Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     3.421 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.905     4.326    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_D)       -0.254    82.391    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.391    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                 78.064    

Slack (MET) :             78.190ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.715ns (26.500%)  route 1.983ns (73.500%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.095 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.005     3.100    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X20Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.296     3.396 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.978     4.374    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_D)       -0.081    82.564    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.564    
                         arrival time                          -4.374    
  -------------------------------------------------------------------
                         slack                                 78.190    

Slack (MET) :             78.629ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.737ns (36.113%)  route 1.304ns (63.887%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.419     2.095 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           1.005     3.100    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X20Y47         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.318     3.418 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.299     3.717    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_D)       -0.299    82.346    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.346    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                 78.629    

Slack (MET) :             78.906ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.224%)  route 1.278ns (68.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.811     2.943    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X22Y48         LUT3 (Prop_lut3_I2_O)        0.124     3.067 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.467     3.534    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_CE)      -0.205    82.440    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         82.440    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 78.906    

Slack (MET) :             78.906ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.224%)  route 1.278ns (68.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.811     2.943    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X22Y48         LUT3 (Prop_lut3_I2_O)        0.124     3.067 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.467     3.534    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_CE)      -0.205    82.440    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         82.440    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 78.906    

Slack (MET) :             78.906ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.224%)  route 1.278ns (68.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.811     2.943    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X22Y48         LUT3 (Prop_lut3_I2_O)        0.124     3.067 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.467     3.534    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_CE)      -0.205    82.440    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         82.440    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 78.906    

Slack (MET) :             78.906ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.224%)  route 1.278ns (68.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.811     2.943    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X22Y48         LUT3 (Prop_lut3_I2_O)        0.124     3.067 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.467     3.534    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_CE)      -0.205    82.440    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         82.440    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 78.906    

Slack (MET) :             78.906ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.580ns (31.224%)  route 1.278ns (68.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 82.756 - 81.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_reg/Q
                         net (fo=3, routed)           0.811     2.943    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d2_1
    SLICE_X22Y48         LUT3 (Prop_lut3_I2_O)        0.124     3.067 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.467     3.534    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.503    82.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.004    82.760    
                         clock uncertainty           -0.116    82.645    
    SLICE_X21Y48         FDRE (Setup_fdre_C_CE)      -0.205    82.440    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         82.440    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                 78.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/Q
                         net (fo=1, routed)           0.215     0.921    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync_n_3
    SLICE_X24Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.831     0.833    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X24Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.052     0.880    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X24Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/Q
                         net (fo=1, routed)           0.164     0.892    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/DIA0
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.727    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.128ns (28.630%)  route 0.319ns (71.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y48         FDRE (Prop_fdre_C_Q)         0.128     0.693 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/Q
                         net (fo=1, routed)           0.319     1.012    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync_n_0
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.831     0.833    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.016     0.844    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.513%)  route 0.354ns (71.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.354     1.059    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.513%)  route 0.354ns (71.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.354     1.059    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.513%)  route 0.354ns (71.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.354     1.059    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.513%)  route 0.354ns (71.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.354     1.059    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.513%)  route 0.354ns (71.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.354     1.059    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.513%)  route 0.354ns (71.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.354     1.059    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.890    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.513%)  route 0.354ns (71.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.354     1.059    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X24Y46         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.252     0.580    
    SLICE_X24Y46         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.890    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_12MHz_zsys_clk_wiz_0_0_1
Waveform(ns):       { 0.000 40.625 }
Period(ns):         81.250
Sources:            { zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.250      79.095     BUFGCTRL_X0Y17   zsys_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         81.250      80.001     MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            1.000         81.250      80.250     SLICE_X22Y48     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.250      80.250     SLICE_X22Y48     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.250      80.250     SLICE_X22Y48     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.250      80.250     SLICE_X25Y47     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.250      80.250     SLICE_X25Y47     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.250      80.250     SLICE_X25Y47     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.250      80.250     SLICE_X24Y48     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.250      80.250     SLICE_X24Y48     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       81.250      132.110    MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         40.625      39.375     SLICE_X24Y46     zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_200MHz_zsys_clk_wiz_0_0_1
  To Clock:  clk_200MHz_zsys_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200MHz_zsys_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y19   zsys_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zsys_clk_wiz_0_0_1
  To Clock:  clkfbout_zsys_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zsys_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   zsys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1
  To Clock:  zsys_i/video_out/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zsys_i/video_out/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zsys_i/video_out/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_371MHz_zsys_clk_wiz_1_0
  To Clock:  clk_371MHz_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_371MHz_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y20     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y19     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y17     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y28     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y27     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_74MHz_zsys_clk_wiz_1_0
  To Clock:  clk_74MHz_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        1.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 0.580ns (5.095%)  route 10.805ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.798    13.044    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][3]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.369    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][3]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 0.580ns (5.095%)  route 10.805ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.798    13.044    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][6]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.369    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][6]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 0.580ns (5.095%)  route 10.805ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.798    13.044    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][7]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.369    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][7]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.325ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.385ns  (logic 0.580ns (5.095%)  route 10.805ns (94.905%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.798    13.044    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X38Y58         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][8]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.524    14.369    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][8]
  -------------------------------------------------------------------
                         required time                         14.369    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                  1.325    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.467ns  (logic 0.580ns (5.058%)  route 10.887ns (94.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.880    13.126    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[6]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.429    14.464    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[6]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.467ns  (logic 0.580ns (5.058%)  route 10.887ns (94.942%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.880    13.126    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X41Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[7]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.429    14.464    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_err_reg[7]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.126    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.369ns  (logic 0.580ns (5.102%)  route 10.789ns (94.898%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 15.036 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.782    13.028    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X36Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.565    15.036    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X36Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                         clock pessimism              0.104    15.140    
                         clock uncertainty           -0.246    14.894    
    SLICE_X36Y56         FDRE (Setup_fdre_C_R)       -0.429    14.465    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.028    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.346ns  (logic 0.580ns (5.112%)  route 10.766ns (94.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.759    13.005    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    14.464    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][3]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.346ns  (logic 0.580ns (5.112%)  route 10.766ns (94.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.759    13.005    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    14.464    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][6]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@13.468ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        11.346ns  (logic 0.580ns (5.112%)  route 10.766ns (94.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.567ns = ( 15.035 - 13.468 ) 
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.487ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.680     1.680    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.656     1.659    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y60         FDRE (Prop_fdre_C_Q)         0.456     2.115 f  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.soft_resetn_reg/Q
                         net (fo=65, routed)          4.007     6.122    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/resetn_out
    SLICE_X6Y71          LUT1 (Prop_lut1_I0_O)        0.124     6.246 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1/O
                         net (fo=982, routed)         6.759    13.005    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0
    SLICE_X39Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                     13.468    13.468 r  
    BUFGCTRL_X0Y19       BUFG                         0.000    13.468 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.490    14.958    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    11.781 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    13.380    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.471 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        1.564    15.035    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X39Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7]/C
                         clock pessimism              0.104    15.139    
                         clock uncertainty           -0.246    14.893    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    14.464    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][7]
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.005    
  -------------------------------------------------------------------
                         slack                                  1.458    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.248ns (62.122%)  route 0.151ns (37.878%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.556     0.558    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0]/Q
                         net (fo=1, routed)           0.151     0.850    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]
    SLICE_X23Y60         LUT6 (Prop_lut6_I5_O)        0.045     0.895 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.895    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][0]_i_2__0_n_0
    SLICE_X23Y60         MUXF7 (Prop_muxf7_I0_O)      0.062     0.957 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.957    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_31
    SLICE_X23Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.825     0.827    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X23Y60         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X23Y60         FDRE (Hold_fdre_C_D)         0.105     0.927    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -0.927    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.116%)  route 0.219ns (60.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.551     0.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X17Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y72         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[23][23]/Q
                         net (fo=1, routed)           0.219     0.913    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[23][19]
    SLICE_X22Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.814     0.816    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.072     0.883    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0active_start_hori_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26]/C
                            (rising edge-triggered cell FDSE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.954%)  route 0.221ns (61.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.551     0.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y72         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDSE (Prop_fdse_C_Q)         0.141     0.694 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][26]/Q
                         net (fo=1, routed)           0.221     0.915    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][22]
    SLICE_X23Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.814     0.816    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X23Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X23Y72         FDRE (Hold_fdre_C_D)         0.070     0.881    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.251ns (61.192%)  route 0.159ns (38.808%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.557     0.559    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X21Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y59         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][18]/Q
                         net (fo=1, routed)           0.159     0.859    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[321]
    SLICE_X22Y59         LUT6 (Prop_lut6_I1_O)        0.045     0.904 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0/O
                         net (fo=1, routed)           0.000     0.904    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][18]_i_3__0_n_0
    SLICE_X22Y59         MUXF7 (Prop_muxf7_I1_O)      0.065     0.969 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1__0/O
                         net (fo=1, routed)           0.000     0.969    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]_13
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.826     0.828    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X22Y59         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X22Y59         FDRE (Hold_fdre_C_D)         0.105     0.928    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][16]/C
                            (rising edge-triggered cell FDSE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.716%)  route 0.233ns (62.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.553     0.555    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y69         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y69         FDSE (Prop_fdse_C_Q)         0.141     0.696 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[24][16]/Q
                         net (fo=1, routed)           0.233     0.929    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[24][11]
    SLICE_X23Y69         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.817     0.819    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X23Y69         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[0]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X23Y69         FDRE (Hold_fdre_C_D)         0.072     0.886    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.374%)  route 0.226ns (61.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.551     0.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y72         FDRE (Prop_fdre_C_Q)         0.141     0.694 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][25]/Q
                         net (fo=1, routed)           0.226     0.920    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][21]
    SLICE_X22Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.814     0.816    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y72         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[9]/C
                         clock pessimism             -0.005     0.811    
    SLICE_X22Y72         FDRE (Hold_fdre_C_D)         0.066     0.877    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][25]/C
                            (rising edge-triggered cell FDSE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.190ns (45.568%)  route 0.227ns (54.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.549     0.551    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y73         FDSE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDSE (Prop_fdse_C_Q)         0.141     0.692 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[16][25]/Q
                         net (fo=2, routed)           0.227     0.919    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[16][21]
    SLICE_X22Y73         LUT5 (Prop_lut5_I4_O)        0.049     0.968 r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start[9]_i_1/O
                         net (fo=1, routed)           0.000     0.968    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start[9]_i_1_n_0
    SLICE_X22Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.812     0.814    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X22Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[9]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X22Y73         FDRE (Hold_fdre_C_D)         0.107     0.916    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.929%)  route 0.218ns (57.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.551     0.553    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X20Y68         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.164     0.717 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[25][17]/Q
                         net (fo=1, routed)           0.218     0.935    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[25][13]
    SLICE_X24Y68         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.818     0.820    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y68         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[1]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X24Y68         FDRE (Hold_fdre_C_D)         0.059     0.874    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0bp_start_hori_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.251ns (58.312%)  route 0.179ns (41.688%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.557     0.559    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X18Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y63         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][10]/Q
                         net (fo=1, routed)           0.179     0.879    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_1[10]
    SLICE_X22Y63         LUT5 (Prop_lut5_I2_O)        0.045     0.924 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[10]_i_3/O
                         net (fo=1, routed)           0.000     0.924    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][10]_0
    SLICE_X22Y63         MUXF7 (Prop_muxf7_I1_O)      0.065     0.989 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.989    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_628
    SLICE_X22Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.822     0.824    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X22Y63         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X22Y63         FDRE (Hold_fdre_C_D)         0.105     0.924    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns - clk_74MHz_zsys_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.548     0.548    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.549     0.551    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X18Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int_reg[22][16]/Q
                         net (fo=1, routed)           0.244     0.935    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/time_control_regs[22][12]
    SLICE_X24Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_74MHz_zsys_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  zsys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.814     0.814    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_74MHz_zsys_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2555, routed)        0.812     0.814    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X24Y73         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]/C
                         clock pessimism             -0.005     0.809    
    SLICE_X24Y73         FDRE (Hold_fdre_C_D)         0.059     0.868    zsys_i/video_out/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hbp_start_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_74MHz_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.468      10.892     RAMB36_X0Y2      zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[0].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y20     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y19     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[1].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y18     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y17     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[2].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y28     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_m_inst/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y27     zsys_i/video_out/Video_IO_2_HDMI_TMDS_0/U0/HDMI_ddr_lines_gen[3].serdes_ddr_inst/OSERDESE2_s_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.read_ack_d_reg[2]_srl4___AXI4_LITE_INTERFACE.read_ack_d_reg_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X24Y62     zsys_i/video_out/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X16Y54     zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zsys_clk_wiz_1_0
  To Clock:  clkfbout_zsys_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zsys_clk_wiz_1_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  zsys_i/video_out/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_12MHz_zsys_clk_wiz_0_0_1
  To Clock:  clk_100MHz_zsys_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.990ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axis_to_i2s_0/U0/lrclk_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.456ns (17.333%)  route 2.175ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 7.732 - 6.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDSE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDSE (Prop_fdse_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/Q
                         net (fo=2, routed)           2.175     4.307    zsys_i/audio/axis_to_i2s_0/U0/i2s_lrclk
    SLICE_X6Y72          FDRE                                         r  zsys_i/audio/axis_to_i2s_0/U0/lrclk_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.479     7.732    zsys_i/audio/axis_to_i2s_0/U0/s_axis_aclk
    SLICE_X6Y72          FDRE                                         r  zsys_i/audio/axis_to_i2s_0/U0/lrclk_sr_reg[0]/C
                         clock pessimism             -0.171     7.561    
                         clock uncertainty           -0.236     7.325    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)       -0.028     7.297    zsys_i/audio/axis_to_i2s_0/U0/lrclk_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.297    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.601ns  (logic 0.456ns (17.530%)  route 2.145ns (82.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 7.732 - 6.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDSE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDSE (Prop_fdse_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/Q
                         net (fo=2, routed)           2.145     4.277    zsys_i/audio/axis_to_i2s_0/U0/i2s_bclk
    SLICE_X6Y72          FDRE                                         r  zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.479     7.732    zsys_i/audio/axis_to_i2s_0/U0/s_axis_aclk
    SLICE_X6Y72          FDRE                                         r  zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]/C
                         clock pessimism             -0.171     7.561    
                         clock uncertainty           -0.236     7.325    
    SLICE_X6Y72          FDRE (Setup_fdre_C_D)       -0.016     7.309    zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.309    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.336ns (57.961%)  route 0.969ns (42.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 7.751 - 6.250 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.672     1.675    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     3.011 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.969     3.980    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.498     7.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/C
                         clock pessimism             -0.171     7.580    
                         clock uncertainty           -0.236     7.345    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)       -0.265     7.080    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.080    
                         arrival time                          -3.980    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.263ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.344ns (62.921%)  route 0.792ns (37.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 7.751 - 6.250 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.672     1.675    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     3.019 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.792     3.811    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.498     7.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/C
                         clock pessimism             -0.171     7.580    
                         clock uncertainty           -0.236     7.345    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)       -0.271     7.074    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  3.263    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.456ns (20.528%)  route 1.765ns (79.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 7.740 - 6.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDSE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDSE (Prop_fdse_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/Q
                         net (fo=2, routed)           1.765     3.897    zsys_i/audio/i2s_to_pwm_0/U0/i2s_lrclk
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.487     7.740    zsys_i/audio/i2s_to_pwm_0/U0/clk_in
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]/C
                         clock pessimism             -0.171     7.569    
                         clock uncertainty           -0.236     7.333    
    SLICE_X27Y51         FDRE (Setup_fdre_C_D)       -0.081     7.252    zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.252    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.229ns  (logic 0.456ns (20.456%)  route 1.773ns (79.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 7.740 - 6.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDSE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDSE (Prop_fdse_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/Q
                         net (fo=2, routed)           1.773     3.905    zsys_i/audio/i2s_to_pwm_0/U0/i2s_bclk
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.487     7.740    zsys_i/audio/i2s_to_pwm_0/U0/clk_in
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]/C
                         clock pessimism             -0.171     7.569    
                         clock uncertainty           -0.236     7.333    
    SLICE_X27Y51         FDRE (Setup_fdre_C_D)       -0.067     7.266    zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -3.905    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.376ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 1.343ns (66.856%)  route 0.666ns (33.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 7.751 - 6.250 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.672     1.675    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     3.018 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.666     3.684    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.498     7.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/C
                         clock pessimism             -0.171     7.580    
                         clock uncertainty           -0.236     7.345    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)       -0.285     7.060    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                          7.060    
                         arrival time                          -3.684    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.456ns (20.610%)  route 1.757ns (79.390%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 7.756 - 6.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/Q
                         net (fo=1, routed)           1.757     3.889    zsys_i/audio/i2s_to_pwm_0/U0/i2s_sdata
    SLICE_X27Y49         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.503     7.756    zsys_i/audio/i2s_to_pwm_0/U0/clk_in
    SLICE_X27Y49         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg/C
                         clock pessimism             -0.171     7.585    
                         clock uncertainty           -0.236     7.350    
    SLICE_X27Y49         FDRE (Setup_fdre_C_D)       -0.067     7.283    zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg
  -------------------------------------------------------------------
                         required time                          7.283    
                         arrival time                          -3.889    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.455ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 1.309ns (61.353%)  route 0.825ns (38.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 7.751 - 6.250 ) 
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.672     1.675    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.309     2.984 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.825     3.809    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.498     7.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/C
                         clock pessimism             -0.171     7.580    
                         clock uncertainty           -0.236     7.345    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)       -0.081     7.264    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.264    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  3.455    

Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.456ns (21.535%)  route 1.662ns (78.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns = ( 7.756 - 6.250 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.673     1.676    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.456     2.132 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           1.662     3.794    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X21Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.503     7.756    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/s00_axi_aclk
    SLICE_X21Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/C
                         clock pessimism             -0.171     7.585    
                         clock uncertainty           -0.236     7.350    
    SLICE_X21Y47         FDRE (Setup_fdre_C_D)       -0.047     7.303    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg
  -------------------------------------------------------------------
                         required time                          7.303    
                         arrival time                          -3.794    
  -------------------------------------------------------------------
                         slack                                  3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.478ns (60.083%)  route 0.318ns (39.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.562     0.564    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.042 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.318     1.359    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.236     1.117    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.066     1.183    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.394ns (53.840%)  route 0.338ns (46.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.562     0.564    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     0.958 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.338     1.295    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.236     1.117    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)        -0.003     1.114    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.115%)  route 0.683ns (82.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/DATA_CLK_I
    SLICE_X25Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg/Q
                         net (fo=2, routed)           0.683     1.388    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_reg_n_0
    SLICE_X25Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y46         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.236     1.117    
    SLICE_X25Y46         FDRE (Hold_fdre_C_D)         0.070     1.187    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.877ns  (logic 0.141ns (16.086%)  route 0.736ns (83.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_O_reg[0]/Q
                         net (fo=1, routed)           0.736     1.441    zsys_i/audio/i2s_to_pwm_0/U0/i2s_sdata
    SLICE_X27Y49         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.834     0.836    zsys_i/audio/i2s_to_pwm_0/U0/clk_in
    SLICE_X27Y49         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg/C
                         clock pessimism              0.049     0.885    
                         clock uncertainty            0.236     1.121    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.070     1.191    zsys_i/audio/i2s_to_pwm_0/U0/sdata_reg
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.141ns (15.798%)  route 0.752ns (84.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/Q
                         net (fo=2, routed)           0.752     1.457    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg_n_0
    SLICE_X21Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/s00_axi_aclk
    SLICE_X21Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y47         FDRE (Hold_fdre_C_D)         0.075     1.195    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.390ns (45.991%)  route 0.458ns (54.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.562     0.564    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.954 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.458     1.412    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.236     1.117    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.004     1.121    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.492ns (55.593%)  route 0.393ns (44.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.562     0.564    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.056 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.393     1.449    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.830     0.832    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/s00_axi_aclk
    SLICE_X25Y45         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/C
                         clock pessimism              0.049     0.881    
                         clock uncertainty            0.236     1.117    
    SLICE_X25Y45         FDRE (Hold_fdre_C_D)         0.004     1.121    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.141ns (13.701%)  route 0.888ns (86.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDSE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDSE (Prop_fdse_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/Q
                         net (fo=2, routed)           0.888     1.594    zsys_i/audio/i2s_to_pwm_0/U0/i2s_bclk
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.829     0.831    zsys_i/audio/i2s_to_pwm_0/U0/clk_in
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.236     1.116    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.070     1.186    zsys_i/audio/i2s_to_pwm_0/U0/bclk_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.141ns (13.724%)  route 0.886ns (86.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDSE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDSE (Prop_fdse_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/LRCLK_O_reg[0]/Q
                         net (fo=2, routed)           0.886     1.592    zsys_i/audio/i2s_to_pwm_0/U0/i2s_lrclk
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.829     0.831    zsys_i/audio/i2s_to_pwm_0/U0/clk_in
    SLICE_X27Y51         FDRE                                         r  zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]/C
                         clock pessimism              0.049     0.880    
                         clock uncertainty            0.236     1.116    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.066     1.182    zsys_i/audio/i2s_to_pwm_0/U0/lrclk_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Destination:            zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.093ns  (logic 0.141ns (12.897%)  route 0.952ns (87.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y48         FDSE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDSE (Prop_fdse_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/BCLK_O_reg[0]/Q
                         net (fo=2, routed)           0.952     1.658    zsys_i/audio/axis_to_i2s_0/U0/i2s_bclk
    SLICE_X6Y72          FDRE                                         r  zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.818     0.820    zsys_i/audio/axis_to_i2s_0/U0/s_axis_aclk
    SLICE_X6Y72          FDRE                                         r  zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]/C
                         clock pessimism              0.049     0.869    
                         clock uncertainty            0.236     1.105    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.060     1.165    zsys_i/audio/axis_to_i2s_0/U0/bclk_sr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.493    





---------------------------------------------------------------------------------------------------
From Clock:  clk_74MHz_zsys_clk_wiz_1_0
  To Clock:  clk_100MHz_zsys_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       11.724ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.649ns  (logic 0.456ns (27.659%)  route 1.193ns (72.341%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           1.193     1.649    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X26Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X26Y54         FDRE (Setup_fdre_C_D)       -0.095    13.373    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.649    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.828ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.582ns  (logic 0.456ns (28.824%)  route 1.126ns (71.176%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/C
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[4]/Q
                         net (fo=1, routed)           1.126     1.582    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[4]
    SLICE_X29Y52         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)       -0.058    13.410    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][4]
  -------------------------------------------------------------------
                         required time                         13.410    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                 11.828    

Slack (MET) :             11.830ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.595ns  (logic 0.456ns (28.592%)  route 1.139ns (71.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/C
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[8]/Q
                         net (fo=1, routed)           1.139     1.595    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[8]
    SLICE_X28Y55         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)       -0.043    13.425    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -1.595    
  -------------------------------------------------------------------
                         slack                                 11.830    

Slack (MET) :             11.920ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.453ns  (logic 0.456ns (31.385%)  route 0.997ns (68.615%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X37Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           0.997     1.453    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X26Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X26Y56         FDRE (Setup_fdre_C_D)       -0.095    13.373    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                 11.920    

Slack (MET) :             11.925ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.500ns  (logic 0.518ns (34.540%)  route 0.982ns (65.460%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[7]/Q
                         net (fo=1, routed)           0.982     1.500    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[7]
    SLICE_X28Y50         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)       -0.043    13.425    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                         13.425    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                 11.925    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.411ns  (logic 0.456ns (32.324%)  route 0.955ns (67.676%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y61                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/C
    SLICE_X23Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[0]/Q
                         net (fo=1, routed)           0.955     1.411    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[0]
    SLICE_X23Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X23Y54         FDRE (Setup_fdre_C_D)       -0.095    13.373    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             11.968ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.405ns  (logic 0.518ns (36.865%)  route 0.887ns (63.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X12Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           0.887     1.405    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X11Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X11Y54         FDRE (Setup_fdre_C_D)       -0.095    13.373    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                 11.968    

Slack (MET) :             11.971ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.450ns  (logic 0.518ns (35.731%)  route 0.932ns (64.269%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y61                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X38Y61         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           0.932     1.450    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X28Y55         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)       -0.047    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 11.971    

Slack (MET) :             11.976ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.445ns  (logic 0.456ns (31.567%)  route 0.989ns (68.433%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/C
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[12]/Q
                         net (fo=1, routed)           0.989     1.445    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[12]
    SLICE_X28Y50         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)       -0.047    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                 11.976    

Slack (MET) :             12.007ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_100MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.243%)  route 0.958ns (67.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X36Y63         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           0.958     1.414    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X30Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X30Y54         FDRE (Setup_fdre_C_D)       -0.047    13.421    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         13.421    
                         arrival time                          -1.414    
  -------------------------------------------------------------------
                         slack                                 12.007    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_zsys_clk_wiz_0_0_1
  To Clock:  clk_12MHz_zsys_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.045ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        3.412ns  (logic 0.456ns (13.364%)  route 2.956ns (86.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 82.735 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.956    80.078    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/s00_axi_aresetn
    SLICE_X22Y53         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.482    82.735    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y53         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/C
                         clock pessimism             -0.171    82.564    
                         clock uncertainty           -0.236    82.328    
    SLICE_X22Y53         FDRE (Setup_fdre_C_CE)      -0.205    82.123    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]
  -------------------------------------------------------------------
                         required time                         82.123    
                         arrival time                         -80.078    
  -------------------------------------------------------------------
                         slack                                  2.045    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.253ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.892ns  (logic 0.456ns (15.765%)  route 2.436ns (84.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 82.751 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          2.436    79.558    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WE
    SLICE_X24Y46         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.498    82.751    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X24Y46         RAMS32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.171    82.580    
                         clock uncertainty           -0.236    82.345    
    SLICE_X24Y46         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    81.812    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         81.812    
                         arrival time                         -79.558    
  -------------------------------------------------------------------
                         slack                                  2.253    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@81.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@75.000ns)
  Data Path Delay:        2.825ns  (logic 0.580ns (20.534%)  route 2.245ns (79.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 82.752 - 81.250 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 76.666 - 75.000 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     75.000    75.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    75.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666    76.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    73.142 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    74.902    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    75.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663    76.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456    77.122 f  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.437    78.559    zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/s00_axi_aresetn
    SLICE_X24Y48         LUT1 (Prop_lut1_I0_O)        0.124    78.683 r  zsys_i/audio/axi_i2s_adi_0/U0/axi_i2s_adi_S_AXI_inst/BCLK_O[0]_i_1/O
                         net (fo=111, routed)         0.807    79.491    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/s00_axi_aresetn_0
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                     81.250    81.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    81.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477    82.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.164    79.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599    81.162    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    81.253 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          1.499    82.752    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg/C
                         clock pessimism             -0.171    82.581    
                         clock uncertainty           -0.236    82.346    
    SLICE_X22Y47         FDRE (Setup_fdre_C_R)       -0.429    81.917    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tick_reg
  -------------------------------------------------------------------
                         required time                         81.917    
                         arrival time                         -79.491    
  -------------------------------------------------------------------
                         slack                                  2.426    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.492ns (81.644%)  route 0.111ns (18.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.492     1.057 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.111     1.167    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)        -0.020     1.100    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.390ns (53.715%)  route 0.336ns (46.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     0.955 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.336     1.291    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.007     1.127    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.394ns (54.422%)  route 0.330ns (45.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     0.959 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.330     1.289    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)        -0.003     1.117    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.117    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.827ns  (logic 0.388ns (46.907%)  route 0.439ns (53.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.388     0.953 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.439     1.392    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.072     1.192    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 zsys_i/audio/axis_to_i2s_0/U0/data_sr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.128ns (16.446%)  route 0.650ns (83.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.549     0.551    zsys_i/audio/axis_to_i2s_0/U0/s_axis_aclk
    SLICE_X7Y75          FDRE                                         r  zsys_i/audio/axis_to_i2s_0/U0/data_sr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.128     0.679 r  zsys_i/audio/axis_to_i2s_0/U0/data_sr_reg[31]/Q
                         net (fo=1, routed)           0.650     1.329    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/SDATA_I[0]
    SLICE_X22Y53         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.825     0.827    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/DATA_CLK_I
    SLICE_X22Y53         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]/C
                         clock pessimism              0.049     0.876    
                         clock uncertainty            0.236     1.112    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.016     1.128    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/rx_sync_fifo_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.478ns (57.459%)  route 0.354ns (42.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X20Y47         RAMD32                                       r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.043 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.354     1.396    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.066     1.186    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.141ns (16.340%)  route 0.722ns (83.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.563     0.565    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aclk
    SLICE_X21Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_reg/Q
                         net (fo=2, routed)           0.722     1.428    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.831     0.833    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X22Y47         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg/C
                         clock pessimism              0.049     0.882    
                         clock uncertainty            0.236     1.118    
    SLICE_X22Y47         FDRE (Hold_fdre_C_D)         0.075     1.193    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/tick_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.322%)  route 0.829ns (81.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.560     0.562    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.676     1.378    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.423 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.154     1.577    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_CE)       -0.039     1.081    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.322%)  route 0.829ns (81.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.560     0.562    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.676     1.378    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.423 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.154     1.577    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_CE)       -0.039     1.081    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_12MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@40.625ns period=81.250ns})
  Path Group:             clk_12MHz_zsys_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_12MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.186ns (18.322%)  route 0.829ns (81.678%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.220ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.560     0.562    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          0.676     1.378    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/s00_axi_aresetn
    SLICE_X22Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.423 r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.154     1.577    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_12MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_12MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=29, routed)          0.833     0.835    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/DATA_CLK_I
    SLICE_X21Y48         FDRE                                         r  zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.049     0.884    
                         clock uncertainty            0.236     1.120    
    SLICE_X21Y48         FDRE (Hold_fdre_C_CE)       -0.039     1.081    zsys_i/audio/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.081    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.496    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_zsys_clk_wiz_0_0_1
  To Clock:  clk_74MHz_zsys_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.305ns  (logic 0.456ns (34.944%)  route 0.849ns (65.056%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y7                                       0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X18Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.849     1.305    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X19Y7          FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X19Y7          FDRE (Setup_fdre_C_D)       -0.105     6.145    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.145    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.301ns  (logic 0.518ns (39.822%)  route 0.783ns (60.178%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y52                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X16Y52         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.783     1.301    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][16]
    SLICE_X16Y57         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X16Y57         FDRE (Setup_fdre_C_D)       -0.043     6.207    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -1.301    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.241ns  (logic 0.456ns (36.749%)  route 0.785ns (63.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.785     1.241    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][36]
    SLICE_X17Y56         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)       -0.093     6.157    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.241    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.234ns  (logic 0.518ns (41.966%)  route 0.716ns (58.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y9                                       0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X12Y9          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.716     1.234    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X17Y10         FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X17Y10         FDRE (Setup_fdre_C_D)       -0.095     6.155    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.234    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.043%)  route 0.775ns (62.957%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/C
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[34]/Q
                         net (fo=1, routed)           0.775     1.231    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][34]
    SLICE_X24Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X24Y54         FDRE (Setup_fdre_C_D)       -0.047     6.203    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][34]
  -------------------------------------------------------------------
                         required time                          6.203    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.182ns  (logic 0.456ns (38.576%)  route 0.726ns (61.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10                                      0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y10         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.726     1.182    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X15Y10         FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X15Y10         FDRE (Setup_fdre_C_D)       -0.093     6.157    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.182    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.179ns  (logic 0.456ns (38.673%)  route 0.723ns (61.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49                                      0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/C
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[7]/Q
                         net (fo=1, routed)           0.723     1.179    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][7]
    SLICE_X37Y54         FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X37Y54         FDRE (Setup_fdre_C_D)       -0.093     6.157    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.157    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.227ns  (logic 0.518ns (42.210%)  route 0.709ns (57.790%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55                                       0.000     0.000 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/C
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[29]/Q
                         net (fo=1, routed)           0.709     1.227    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.proc_sync1_reg[44][29]
    SLICE_X8Y59          FDRE                                         r  zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X8Y59          FDRE (Setup_fdre_C_D)       -0.026     6.224    zsys_i/video_out/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][29]
  -------------------------------------------------------------------
                         required time                          6.224    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.017ns  (logic 0.419ns (41.208%)  route 0.598ns (58.792%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y10                                      0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X21Y10         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.598     1.017    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X20Y10         FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X20Y10         FDRE (Setup_fdre_C_D)       -0.220     6.030    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.030    
                         arrival time                          -1.017    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.024ns  (required time - arrival time)
  Source:                 zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_74MHz_zsys_clk_wiz_1_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_74MHz_zsys_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (MaxDelay Path 6.250ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.818%)  route 0.613ns (54.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y10                                      0.000     0.000 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X16Y10         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.613     1.131    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X19Y11         FDRE                                         r  zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.250     6.250    
    SLICE_X19Y11         FDRE (Setup_fdre_C_D)       -0.095     6.155    zsys_i/video_out/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.155    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  5.024    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100MHz_zsys_clk_wiz_0_0_1
  To Clock:  clk_100MHz_zsys_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.580ns (17.146%)  route 2.803ns (82.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 7.725 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.712     5.049    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X16Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.472     7.725    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X16Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.104     7.829    
                         clock uncertainty           -0.075     7.754    
    SLICE_X16Y76         FDCE (Recov_fdce_C_CLR)     -0.319     7.435    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.580ns (17.146%)  route 2.803ns (82.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 7.725 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.712     5.049    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X16Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.472     7.725    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X16Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.104     7.829    
                         clock uncertainty           -0.075     7.754    
    SLICE_X16Y76         FDCE (Recov_fdce_C_CLR)     -0.319     7.435    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.386ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.580ns (17.146%)  route 2.803ns (82.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 7.725 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.712     5.049    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X16Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.472     7.725    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X16Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.104     7.829    
                         clock uncertainty           -0.075     7.754    
    SLICE_X16Y76         FDCE (Recov_fdce_C_CLR)     -0.319     7.435    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                          7.435    
                         arrival time                          -5.049    
  -------------------------------------------------------------------
                         slack                                  2.386    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.580ns (18.025%)  route 2.638ns (81.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 7.724 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.547     4.884    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.471     7.724    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg/C
                         clock pessimism              0.104     7.828    
                         clock uncertainty           -0.075     7.753    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405     7.348    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/den_o_reg
  -------------------------------------------------------------------
                         required time                          7.348    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.580ns (18.025%)  route 2.638ns (81.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 7.724 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.547     4.884    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.471     7.724    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg/C
                         clock pessimism              0.104     7.828    
                         clock uncertainty           -0.075     7.753    
    SLICE_X14Y75         FDCE (Recov_fdce_C_CLR)     -0.405     7.348    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/valid_data_wren_reg
  -------------------------------------------------------------------
                         required time                          7.348    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  2.464    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.580ns (18.049%)  route 2.633ns (81.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 7.724 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.542     4.879    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.471     7.724    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]/C
                         clock pessimism              0.104     7.828    
                         clock uncertainty           -0.075     7.753    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405     7.348    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[3]
  -------------------------------------------------------------------
                         required time                          7.348    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.213ns  (logic 0.580ns (18.049%)  route 2.633ns (81.951%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 7.724 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.542     4.879    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y75         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.471     7.724    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y75         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]/C
                         clock pessimism              0.104     7.828    
                         clock uncertainty           -0.075     7.753    
    SLICE_X15Y75         FDCE (Recov_fdce_C_CLR)     -0.405     7.348    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[6]
  -------------------------------------------------------------------
                         required time                          7.348    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.580ns (18.790%)  route 2.507ns (81.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 7.726 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.416     4.753    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X14Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.473     7.726    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X14Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.104     7.830    
                         clock uncertainty           -0.075     7.755    
    SLICE_X14Y76         FDCE (Recov_fdce_C_CLR)     -0.405     7.350    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.350    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.580ns (18.816%)  route 2.502ns (81.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 7.726 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.411     4.748    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.473     7.726    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]/C
                         clock pessimism              0.104     7.830    
                         clock uncertainty           -0.075     7.755    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405     7.350    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[0]
  -------------------------------------------------------------------
                         required time                          7.350    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
                            (recovery check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@6.250ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.580ns (18.816%)  route 2.502ns (81.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 7.726 - 6.250 ) 
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.666     1.666    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.858 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     0.003 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.663     1.666    zsys_i/resets/rst_processing_system7_0_50M/U0/slowest_sync_clk
    SLICE_X14Y51         FDRE                                         r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.456     2.122 r  zsys_i/resets/rst_processing_system7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=64, routed)          1.091     3.213    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_resetn
    SLICE_X8Y67          LUT1 (Prop_lut1_I0_O)        0.124     3.337 f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FIFO18E1_inst_data_i_2/O
                         net (fo=14, routed)          1.411     4.748    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]
    SLICE_X15Y76         FDCE                                         f  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      6.250     6.250 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     6.250 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.477     7.727    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     4.563 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     6.162    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.253 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        1.473     7.726    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/m_axis_aclk
    SLICE_X15Y76         FDCE                                         r  zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]/C
                         clock pessimism              0.104     7.830    
                         clock uncertainty           -0.075     7.755    
    SLICE_X15Y76         FDCE (Recov_fdce_C_CLR)     -0.405     7.350    zsys_i/audio/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id_reg[1]
  -------------------------------------------------------------------
                         required time                          7.350    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  2.602    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.811%)  route 0.293ns (61.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.241     1.069    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X4Y4           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.855     0.857    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y4           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.252     0.605    
    SLICE_X4Y4           FDCE (Remov_fdce_C_CLR)     -0.067     0.538    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.538    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.084%)  route 0.302ns (61.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.250     1.078    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.252     0.606    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.514    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.084%)  route 0.302ns (61.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.250     1.078    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.252     0.606    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.514    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.084%)  route 0.302ns (61.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.250     1.078    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.252     0.606    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.514    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.084%)  route 0.302ns (61.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.250     1.078    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.252     0.606    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.514    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.084%)  route 0.302ns (61.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.250     1.078    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X3Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X3Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.252     0.606    
    SLICE_X3Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.514    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.748%)  route 0.307ns (62.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.255     1.082    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.514    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.569ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.748%)  route 0.307ns (62.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.255     1.082    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y2           FDCE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X2Y2           FDCE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X2Y2           FDCE (Remov_fdce_C_CLR)     -0.092     0.514    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.748%)  route 0.307ns (62.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.255     1.082    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y2           FDPE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X2Y2           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X2Y2           FDPE (Remov_fdpe_C_PRE)     -0.095     0.511    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_100MHz_zsys_clk_wiz_0_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns - clk_100MHz_zsys_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.186ns (37.748%)  route 0.307ns (62.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.544     0.544    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.506 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.588     0.590    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y2           FDRE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     0.731 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=1, routed)           0.052     0.783    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X4Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.828 f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.255     1.082    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X2Y2           FDPE                                         f  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_zsys_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  zsys_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.811     0.811    zsys_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.555 r  zsys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    zsys_i/clk_wiz_0/inst/clk_100MHz_zsys_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.002 r  zsys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4743, routed)        0.856     0.858    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X2Y2           FDPE                                         r  zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.252     0.606    
    SLICE_X2Y2           FDPE (Remov_fdpe_C_PRE)     -0.095     0.511    zsys_i/video_out/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.572    





