#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 20:40:45 2020
# Process ID: 13160
# Current directory: D:/HDMI_Demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12276 D:\HDMI_Demo\HDMI_Demo.xpr
# Log file: D:/HDMI_Demo/vivado.log
# Journal file: D:/HDMI_Demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HDMI_Demo/HDMI_Demo.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_ips AXIS_Data_RAM]
reset_run synth_1
reset_run AXIS_Data_RAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips AXIS_Data_RAM]
reset_run synth_1
reset_run AXIS_Data_RAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Write_Depth_A {10000}] [get_ips RAM_Line]
reset_run synth_1
reset_run RAM_Line_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_ips AXIS_Data_RAM]
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {10000} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Always_Enabled}] [get_ips AXIS_Data_RAM]
reset_run synth_1
reset_run AXIS_Data_RAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Write_Depth_A {640}] [get_ips AXIS_Data_RAM]
set_property -dict [list CONFIG.Write_Depth_A {640}] [get_ips RAM_Line]
reset_run synth_1
reset_run RAM_Line_synth_1
reset_run AXIS_Data_RAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Write_Depth_A {1280}] [get_ips RAM_Line]
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {800} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled}] [get_ips AXIS_Data_RAM]
reset_run synth_1
reset_run RAM_Line_synth_1
reset_run AXIS_Data_RAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin}] [get_ips AXIS_Data_RAM]
reset_run synth_1
reset_run AXIS_Data_RAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled}] [get_ips AXIS_Data_RAM]
reset_run synth_1
reset_run AXIS_Data_RAM_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_compile_order -fileset sources_1
