// Seed: 1511807661
module module_0 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wire id_2,
    output wire id_3,
    input  wand id_4
);
  logic [-1 : -1] id_6 = id_4;
  wire id_7 = id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd40
) (
    input supply1 id_0,
    input uwire id_1,
    output supply1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output wor id_5
    , id_10,
    output wand id_6,
    input supply0 id_7,
    input tri1 id_8
);
  logic id_11;
  wire  _id_12;
  parameter id_13 = "";
  wire id_14;
  assign id_2 = id_11;
  parameter [id_12 : id_12] id_15 = ~id_13;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_0,
      id_6,
      id_8
  );
  wire id_16;
endmodule
