Analysis & Synthesis report for CRPII_FPGAFirmware
Thu Sep 28 18:13:49 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CRPII_FPGAFirmware_Release|current_state
 11. State Machine - |CRPII_FPGAFirmware_Release|next_state
 12. State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state
 13. State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state
 14. State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component
 23. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated
 24. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_2p6:rdptr_g1p
 25. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_u6c:wrptr_g1p
 26. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram
 27. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp
 28. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14
 29. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp
 30. Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22
 31. Parameter Settings for User Entity Instance: Top-level Entity: |CRPII_FPGAFirmware_Release
 32. Parameter Settings for User Entity Instance: PLL:PLL|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem
 34. Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS
 35. Parameter Settings for User Entity Instance: FIFO:CAM_FIFO|dcfifo:dcfifo_component
 36. altpll Parameter Settings by Entity Instance
 37. dcfifo Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "FIFO:CAM_FIFO"
 39. Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS"
 40. Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"
 41. Port Connectivity Checks: "PLL:PLL"
 42. Port Connectivity Checks: "spi_slave:hercules_SPI_listener"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 28 18:13:49 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; CRPII_FPGAFirmware                             ;
; Top-level Entity Name              ; CRPII_FPGAFirmware_Release                     ;
; Family                             ; Cyclone 10 LP                                  ;
; Total logic elements               ; 1,202                                          ;
;     Total combinational functions  ; 845                                            ;
;     Dedicated logic registers      ; 769                                            ;
; Total registers                    ; 769                                            ;
; Total pins                         ; 54                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 262,144                                        ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                      ;
+------------------------------------------------------------------+----------------------------+--------------------+
; Option                                                           ; Setting                    ; Default Value      ;
+------------------------------------------------------------------+----------------------------+--------------------+
; Device                                                           ; 10CL025YU256I7G            ;                    ;
; Top-level entity name                                            ; CRPII_FPGAFirmware_Release ; CRPII_FPGAFirmware ;
; Family name                                                      ; Cyclone 10 LP              ; Cyclone V          ;
; Use smart compilation                                            ; Off                        ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                         ; On                 ;
; Enable compact report table                                      ; Off                        ; Off                ;
; Restructure Multiplexers                                         ; Auto                       ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                        ; Off                ;
; Preserve fewer node names                                        ; On                         ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                     ; Enable             ;
; Verilog Version                                                  ; Verilog_2001               ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                  ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                       ; Auto               ;
; Safe State Machine                                               ; Off                        ; Off                ;
; Extract Verilog State Machines                                   ; On                         ; On                 ;
; Extract VHDL State Machines                                      ; On                         ; On                 ;
; Ignore Verilog initial constructs                                ; Off                        ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                       ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                        ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                         ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                         ; On                 ;
; Parallel Synthesis                                               ; On                         ; On                 ;
; DSP Block Balancing                                              ; Auto                       ; Auto               ;
; NOT Gate Push-Back                                               ; On                         ; On                 ;
; Power-Up Don't Care                                              ; On                         ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                        ; Off                ;
; Remove Duplicate Registers                                       ; On                         ; On                 ;
; Ignore CARRY Buffers                                             ; Off                        ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                        ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                        ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                        ; Off                ;
; Ignore LCELL Buffers                                             ; Off                        ; Off                ;
; Ignore SOFT Buffers                                              ; On                         ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                        ; Off                ;
; Optimization Technique                                           ; Balanced                   ; Balanced           ;
; Carry Chain Length                                               ; 70                         ; 70                 ;
; Auto Carry Chains                                                ; On                         ; On                 ;
; Auto Open-Drain Pins                                             ; On                         ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                        ; Off                ;
; Auto ROM Replacement                                             ; On                         ; On                 ;
; Auto RAM Replacement                                             ; On                         ; On                 ;
; Auto DSP Block Replacement                                       ; On                         ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                       ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                       ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                         ; On                 ;
; Strict RAM Replacement                                           ; Off                        ; Off                ;
; Allow Synchronous Control Signals                                ; On                         ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                        ; Off                ;
; Auto RAM Block Balancing                                         ; On                         ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                        ; Off                ;
; Auto Resource Sharing                                            ; Off                        ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                        ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                        ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                        ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                         ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                        ; Off                ;
; Timing-Driven Synthesis                                          ; On                         ; On                 ;
; Report Parameter Settings                                        ; On                         ; On                 ;
; Report Source Assignments                                        ; On                         ; On                 ;
; Report Connectivity Checks                                       ; On                         ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                        ; Off                ;
; Synchronization Register Chain Length                            ; 2                          ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation         ; Normal compilation ;
; HDL message level                                                ; Level2                     ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                        ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                       ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                       ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                        ; 100                ;
; Clock MUX Protection                                             ; On                         ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                        ; Off                ;
; Block Design Naming                                              ; Auto                       ; Auto               ;
; SDC constraint protection                                        ; Off                        ; Off                ;
; Synthesis Effort                                                 ; Auto                       ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                         ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                        ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                     ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                       ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                         ; On                 ;
+------------------------------------------------------------------+----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                            ; Library ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CRPII_FPGAFirmware_Release.v                                      ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v                                      ;         ;
; Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v ;         ;
; SPI/spi_slave.v                                                   ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v                                                   ;         ;
; FIFO/FIFO.v                                                       ; yes             ; User Wizard-Generated File   ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v                                                       ;         ;
; PLL/PLL.v                                                         ; yes             ; User Wizard-Generated File   ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v                                                         ;         ;
; SPI/spi_master.v                                                  ; yes             ; User Verilog HDL File        ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v                                                  ;         ;
; altpll.tdf                                                        ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                                                                                            ;         ;
; aglobal221.inc                                                    ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                        ;         ;
; stratix_pll.inc                                                   ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                       ;         ;
; stratixii_pll.inc                                                 ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                     ;         ;
; cycloneii_pll.inc                                                 ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                     ;         ;
; db/PLL_altpll.v                                                   ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/PLL_altpll.v                                                   ;         ;
; dcfifo.tdf                                                        ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                            ;         ;
; lpm_counter.inc                                                   ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                       ;         ;
; lpm_add_sub.inc                                                   ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                       ;         ;
; altdpram.inc                                                      ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                          ;         ;
; a_graycounter.inc                                                 ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_graycounter.inc                                                                                                     ;         ;
; a_fefifo.inc                                                      ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                          ;         ;
; a_gray2bin.inc                                                    ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                        ;         ;
; dffpipe.inc                                                       ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                                                           ;         ;
; alt_sync_fifo.inc                                                 ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                                     ;         ;
; lpm_compare.inc                                                   ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                       ;         ;
; altsyncram_fifo.inc                                               ; yes             ; Megafunction                 ; /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                                   ;         ;
; db/dcfifo_9of1.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf                                                ;         ;
; db/a_graycounter_2p6.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_2p6.tdf                                          ;         ;
; db/a_graycounter_u6c.tdf                                          ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_u6c.tdf                                          ;         ;
; db/altsyncram_g421.tdf                                            ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf                                            ;         ;
; db/decode_687.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_687.tdf                                                 ;         ;
; db/decode_vj6.tdf                                                 ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_vj6.tdf                                                 ;         ;
; db/mux_m28.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_m28.tdf                                                    ;         ;
; db/alt_synch_pipe_4bl.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_4bl.tdf                                         ;         ;
; db/dffpipe_l09.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_l09.tdf                                                ;         ;
; db/alt_synch_pipe_5bl.tdf                                         ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_5bl.tdf                                         ;         ;
; db/dffpipe_m09.tdf                                                ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_m09.tdf                                                ;         ;
; db/cmpr_766.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_766.tdf                                                   ;         ;
; db/mux_c28.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_c28.tdf                                                    ;         ;
+-------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,202                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 845                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 422                                                                         ;
;     -- 3 input functions                    ; 144                                                                         ;
;     -- <=2 input functions                  ; 279                                                                         ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 655                                                                         ;
;     -- arithmetic mode                      ; 190                                                                         ;
;                                             ;                                                                             ;
; Total registers                             ; 769                                                                         ;
;     -- Dedicated logic registers            ; 769                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 54                                                                          ;
; Total memory bits                           ; 262144                                                                      ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done ;
; Maximum fan-out                             ; 348                                                                         ;
; Total fan-out                               ; 5836                                                                        ;
; Average fan-out                             ; 3.33                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Entity Name                                   ; Library Name ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
; |CRPII_FPGAFirmware_Release                                  ; 845 (322)           ; 769 (209)                 ; 262144      ; 0            ; 0       ; 0         ; 54   ; 0            ; |CRPII_FPGAFirmware_Release                                                                                                                    ; CRPII_FPGAFirmware_Release                    ; work         ;
;    |FIFO:CAM_FIFO|                                           ; 140 (0)             ; 324 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO                                                                                                      ; FIFO                                          ; work         ;
;       |dcfifo:dcfifo_component|                              ; 140 (0)             ; 324 (0)                   ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component                                                                              ; dcfifo                                        ; work         ;
;          |dcfifo_9of1:auto_generated|                        ; 140 (5)             ; 324 (52)                  ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated                                                   ; dcfifo_9of1                                   ; work         ;
;             |a_graycounter_2p6:rdptr_g1p|                    ; 33 (33)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_2p6:rdptr_g1p                       ; a_graycounter_2p6                             ; work         ;
;             |a_graycounter_u6c:wrptr_g1p|                    ; 31 (31)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_u6c:wrptr_g1p                       ; a_graycounter_u6c                             ; work         ;
;             |alt_synch_pipe_4bl:rs_dgwp|                     ; 0 (0)               ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp                        ; alt_synch_pipe_4bl                            ; work         ;
;                |dffpipe_l09:dffpipe14|                       ; 0 (0)               ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14  ; dffpipe_l09                                   ; work         ;
;             |alt_synch_pipe_5bl:ws_dgrp|                     ; 0 (0)               ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp                        ; alt_synch_pipe_5bl                            ; work         ;
;                |dffpipe_m09:dffpipe22|                       ; 0 (0)               ; 112 (112)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22  ; dffpipe_m09                                   ; work         ;
;             |altsyncram_g421:fifo_ram|                       ; 27 (3)              ; 6 (6)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram                          ; altsyncram_g421                               ; work         ;
;                |decode_687:decode12|                         ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram|decode_687:decode12      ; decode_687                                    ; work         ;
;                |decode_vj6:rden_decode_b|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram|decode_vj6:rden_decode_b ; decode_vj6                                    ; work         ;
;                |mux_m28:mux13|                               ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram|mux_m28:mux13            ; mux_m28                                       ; work         ;
;             |mux_c28:rdemp_eq_comp_lsb_mux|                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux                     ; mux_c28                                       ; work         ;
;             |mux_c28:rdemp_eq_comp_msb_mux|                  ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|mux_c28:rdemp_eq_comp_msb_mux                     ; mux_c28                                       ; work         ;
;             |mux_c28:wrfull_eq_comp_lsb_mux|                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|mux_c28:wrfull_eq_comp_lsb_mux                    ; mux_c28                                       ; work         ;
;             |mux_c28:wrfull_eq_comp_msb_mux|                 ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|mux_c28:wrfull_eq_comp_msb_mux                    ; mux_c28                                       ; work         ;
;    |S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem| ; 377 (341)           ; 217 (194)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem                                                            ; S70FL01GS_Flash_Memory_Interface_address_swap ; work         ;
;       |spi_master:MAS|                                       ; 36 (36)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS                                             ; spi_master                                    ; work         ;
;    |spi_slave:hercules_SPI_listener|                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CRPII_FPGAFirmware_Release|spi_slave:hercules_SPI_listener                                                                                    ; spi_slave                                     ; work         ;
+--------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None ;
+------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; FIFO         ; 22.1    ; N/A          ; N/A          ; |CRPII_FPGAFirmware_Release|FIFO:CAM_FIFO ; FIFO/FIFO.v     ;
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |CRPII_FPGAFirmware_Release|PLL:PLL       ; PLL/PLL.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------------------+------------------------------------------------------+-------------------------------------+--------------------------------------+-------------------------------------+-------------------------------+------------------------------------+-------------------------+------------------------------+---------------------------+--------------------------------+---------------------------+--------------------------------+--------------------------------------+--------------------------------+-------------------------------------+--------------------------+-------------------------------+-----------------------------+----------------------------------+--------------------+---------------------------+
; Name                                                  ; current_state.flash_PP3_repeat_for_next_frame_or_exit ; current_state.flash_PP3_repeat_for_next_line_or_exit ; current_state.flash_PP4_RDSR1 ; current_state.flash_PP4 ; current_state.flash_PP3_repeat_for_next_page_or_exit ; current_state.flash_RDSR1_check_WIP ; current_state.wait_for_new_camera_FV ; current_state.flash_PP3_RDSR1_check ; current_state.flash_PP3_RDSR1 ; current_state.flash_PP3_RDSR1_wait ; current_state.flash_PP3 ; current_state.flash_PP3_wait ; current_state.flash_READ3 ; current_state.flash_READ3_wait ; current_state.flash_RDSR1 ; current_state.flash_RDSR1_wait ; current_state.flash_WREN_RDSR1_check ; current_state.flash_WREN_RDSR1 ; current_state.flash_WREN_RDSR1_wait ; current_state.flash_WREN ; current_state.flash_WREN_wait ; current_state.flash_READ_ID ; current_state.flash_READ_ID_wait ; current_state.idle ; current_state.reset_state ;
+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------------------+------------------------------------------------------+-------------------------------------+--------------------------------------+-------------------------------------+-------------------------------+------------------------------------+-------------------------+------------------------------+---------------------------+--------------------------------+---------------------------+--------------------------------+--------------------------------------+--------------------------------+-------------------------------------+--------------------------+-------------------------------+-----------------------------+----------------------------------+--------------------+---------------------------+
; current_state.reset_state                             ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 0                         ;
; current_state.idle                                    ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 1                  ; 1                         ;
; current_state.flash_READ_ID_wait                      ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 1                                ; 0                  ; 1                         ;
; current_state.flash_READ_ID                           ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 1                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_WREN_wait                         ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 1                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_WREN                              ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 1                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_WREN_RDSR1_wait                   ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 1                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_WREN_RDSR1                        ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 1                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_WREN_RDSR1_check                  ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 1                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_RDSR1_wait                        ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 1                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_RDSR1                             ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 1                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_READ3_wait                        ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 1                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_READ3                             ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 1                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3_wait                          ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 1                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3                               ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 1                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3_RDSR1_wait                    ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 1                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3_RDSR1                         ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 1                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3_RDSR1_check                   ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 1                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.wait_for_new_camera_FV                  ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 1                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_RDSR1_check_WIP                   ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 1                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3_repeat_for_next_page_or_exit  ; 0                                                     ; 0                                                    ; 0                             ; 0                       ; 1                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP4                               ; 0                                                     ; 0                                                    ; 0                             ; 1                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP4_RDSR1                         ; 0                                                     ; 0                                                    ; 1                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3_repeat_for_next_line_or_exit  ; 0                                                     ; 1                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
; current_state.flash_PP3_repeat_for_next_frame_or_exit ; 1                                                     ; 0                                                    ; 0                             ; 0                       ; 0                                                    ; 0                                   ; 0                                    ; 0                                   ; 0                             ; 0                                  ; 0                       ; 0                            ; 0                         ; 0                              ; 0                         ; 0                              ; 0                                    ; 0                              ; 0                                   ; 0                        ; 0                             ; 0                           ; 0                                ; 0                  ; 1                         ;
+-------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+-------------------------------+-------------------------+------------------------------------------------------+-------------------------------------+--------------------------------------+-------------------------------------+-------------------------------+------------------------------------+-------------------------+------------------------------+---------------------------+--------------------------------+---------------------------+--------------------------------+--------------------------------------+--------------------------------+-------------------------------------+--------------------------+-------------------------------+-----------------------------+----------------------------------+--------------------+---------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+----------------------------+----------------------+---------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+----------------------------+---------------------------------+----------------------+---------------------------+------------------------+-----------------------------+------------------------+-----------------------------+-----------------------------------+-----------------------------+----------------------------------+-----------------------+----------------------------+--------------------------+-------------------------------+-----------------+------------------------+
; Name                                               ; next_state.flash_PP3_repeat_for_next_frame_or_exit ; next_state.flash_PP3_repeat_for_next_line_or_exit ; next_state.flash_PP4_RDSR1 ; next_state.flash_PP4 ; next_state.flash_PP3_repeat_for_next_page_or_exit ; next_state.flash_RDSR1_check_WIP ; next_state.wait_for_new_camera_FV ; next_state.flash_PP3_RDSR1_check ; next_state.flash_PP3_RDSR1 ; next_state.flash_PP3_RDSR1_wait ; next_state.flash_PP3 ; next_state.flash_PP3_wait ; next_state.flash_READ3 ; next_state.flash_READ3_wait ; next_state.flash_RDSR1 ; next_state.flash_RDSR1_wait ; next_state.flash_WREN_RDSR1_check ; next_state.flash_WREN_RDSR1 ; next_state.flash_WREN_RDSR1_wait ; next_state.flash_WREN ; next_state.flash_WREN_wait ; next_state.flash_READ_ID ; next_state.flash_READ_ID_wait ; next_state.idle ; next_state.reset_state ;
+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+----------------------------+----------------------+---------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+----------------------------+---------------------------------+----------------------+---------------------------+------------------------+-----------------------------+------------------------+-----------------------------+-----------------------------------+-----------------------------+----------------------------------+-----------------------+----------------------------+--------------------------+-------------------------------+-----------------+------------------------+
; next_state.reset_state                             ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 0                      ;
; next_state.idle                                    ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 1               ; 1                      ;
; next_state.flash_READ_ID_wait                      ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 1                             ; 0               ; 1                      ;
; next_state.flash_READ_ID                           ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 1                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_WREN_wait                         ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 1                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_WREN                              ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 1                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_WREN_RDSR1_wait                   ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 1                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_WREN_RDSR1                        ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 1                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_WREN_RDSR1_check                  ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 1                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_RDSR1_wait                        ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 1                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_RDSR1                             ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 1                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_READ3_wait                        ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 1                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_READ3                             ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 1                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3_wait                          ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 1                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3                               ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 1                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3_RDSR1_wait                    ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 1                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3_RDSR1                         ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 1                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3_RDSR1_check                   ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 1                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.wait_for_new_camera_FV                  ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 1                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_RDSR1_check_WIP                   ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 1                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3_repeat_for_next_page_or_exit  ; 0                                                  ; 0                                                 ; 0                          ; 0                    ; 1                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP4                               ; 0                                                  ; 0                                                 ; 0                          ; 1                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP4_RDSR1                         ; 0                                                  ; 0                                                 ; 1                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3_repeat_for_next_line_or_exit  ; 0                                                  ; 1                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
; next_state.flash_PP3_repeat_for_next_frame_or_exit ; 1                                                  ; 0                                                 ; 0                          ; 0                    ; 0                                                 ; 0                                ; 0                                 ; 0                                ; 0                          ; 0                               ; 0                    ; 0                         ; 0                      ; 0                           ; 0                      ; 0                           ; 0                                 ; 0                           ; 0                                ; 0                     ; 0                          ; 0                        ; 0                             ; 0               ; 1                      ;
+----------------------------------------------------+----------------------------------------------------+---------------------------------------------------+----------------------------+----------------------+---------------------------------------------------+----------------------------------+-----------------------------------+----------------------------------+----------------------------+---------------------------------+----------------------+---------------------------+------------------------+-----------------------------+------------------------+-----------------------------+-----------------------------------+-----------------------------+----------------------------------+-----------------------+----------------------------+--------------------------+-------------------------------+-----------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------+--------------------------------+------------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+----------------------------------+--------------------------------------+-------------------------------------+------------------------------+--------------------------------------+---------------------------------+------------------------------------+----------------------------------------+---------------------------+--------------------+------------------------------+
; Name                                   ; current_state.PP4_send_address ; current_state.PP4_send_instruction ; current_state.PP3_send_bytes ; current_state.PP3_send_address ; current_state.PP3_send_instruction ; current_state.READ3_get_bytes ; current_state.READ3_send_address ; current_state.READ3_send_instruction ; current_state.WREN_send_instruction ; current_state.RDSR1_get_byte ; current_state.RDSR1_send_instruction ; current_state.READ_ID_get_bytes ; current_state.READ_ID_send_address ; current_state.READ_ID_send_instruction ; current_state.reset_state ; current_state.idle ; current_state.PP4_send_bytes ;
+----------------------------------------+--------------------------------+------------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+----------------------------------+--------------------------------------+-------------------------------------+------------------------------+--------------------------------------+---------------------------------+------------------------------------+----------------------------------------+---------------------------+--------------------+------------------------------+
; current_state.idle                     ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 0                  ; 0                            ;
; current_state.reset_state              ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 1                         ; 1                  ; 0                            ;
; current_state.READ_ID_send_instruction ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 1                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ_ID_send_address     ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 1                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ_ID_get_bytes        ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 1                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.RDSR1_send_instruction   ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 1                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.RDSR1_get_byte           ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 1                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.WREN_send_instruction    ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 1                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ3_send_instruction   ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 1                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ3_send_address       ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 1                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.READ3_get_bytes          ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 1                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP3_send_instruction     ; 0                              ; 0                                  ; 0                            ; 0                              ; 1                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP3_send_address         ; 0                              ; 0                                  ; 0                            ; 1                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP3_send_bytes           ; 0                              ; 0                                  ; 1                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP4_send_instruction     ; 0                              ; 1                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP4_send_address         ; 1                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 0                            ;
; current_state.PP4_send_bytes           ; 0                              ; 0                                  ; 0                            ; 0                              ; 0                                  ; 0                             ; 0                                ; 0                                    ; 0                                   ; 0                            ; 0                                    ; 0                               ; 0                                  ; 0                                      ; 0                         ; 1                  ; 1                            ;
+----------------------------------------+--------------------------------+------------------------------------+------------------------------+--------------------------------+------------------------------------+-------------------------------+----------------------------------+--------------------------------------+-------------------------------------+------------------------------+--------------------------------------+---------------------------------+------------------------------------+----------------------------------------+---------------------------+--------------------+------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------+-----------------------------+---------------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+-------------------------------+-----------------------------------+----------------------------------+---------------------------+-----------------------------------+------------------------------+---------------------------------+-------------------------------------+-----------------+------------------------+---------------------------+
; Name                                ; next_state.PP4_send_address ; next_state.PP4_send_instruction ; next_state.PP3_send_bytes ; next_state.PP3_send_address ; next_state.PP3_send_instruction ; next_state.READ3_get_bytes ; next_state.READ3_send_address ; next_state.READ3_send_instruction ; next_state.WREN_send_instruction ; next_state.RDSR1_get_byte ; next_state.RDSR1_send_instruction ; next_state.READ_ID_get_bytes ; next_state.READ_ID_send_address ; next_state.READ_ID_send_instruction ; next_state.idle ; next_state.reset_state ; next_state.PP4_send_bytes ;
+-------------------------------------+-----------------------------+---------------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+-------------------------------+-----------------------------------+----------------------------------+---------------------------+-----------------------------------+------------------------------+---------------------------------+-------------------------------------+-----------------+------------------------+---------------------------+
; next_state.reset_state              ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 0                      ; 0                         ;
; next_state.idle                     ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 1               ; 1                      ; 0                         ;
; next_state.READ_ID_send_instruction ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 1                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ_ID_send_address     ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 1                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ_ID_get_bytes        ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 1                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.RDSR1_send_instruction   ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 1                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.RDSR1_get_byte           ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 1                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.WREN_send_instruction    ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 1                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ3_send_instruction   ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 1                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ3_send_address       ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 1                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.READ3_get_bytes          ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 1                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP3_send_instruction     ; 0                           ; 0                               ; 0                         ; 0                           ; 1                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP3_send_address         ; 0                           ; 0                               ; 0                         ; 1                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP3_send_bytes           ; 0                           ; 0                               ; 1                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP4_send_instruction     ; 0                           ; 1                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP4_send_address         ; 1                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 0                         ;
; next_state.PP4_send_bytes           ; 0                           ; 0                               ; 0                         ; 0                           ; 0                               ; 0                          ; 0                             ; 0                                 ; 0                                ; 0                         ; 0                                 ; 0                            ; 0                               ; 0                                   ; 0               ; 1                      ; 1                         ;
+-------------------------------------+-----------------------------+---------------------------------+---------------------------+-----------------------------+---------------------------------+----------------------------+-------------------------------+-----------------------------------+----------------------------------+---------------------------+-----------------------------------+------------------------------+---------------------------------+-------------------------------------+-----------------+------------------------+---------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state ;
+-------------------------+--------------------+--------------------+--------------------------------------------------------------+
; Name                    ; current_state.send ; current_state.idle ; current_state.resetting                                      ;
+-------------------------+--------------------+--------------------+--------------------------------------------------------------+
; current_state.resetting ; 0                  ; 0                  ; 0                                                            ;
; current_state.send      ; 1                  ; 0                  ; 1                                                            ;
; current_state.idle      ; 0                  ; 1                  ; 1                                                            ;
+-------------------------+--------------------+--------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                 ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|wrfull_eq_comp_msb_mux_reg                                   ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe29a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe21a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe28a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe20a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe27a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe19a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe26a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe18a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe25a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe17a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe24a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22|dffe23a[9]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[14] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[15] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[12] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[13] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 228                                                                                    ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                              ; Latch Enable Signal                                                                       ; Free of Timing Hazards ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SS               ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.idle ; yes                    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done             ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector8          ; yes                    ;
; FIFO_write_enable                                                                       ; always16                                                                                  ; yes                    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|received_data[0] ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector7          ; yes                    ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|received_data[1] ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|Selector7          ; yes                    ;
; Number of user-specified and inferred latches = 5                                       ;                                                                                           ;                        ;
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                        ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                                              ; Reason for Removal                           ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[2..7]          ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|treg[7]             ; Lost fanout                                  ;
; spi_slave:hercules_SPI_listener|rreg[7]                                                    ; Lost fanout                                  ;
; PLL_in_powerup_reset                                                                       ; Lost fanout                                  ;
; PLL_powerup_reset_counter[0..23]                                                           ; Lost fanout                                  ;
; PLL_reset                                                                                  ; Lost fanout                                  ;
; flash_SPI_controller                                                                       ; Merged with capturing_camera_frames          ;
; reset_PP3_command_counter                                                                  ; Merged with reset_FIFO_bytes_written_counter ;
; reset_PP3_command_SPI_cycle_counter                                                        ; Merged with reset_PP3_FIFO_read_req          ;
; reset_flash_PP3_done                                                                       ; Merged with reset_PP3_FIFO_read_req          ;
; num_bytes[1..4,6..8,10..31]                                                                ; Merged with num_bytes[0]                     ;
; address[2..8]                                                                              ; Merged with address[1]                       ;
; num_bytes[0]                                                                               ; Stuck at GND due to stuck port data_in       ;
; address[1]                                                                                 ; Stuck at GND due to stuck port data_in       ;
; current_state~2                                                                            ; Lost fanout                                  ;
; current_state~3                                                                            ; Lost fanout                                  ;
; current_state~4                                                                            ; Lost fanout                                  ;
; current_state~5                                                                            ; Lost fanout                                  ;
; current_state~6                                                                            ; Lost fanout                                  ;
; next_state~27                                                                              ; Lost fanout                                  ;
; next_state~28                                                                              ; Lost fanout                                  ;
; next_state~29                                                                              ; Lost fanout                                  ;
; next_state~30                                                                              ; Lost fanout                                  ;
; next_state~31                                                                              ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~4                    ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~5                    ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~6                    ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state~7                    ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~15                      ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~16                      ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~17                      ; Lost fanout                                  ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state~18                      ; Lost fanout                                  ;
; next_state.flash_PP4                                                                       ; Stuck at GND due to stuck port data_in       ;
; next_state.flash_PP4_RDSR1                                                                 ; Stuck at GND due to stuck port data_in       ;
; current_state.flash_PP4                                                                    ; Stuck at GND due to stuck port data_in       ;
; current_state.flash_PP4_RDSR1                                                              ; Stuck at GND due to stuck port data_in       ;
; current_state.flash_READ_ID_wait                                                           ; Merged with current_state.flash_READ3_wait   ;
; next_state.flash_READ_ID_wait                                                              ; Merged with next_state.flash_READ3_wait      ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_instruction    ; Stuck at GND due to stuck port data_in       ;
; next_state.flash_READ3_wait                                                                ; Stuck at GND due to stuck port data_in       ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_instruction ; Stuck at GND due to stuck port data_in       ;
; current_state.flash_READ3_wait                                                             ; Stuck at GND due to stuck port data_in       ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP4_instruction_was_sent           ; Stuck at GND due to stuck port data_in       ;
; lines_of_frame_counter[3..7]                                                               ; Lost fanout                                  ;
; Total Number of Removed Registers = 110                                                    ;                                              ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[7]          ; Lost Fanouts              ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[6],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[5],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[4],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[3],             ;
;                                                                                         ;                           ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[2]              ;
; next_state.flash_PP4                                                                    ; Stuck at GND              ; current_state.flash_PP4, next_state.flash_READ3_wait, current_state.flash_READ3_wait        ;
;                                                                                         ; due to stuck port data_in ;                                                                                             ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|next_state.PP4_send_instruction ; Stuck at GND              ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|current_state.PP4_send_instruction, ;
;                                                                                         ; due to stuck port data_in ; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|PP4_instruction_was_sent            ;
; next_state.flash_PP4_RDSR1                                                              ; Stuck at GND              ; current_state.flash_PP4_RDSR1                                                               ;
;                                                                                         ; due to stuck port data_in ;                                                                                             ;
+-----------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 769   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 207   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 318   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                      ;
+---------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                       ; Fan out ;
+---------------------------------------------------------------------------------------------------------+---------+
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|SCK                              ; 16      ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_2p6:rdptr_g1p|counter5a0 ; 9       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_u6c:wrptr_g1p|counter8a0 ; 7       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_2p6:rdptr_g1p|parity6    ; 5       ;
; FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_u6c:wrptr_g1p|parity9    ; 4       ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[0]                          ; 2       ;
; S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|rreg[1]                          ; 1       ;
; Total number of inverted registers = 9                                                                  ;         ;
+---------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|output_data[0]        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|wait_counter[10]                                                              ;
; 10:1               ; 19 bits   ; 114 LEs       ; 19 LEs               ; 95 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|address[23]                                                                   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|address[9]                                                                    ;
; 30:1               ; 5 bits    ; 100 LEs       ; 50 LEs               ; 50 LEs                 ; Yes        ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master_command[5] ;
; 30:1               ; 9 bits    ; 180 LEs       ; 45 LEs               ; 135 LEs                ; No         ; |CRPII_FPGAFirmware_Release|Selector3                                                                     ;
; 31:1               ; 2 bits    ; 40 LEs        ; 6 LEs                ; 34 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector6                                                                     ;
; 31:1               ; 2 bits    ; 40 LEs        ; 6 LEs                ; 34 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector18                                                                    ;
; 31:1               ; 2 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector15                                                                    ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; No         ; |CRPII_FPGAFirmware_Release|Selector10                                                                    ;
; 31:1               ; 17 bits   ; 340 LEs       ; 187 LEs              ; 153 LEs                ; No         ; |CRPII_FPGAFirmware_Release|S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|Selector1             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated            ;
+---------------------------------------+------------------------+------+----------------------------+
; Assignment                            ; Value                  ; From ; To                         ;
+---------------------------------------+------------------------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 8                      ; -    ; -                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb      ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb      ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb      ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                ;
+---------------------------------------+------------------------+------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_2p6:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_u6c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                   ;
+-----------------------------+------------------------+------+------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                    ;
+-----------------------------+------------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CRPII_FPGAFirmware_Release ;
+-----------------------------------------+-------+------------------------------------------+
; Parameter Name                          ; Value ; Type                                     ;
+-----------------------------------------+-------+------------------------------------------+
; hercules_controls_flash                 ; 0     ; Unsigned Binary                          ;
; FPGA_controls_flash                     ; 1     ; Unsigned Binary                          ;
; reset_state                             ; 00000 ; Unsigned Binary                          ;
; idle                                    ; 00001 ; Unsigned Binary                          ;
; flash_READ_ID_wait                      ; 00010 ; Unsigned Binary                          ;
; flash_READ_ID                           ; 00011 ; Unsigned Binary                          ;
; flash_WREN_wait                         ; 00100 ; Unsigned Binary                          ;
; flash_WREN                              ; 00101 ; Unsigned Binary                          ;
; flash_WREN_RDSR1_wait                   ; 00110 ; Unsigned Binary                          ;
; flash_WREN_RDSR1                        ; 00111 ; Unsigned Binary                          ;
; flash_WREN_RDSR1_check                  ; 01000 ; Unsigned Binary                          ;
; flash_RDSR1_wait                        ; 01001 ; Unsigned Binary                          ;
; flash_RDSR1                             ; 01010 ; Unsigned Binary                          ;
; flash_READ3_wait                        ; 01011 ; Unsigned Binary                          ;
; flash_READ3                             ; 01100 ; Unsigned Binary                          ;
; flash_PP3_wait                          ; 01101 ; Unsigned Binary                          ;
; flash_PP3                               ; 01110 ; Unsigned Binary                          ;
; flash_PP3_RDSR1_wait                    ; 01111 ; Unsigned Binary                          ;
; flash_PP3_RDSR1                         ; 10000 ; Unsigned Binary                          ;
; flash_PP3_RDSR1_check                   ; 10001 ; Unsigned Binary                          ;
; wait_for_new_camera_FV                  ; 10010 ; Unsigned Binary                          ;
; wait_for_new_camera_LV                  ; 10011 ; Unsigned Binary                          ;
; wait_to_switchover_flash_control        ; 10100 ; Unsigned Binary                          ;
; flash_PP3_check_FIFO                    ; 10101 ; Unsigned Binary                          ;
; flash_RDSR1_check_WIP                   ; 10110 ; Unsigned Binary                          ;
; flash_PP3_repeat_for_next_page_or_exit  ; 10111 ; Unsigned Binary                          ;
; flash_PP4_wait                          ; 11000 ; Unsigned Binary                          ;
; flash_PP4                               ; 11001 ; Unsigned Binary                          ;
; flash_PP4_RDSR1_wait                    ; 11010 ; Unsigned Binary                          ;
; flash_PP4_RDSR1                         ; 11011 ; Unsigned Binary                          ;
; flash_PP4_RDSR1_check                   ; 11100 ; Unsigned Binary                          ;
; flash_PP4_repeat_or_exit                ; 11101 ; Unsigned Binary                          ;
; flash_PP3_repeat_for_next_line_or_exit  ; 11110 ; Unsigned Binary                          ;
; flash_PP3_repeat_for_next_frame_or_exit ; 11111 ; Unsigned Binary                          ;
; phase_0                                 ; 0000  ; Unsigned Binary                          ;
; phase_1                                 ; 0001  ; Unsigned Binary                          ;
; phase_2                                 ; 0010  ; Unsigned Binary                          ;
; phase_3                                 ; 0011  ; Unsigned Binary                          ;
; phase_4                                 ; 0100  ; Unsigned Binary                          ;
; phase_5                                 ; 0101  ; Unsigned Binary                          ;
; phase_6                                 ; 0110  ; Unsigned Binary                          ;
; phase_7                                 ; 0111  ; Unsigned Binary                          ;
+-----------------------------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP         ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone 10 LP         ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem ;
+--------------------------+-------+-------------------------------------------------------------------+
; Parameter Name           ; Value ; Type                                                              ;
+--------------------------+-------+-------------------------------------------------------------------+
; reset_state              ; 00000 ; Unsigned Binary                                                   ;
; idle                     ; 00001 ; Unsigned Binary                                                   ;
; READ_ID_send_instruction ; 00010 ; Unsigned Binary                                                   ;
; READ_ID_send_address     ; 00011 ; Unsigned Binary                                                   ;
; READ_ID_get_bytes        ; 00100 ; Unsigned Binary                                                   ;
; RDSR1_send_instruction   ; 00101 ; Unsigned Binary                                                   ;
; RDSR1_get_byte           ; 00110 ; Unsigned Binary                                                   ;
; WREN_send_instruction    ; 00111 ; Unsigned Binary                                                   ;
; READ3_send_instruction   ; 01000 ; Unsigned Binary                                                   ;
; READ3_send_address       ; 01001 ; Unsigned Binary                                                   ;
; READ3_get_bytes          ; 01010 ; Unsigned Binary                                                   ;
; PP3_send_instruction     ; 01011 ; Unsigned Binary                                                   ;
; PP3_send_address         ; 01100 ; Unsigned Binary                                                   ;
; PP3_send_bytes           ; 01101 ; Unsigned Binary                                                   ;
; PP4_send_instruction     ; 01110 ; Unsigned Binary                                                   ;
; PP4_send_address         ; 01111 ; Unsigned Binary                                                   ;
; PP4_send_bytes           ; 10000 ; Unsigned Binary                                                   ;
+--------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; idle           ; 00    ; Unsigned Binary                                                                            ;
; send           ; 10    ; Unsigned Binary                                                                            ;
; resetting      ; 11    ; Unsigned Binary                                                                            ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:CAM_FIFO|dcfifo:dcfifo_component ;
+-------------------------+---------------+------------------------------------------+
; Parameter Name          ; Value         ; Type                                     ;
+-------------------------+---------------+------------------------------------------+
; WIDTH_BYTEENA           ; 1             ; Untyped                                  ;
; AUTO_CARRY_CHAINS       ; ON            ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF           ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON            ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF           ; IGNORE_CASCADE                           ;
; LPM_WIDTH               ; 8             ; Signed Integer                           ;
; LPM_NUMWORDS            ; 32768         ; Signed Integer                           ;
; LPM_WIDTHU              ; 15            ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; ON            ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON            ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON            ; Untyped                                  ;
; USE_EAB                 ; ON            ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF           ; Untyped                                  ;
; ENABLE_ECC              ; FALSE         ; Untyped                                  ;
; DELAY_RDUSEDW           ; 1             ; Untyped                                  ;
; DELAY_WRUSEDW           ; 1             ; Untyped                                  ;
; RDSYNC_DELAYPIPE        ; 10            ; Signed Integer                           ;
; WRSYNC_DELAYPIPE        ; 10            ; Signed Integer                           ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE         ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5             ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone 10 LP ; Untyped                                  ;
; ADD_USEDW_MSB_BIT       ; OFF           ; Untyped                                  ;
; WRITE_ACLR_SYNCH        ; OFF           ; Untyped                                  ;
; READ_ACLR_SYNCH         ; OFF           ; Untyped                                  ;
; CBXI_PARAMETER          ; dcfifo_9of1   ; Untyped                                  ;
+-------------------------+---------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; PLL:PLL|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+--------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                       ;
+----------------------------+---------------------------------------+
; Name                       ; Value                                 ;
+----------------------------+---------------------------------------+
; Number of entity instances ; 1                                     ;
; Entity Instance            ; FIFO:CAM_FIFO|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 8                                     ;
;     -- LPM_NUMWORDS        ; 32768                                 ;
;     -- LPM_SHOWAHEAD       ; ON                                    ;
;     -- USE_EAB             ; ON                                    ;
+----------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO:CAM_FIFO"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS" ;
+--------------------+-------+----------+------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                    ;
+--------------------+-------+----------+------------------------------------------------------------+
; mlb                ; Input ; Info     ; Stuck at VCC                                               ;
; clk_to_sck_divisor ; Input ; Info     ; Stuck at GND                                               ;
+--------------------+-------+----------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem"                                                        ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                             ; Type   ; Severity ; Details                                                                             ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; flash_mem_interface_output_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; PP4                              ; Input  ; Info     ; Stuck at GND                                                                        ;
; output_data[7..2]                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug_out                        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:hercules_SPI_listener"                                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ten   ; Input  ; Info     ; Stuck at GND                                                                        ;
; tdata ; Input  ; Info     ; Stuck at GND                                                                        ;
; mlb   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; MISO  ; Output ; Info     ; Explicitly unconnected                                                              ;
; done  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 769                         ;
;     CLR               ; 65                          ;
;     ENA               ; 142                         ;
;     ENA CLR           ; 142                         ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 2                           ;
;     SLD               ; 2                           ;
;     plain             ; 384                         ;
; cycloneiii_lcell_comb ; 847                         ;
;     arith             ; 190                         ;
;         2 data inputs ; 182                         ;
;         3 data inputs ; 8                           ;
;     normal            ; 657                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 136                         ;
;         4 data inputs ; 422                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.23                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Sep 28 18:13:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CRPII_FPGAFirmware -c CRPII_FPGAFirmware
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file CRPII_FPGAFirmware_Release.v
    Info (12023): Found entity 1: CRPII_FPGAFirmware_Release File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v
    Info (12023): Found entity 1: S70FL01GS_Flash_Memory_Interface_address_swap File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file SPI/spi_slave.v
    Info (12023): Found entity 1: spi_slave File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file FIFO/FIFO.v
    Info (12023): Found entity 1: FIFO File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v
    Info (12023): Found entity 1: S70FL01GS_Flash_Memory_Interface File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file SPI/spi_master.v
    Info (12023): Found entity 1: spi_master File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 50
Info (12127): Elaborating entity "CRPII_FPGAFirmware_Release" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(67): object "waiting_for_fresh_frame" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(117): object "FPGA_MISO" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 117
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(152): object "latest_hercules_SPI_listener_rx_data" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 152
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(229): object "configure_flash" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 229
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(230): object "read_BAR" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 230
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(239): object "write_flash" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 239
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(356): object "flash_PP4_done" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 356
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(359): object "flash_PP4_RDSR1_done" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(361): object "flash_PP4_RDSR1_response" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 361
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(366): object "new_camera_LV" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 366
Warning (10036): Verilog HDL or VHDL warning at CRPII_FPGAFirmware_Release.v(367): object "reset_new_camera_LV" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 367
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(194): truncated value with size 32 to match size of target (24) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 194
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(405): truncated value with size 32 to match size of target (24) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 405
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(837): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 837
Info (10264): Verilog HDL Case Statement information at CRPII_FPGAFirmware_Release.v(377): all case item expressions in this case statement are onehot File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 377
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1283): truncated value with size 32 to match size of target (8) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1283
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1295): truncated value with size 32 to match size of target (8) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1295
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1313): truncated value with size 32 to match size of target (12) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1313
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1327): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1327
Warning (10235): Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1337): variable "capturing_camera_frames" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1337
Warning (10235): Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1337): variable "done_waiting_for_fresh_frame" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1337
Warning (10235): Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1340): variable "lines_of_frame_counter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1340
Warning (10235): Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1340): variable "interleave_phase" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1340
Warning (10240): Verilog HDL Always Construct warning at CRPII_FPGAFirmware_Release.v(1335): inferring latch(es) for variable "FIFO_write_enable", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1335
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1373): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1373
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1405): truncated value with size 32 to match size of target (10) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1405
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1424): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1424
Warning (10230): Verilog HDL assignment warning at CRPII_FPGAFirmware_Release.v(1440): truncated value with size 32 to match size of target (10) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1440
Warning (10034): Output port "camera_1_trigger" at CRPII_FPGAFirmware_Release.v(32) has no driver File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 32
Warning (10034): Output port "camera_2_trigger" at CRPII_FPGAFirmware_Release.v(41) has no driver File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 41
Info (10041): Inferred latch for "FIFO_write_enable" at CRPII_FPGAFirmware_Release.v(1348) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1348
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:hercules_SPI_listener" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 168
Warning (10230): Verilog HDL assignment warning at spi_slave.v(72): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_slave.v Line: 72
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 217
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL|altpll:altpll_component" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v Line: 104
Info (12130): Elaborated megafunction instantiation "PLL:PLL|altpll:altpll_component" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v Line: 104
Info (12133): Instantiated megafunction "PLL:PLL|altpll:altpll_component" with the following parameter: File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/PLL/PLL.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL_altpll.v
    Info (12023): Found entity 1: PLL_altpll File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/PLL_altpll.v Line: 31
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated" File: /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "S70FL01GS_Flash_Memory_Interface_address_swap" for hierarchy "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 282
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(91): object "READ4_command" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 91
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(93): object "BRRD_command" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 93
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(94): object "BRWR_command" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(101): object "BAR_setting" assigned a value but never read File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 101
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(171): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 171
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(184): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 184
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(269): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 269
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(318): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 318
Warning (10230): Verilog HDL assignment warning at S70FL01GS_Flash_Memory_Interface_address_swap.v(368): truncated value with size 32 to match size of target (3) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 368
Warning (10034): Output port "flash_mem_interface_output_valid" at S70FL01GS_Flash_Memory_Interface_address_swap.v(24) has no driver File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 24
Info (12128): Elaborating entity "spi_master" for hierarchy "S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/Cypress_S70FL01GS/S70FL01GS_Flash_Memory_Interface_address_swap.v Line: 916
Warning (10235): Verilog HDL Always Construct warning at spi_master.v(123): variable "multiple_byte_transfer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 123
Warning (10235): Verilog HDL Always Construct warning at spi_master.v(134): variable "multiple_byte_transfer" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 134
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "mid", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "done", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "SS", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10240): Verilog HDL Always Construct warning at spi_master.v(92): inferring latch(es) for variable "received_data", which holds its previous value in one or more paths through the always construct File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Warning (10230): Verilog HDL assignment warning at spi_master.v(184): truncated value with size 32 to match size of target (5) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 184
Warning (10230): Verilog HDL assignment warning at spi_master.v(217): truncated value with size 32 to match size of target (4) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 217
Info (10041): Inferred latch for "received_data[0]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[1]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[2]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[3]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[4]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[5]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[6]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "received_data[7]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "SS" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "done" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[0]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[1]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[2]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[3]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (10041): Inferred latch for "mid[4]" at spi_master.v(92) File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 92
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:CAM_FIFO" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 1272
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 80
Info (12130): Elaborated megafunction instantiation "FIFO:CAM_FIFO|dcfifo:dcfifo_component" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 80
Info (12133): Instantiated megafunction "FIFO:CAM_FIFO|dcfifo:dcfifo_component" with the following parameter: File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/FIFO/FIFO.v Line: 80
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_numwords" = "32768"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "10"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_9of1.tdf
    Info (12023): Found entity 1: dcfifo_9of1 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_9of1" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated" File: /home/iris/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2p6.tdf
    Info (12023): Found entity 1: a_graycounter_2p6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_2p6.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_2p6" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_2p6:rdptr_g1p" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_u6c.tdf
    Info (12023): Found entity 1: a_graycounter_u6c File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/a_graycounter_u6c.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_u6c" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|a_graycounter_u6c:wrptr_g1p" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g421.tdf
    Info (12023): Found entity 1: altsyncram_g421 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_g421" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_687.tdf
    Info (12023): Found entity 1: decode_687 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_687.tdf Line: 23
Info (12128): Elaborating entity "decode_687" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram|decode_687:decode12" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vj6.tdf
    Info (12023): Found entity 1: decode_vj6 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/decode_vj6.tdf Line: 23
Info (12128): Elaborating entity "decode_vj6" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram|decode_vj6:rden_decode_b" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m28.tdf
    Info (12023): Found entity 1: mux_m28 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_m28.tdf Line: 23
Info (12128): Elaborating entity "mux_m28" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|altsyncram_g421:fifo_ram|mux_m28:mux13" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/altsyncram_g421.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_4bl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_4bl File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_4bl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_4bl" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 72
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_l09.tdf
    Info (12023): Found entity 1: dffpipe_l09 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_l09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_l09" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_4bl:rs_dgwp|dffpipe_l09:dffpipe14" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_4bl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_5bl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_5bl File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_5bl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_5bl" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_m09.tdf
    Info (12023): Found entity 1: dffpipe_m09 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dffpipe_m09.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_m09" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|alt_synch_pipe_5bl:ws_dgrp|dffpipe_m09:dffpipe22" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/alt_synch_pipe_5bl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_766.tdf
    Info (12023): Found entity 1: cmpr_766 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/cmpr_766.tdf Line: 23
Info (12128): Elaborating entity "cmpr_766" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|cmpr_766:rdempty_eq_comp1_lsb" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_c28.tdf
    Info (12023): Found entity 1: mux_c28 File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/mux_c28.tdf Line: 23
Info (12128): Elaborating entity "mux_c28" for hierarchy "FIFO:CAM_FIFO|dcfifo:dcfifo_component|dcfifo_9of1:auto_generated|mux_c28:rdemp_eq_comp_lsb_mux" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/dcfifo_9of1.tdf Line: 82
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "PLL:PLL|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/db/PLL_altpll.v Line: 93
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer selected_camera_LV File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 95
    Warning (19017): Found clock multiplexer selected_camera_pixel_clock File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 93
    Warning (19017): Found clock multiplexer selected_camera_FV File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 94
Warning (13012): Latch S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|done has unsafe behavior File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 66
    Warning (13013): Ports D and ENA on the latch are fed by the same signal S70FL01GS_Flash_Memory_Interface_address_swap:flash_mem|spi_master:MAS|current_state.send File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 78
Info (13000): Registers with preset signals will power-up high File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/SPI/spi_master.v Line: 57
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "flash_reset" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 18
    Warning (13410): Pin "flash_CS2" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 21
    Warning (13410): Pin "flash_WP" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 24
    Warning (13410): Pin "flash_HOLD" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 25
    Warning (13410): Pin "camera_1_standby_bar" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 31
    Warning (13410): Pin "camera_1_trigger" is stuck at GND File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 32
    Warning (13410): Pin "camera_2_standby_bar" is stuck at VCC File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 40
    Warning (13410): Pin "camera_2_trigger" is stuck at GND File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 41
Info (286030): Timing-Driven Synthesis is running
Info (17049): 57 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "camera_1_pixel_in[0]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Warning (15610): No output dependent on input pin "camera_1_pixel_in[1]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Warning (15610): No output dependent on input pin "camera_1_pixel_in[2]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Warning (15610): No output dependent on input pin "camera_1_pixel_in[3]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 36
    Warning (15610): No output dependent on input pin "camera_2_pixel_in[0]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Warning (15610): No output dependent on input pin "camera_2_pixel_in[1]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Warning (15610): No output dependent on input pin "camera_2_pixel_in[2]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
    Warning (15610): No output dependent on input pin "camera_2_pixel_in[3]" File: /home/iris/Desktop/Working_Folders/mschnur/Watchdog_MSP430/Apps/FlightSoftware/FPGA/QuartusProject/CRPII_FPGAFirmware/CRPII_FPGAFirmware_Release.v Line: 45
Info (21057): Implemented 1296 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 18 output pins
    Info (21061): Implemented 1210 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 444 megabytes
    Info: Processing ended: Thu Sep 28 18:13:49 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:24


