// Seed: 296288051
module module_0 (
    output uwire id_0,
    input wand id_1,
    input wire id_2,
    input wor id_3,
    output supply0 id_4,
    output supply1 id_5,
    input wor id_6,
    output uwire id_7,
    output uwire id_8,
    output wor id_9,
    input uwire id_10,
    input supply0 id_11,
    input uwire id_12,
    output tri id_13,
    output tri id_14,
    input tri id_15,
    input wand id_16,
    output supply1 id_17,
    input supply0 id_18,
    output supply1 id_19,
    output tri id_20,
    input wor id_21,
    input tri1 id_22,
    input tri id_23,
    input wand id_24
);
  wire id_26, id_27, id_28;
  wire id_29;
  assign id_4 = 1;
  if (1) begin : LABEL_0
    wire id_30;
    id_31(
        .id_0("")
    );
    begin : LABEL_0
      wire id_32;
      wire id_33;
    end
  end else assign {1} = 1'd0;
  wire id_34;
  wire id_35;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri id_4
    , id_20 = 1,
    input tri0 id_5,
    inout supply1 id_6,
    input tri0 id_7,
    input wire id_8,
    output wire id_9,
    input wand id_10,
    input tri0 id_11,
    input supply0 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output wor id_15,
    output tri0 id_16,
    input supply1 id_17,
    input supply0 id_18
);
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_8,
      id_0,
      id_15,
      id_14,
      id_0,
      id_0,
      id_16,
      id_12,
      id_12,
      id_13,
      id_15,
      id_0,
      id_7,
      id_11,
      id_1,
      id_4,
      id_1,
      id_0,
      id_6,
      id_7,
      id_4,
      id_4
  );
endmodule
