$date
	Wed Mar 27 21:22:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module alu_assign_tb $end
$var wire 8 ! out [7:0] $end
$var wire 1 " carry $end
$var parameter 32 # CLK_PERIOD $end
$var reg 9 $ ans [8:0] $end
$var reg 1 % clk $end
$var reg 4 & count [3:0] $end
$var reg 4 ' ctrl [3:0] $end
$var reg 8 ( x [7:0] $end
$var reg 8 ) y [7:0] $end
$scope module dut $end
$var wire 4 * ctrl [3:0] $end
$var wire 8 + x [7:0] $end
$var wire 8 , y [7:0] $end
$var wire 8 - out [7:0] $end
$var wire 1 " carry $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
b0 -
b1 ,
b11111111 +
b0 *
b1 )
b11111111 (
b0 '
b1 &
0%
b100000000 $
1"
b0 !
$end
#5000
1%
#10000
b11111011 !
b11111011 -
0%
b10 &
b111111011 $
b1010 )
b1010 ,
b101 (
b101 +
b1 '
b1 *
#15000
1%
#20000
b0 !
b0 -
0"
0%
b11 &
b0 $
b101 )
b101 ,
b1010 (
b1010 +
b10 '
b10 *
#25000
1%
#30000
b1111 !
b1111 -
0%
b100 &
b1111 $
b11 '
b11 *
#35000
1%
#40000
b11110101 !
b11110101 -
1"
0%
b101 &
b111110101 $
b100 '
b100 *
#45000
1%
#50000
b1111 !
b1111 -
0"
0%
b110 &
b1111 $
b101 '
b101 *
#55000
1%
#60000
b11110000 !
b11110000 -
1"
0%
b111 &
b111110000 $
b110 '
b110 *
#65000
1%
#70000
b10100 !
b10100 -
0"
0%
b1000 &
b10100 $
b111 '
b111 *
#75000
1%
#80000
b1 !
b1 -
0%
b1001 &
b1 $
b1000 '
b1000 *
#85000
1%
#90000
b101 !
b101 -
0%
b1010 &
b101 $
b1001 '
b1001 *
#95000
1%
#100000
b10100 !
b10100 -
0%
b1011 &
b10100 $
b1010 '
b1010 *
#105000
1%
#110000
0%
b1100 &
#115000
1%
#120000
b0 !
b0 -
0%
b1101 &
b0 $
b1100 '
b1100 *
#125000
1%
#130000
0%
